Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 22:39:10 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (419)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (125)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (419)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/r_1Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/B_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/C_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (125)
--------------------------------
 There are 125 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.586        0.000                      0                  163        0.083        0.000                      0                  163        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.586        0.000                      0                   63        0.182        0.000                      0                   63        4.500        0.000                       0                    78  
  clk_out2_clk_wiz_0         14.830        0.000                      0                  100        0.166        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.586        0.000                      0                   63        0.182        0.000                      0                   63        4.500        0.000                       0                    78  
  clk_out2_clk_wiz_0_1       14.832        0.000                      0                  100        0.166        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.586        0.000                      0                   63        0.107        0.000                      0                   63  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         14.830        0.000                      0                  100        0.083        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.586        0.000                      0                   63        0.107        0.000                      0                   63  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       14.830        0.000                      0                  100        0.083        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.144ns (23.120%)  route 3.804ns (76.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 f  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.148     3.773 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.343     4.116    pg1_n_0
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.271     8.701    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.731ns (54.790%)  route 2.253ns (45.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I3_O)        0.153     3.735 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.382     4.117    rgb_next1[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.248     8.742    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.728ns (55.597%)  route 2.179ns (44.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.150     3.696 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.342     4.038    pg1_n_3
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.285     8.705    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.728ns (55.452%)  route 2.192ns (44.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.150     3.528 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.523     4.051    rgb_next[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.236     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.120ns (24.451%)  route 3.461ns (75.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 r  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.124     3.749 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.749    rgb_next1[11]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.702ns (59.083%)  route 1.871ns (40.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I0_O)        0.124     3.706 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.706    pg1_n_6
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031     9.021    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.702ns (59.531%)  route 1.837ns (40.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.124     3.670 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.670    rgb_next[11]
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.511     8.490    clk_100
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.702ns (61.818%)  route 1.669ns (38.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I2_O)        0.124     3.502 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.502    pg1_n_7
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.032     9.022    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.903%)  route 3.133ns (79.097%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.704    -0.836    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y113         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/Q
                         net (fo=2, routed)           0.967     0.587    clock_and_calendar/bin_clk/ctr_1Hz[3]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.711 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6/O
                         net (fo=1, routed)           0.482     1.193    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.317 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2/O
                         net (fo=32, routed)          1.684     3.001    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I0_O)        0.124     3.125 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_1/O
                         net (fo=1, routed)           0.000     3.125    clock_and_calendar/bin_clk/ctr_1Hz_1[31]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.079     9.137    clock_and_calendar/bin_clk/ctr_1Hz_reg[31]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.241ns (57.558%)  route 1.652ns (42.442%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.780     0.398    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.978 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.978    clock_and_calendar/bin_clk/ctr_1Hz0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.092 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.092    clock_and_calendar/bin_clk/ctr_1Hz0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.206 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.206    clock_and_calendar/bin_clk/ctr_1Hz0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.320 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.320    clock_and_calendar/bin_clk/ctr_1Hz0_carry__2_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.434 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.434    clock_and_calendar/bin_clk/ctr_1Hz0_carry__3_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.548 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.548    clock_and_calendar/bin_clk/ctr_1Hz0_carry__4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.662    clock_and_calendar/bin_clk/ctr_1Hz0_carry__5_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.884 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__6/O[0]
                         net (fo=1, routed)           0.873     2.756    clock_and_calendar/bin_clk/ctr_1Hz0_carry__6_n_7
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.299     3.055 r  clock_and_calendar/bin_clk/ctr_1Hz[29]_i_1/O
                         net (fo=1, routed)           0.000     3.055    clock_and_calendar/bin_clk/ctr_1Hz_1[29]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.077     9.135    clock_and_calendar/bin_clk/ctr_1Hz_reg[29]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.305%)  route 0.124ns (46.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.124    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.482    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.099    -0.367    vgc/w_y[1]
    SLICE_X11Y102        LUT6 (Prop_lut6_I2_O)        0.099    -0.268 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vgc/v_sync_next
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.091    -0.503    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.495    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.066    -0.499    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    vgc/p_0_in[1]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.131    -0.436    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vgc/p_0_in[0]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.447    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.170    -0.232    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.063    -0.503    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.211    -0.218    clock_and_calendar/bin_clk/CLK
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.173    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.866    -0.807    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.201    -0.201    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.052    -0.514    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.197    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865    -0.808    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.478    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y100     clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y100     clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100     clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y103     clock_and_calendar/bin_clk/g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y103     clock_and_calendar/bin_clk/h_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.242ns (23.877%)  route 3.960ns (76.123%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          1.487     1.090    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.150     1.240 f  ps2_kbd/ps2/scancode[5]_i_27/O
                         net (fo=1, routed)           0.791     2.031    ps2_kbd/ps2/scancode[5]_i_27_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.326     2.357 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.860     3.217    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.821     4.162    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.286 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.286    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)        0.077    19.116    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.014ns (20.111%)  route 4.028ns (79.889%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.116     1.719    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.843 f  ps2_kbd/ps2/scancode[2]_i_16/O
                         net (fo=1, routed)           0.873     2.715    ps2_kbd/ps2/scancode[2]_i_16_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.839 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.736     3.576    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.303     4.003    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.127 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.127    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031    19.071    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.107ns (22.094%)  route 3.903ns (77.906%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  ps2_kbd/ps2/scancode[4]_i_18/O
                         net (fo=2, routed)           1.055     2.730    ps2_kbd/ps2/scancode[4]_i_18_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.854 r  ps2_kbd/ps2/scancode[3]_i_8/O
                         net (fo=1, routed)           0.900     3.754    ps2_kbd/ps2/scancode[3]_i_8_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.878 r  ps2_kbd/ps2/scancode[3]_i_3/O
                         net (fo=1, routed)           0.000     3.878    ps2_kbd/ps2/scancode[3]_i_3_n_0
    SLICE_X7Y111         MUXF7 (Prop_muxf7_I1_O)      0.217     4.095 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.095    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.064    19.103    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.079ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.242ns (25.322%)  route 3.663ns (74.678%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.150     1.701 r  ps2_kbd/ps2/scancode[4]_i_19/O
                         net (fo=1, routed)           0.433     2.135    ps2_kbd/ps2/scancode[4]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.326     2.461 f  ps2_kbd/ps2/scancode[4]_i_13/O
                         net (fo=1, routed)           0.433     2.894    ps2_kbd/ps2/scancode[4]_i_13_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.018 f  ps2_kbd/ps2/scancode[4]_i_4/O
                         net (fo=1, routed)           0.848     3.866    ps2_kbd/ps2/scancode[4]_i_4_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.990 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     3.990    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 15.079    

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.266ns (26.020%)  route 3.600ns (73.980%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          1.548     1.151    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X6Y112         LUT2 (Prop_lut2_I1_O)        0.152     1.303 r  ps2_kbd/ps2/scancode[1]_i_13/O
                         net (fo=1, routed)           0.656     1.959    ps2_kbd/ps2/scancode[1]_i_13_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.348     2.307 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.739     3.046    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.170 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           0.656     3.826    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.950 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     3.950    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.560    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    19.070    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 15.120    

Slack (MET) :             15.220ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.002ns (22.122%)  route 3.527ns (77.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.017     3.614    ps2_kbd/ps2/output_strobe
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    18.834    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         18.834    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 15.220    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.002ns (22.667%)  route 3.419ns (77.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          0.908     3.505    ps2_kbd/ps2/output_strobe
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X9Y111         FDSE (Setup_fdse_C_CE)      -0.205    18.773    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.327ns (27.657%)  route 3.471ns (72.343%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.348     1.951    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.148     2.099 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.329     2.428    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.328     2.756 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.794     3.550    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.674    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.209     3.883 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.883    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.113    19.153    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.277ns (27.308%)  route 3.399ns (72.692%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=76, routed)          2.096     1.699    ps2_kbd/ps2/p_0_in_1[3]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.823 f  ps2_kbd/ps2/scancode[0]_i_13/O
                         net (fo=1, routed)           0.000     1.823    ps2_kbd/ps2/scancode[0]_i_13_n_0
    SLICE_X2Y109         MUXF7 (Prop_muxf7_I1_O)      0.214     2.037 f  ps2_kbd/ps2/scancode_reg[0]_i_11/O
                         net (fo=1, routed)           0.652     2.688    ps2_kbd/ps2/scancode_reg[0]_i_11_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.297     2.985 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.652     3.637    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.761 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.761    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.029    19.069    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.453ns (31.509%)  route 3.158ns (68.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.437 r  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          2.581     2.144    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X8Y113         LUT5 (Prop_lut5_I3_O)        0.324     2.468 r  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.278     2.747    ps2_kbd/ps2/hold_extended_i_3_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.323     3.070 r  ps2_kbd/ps2/hold_release_i_2/O
                         net (fo=1, routed)           0.299     3.368    ps2_kbd/ps2/got_release
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.328     3.696 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.696    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.029    19.006    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 15.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.131    -0.456    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 f  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120    -0.467    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.125    -0.334    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDSE (Hold_fdse_C_D)         0.121    -0.466    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.324    ps2_kbd/ps2/hold_release
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.070    -0.511    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.167%)  route 0.178ns (48.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.178    -0.282    ps2_kbd/ps2/ps2_clk_s
    SLICE_X10Y116        LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.466    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.131    -0.468    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.341    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[0]_i_3_n_4
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.105    -0.494    ps2_kbd/ps2/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDPE (Prop_fdpe_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.200    -0.236    ps2_kbd/ps2/ps2_data_s
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.087    -0.497    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.341    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.105    -0.495    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  ps2_kbd/ps2/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    ps2_kbd/ps2/p_0_in[3]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121    -0.478    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.144ns (23.120%)  route 3.804ns (76.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 f  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.148     3.773 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.343     4.116    pg1_n_0
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.271     8.702    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.731ns (54.790%)  route 2.253ns (45.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I3_O)        0.153     3.735 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.382     4.117    rgb_next1[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.248     8.743    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.728ns (55.597%)  route 2.179ns (44.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.150     3.696 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.342     4.038    pg1_n_3
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.285     8.706    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.728ns (55.452%)  route 2.192ns (44.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.150     3.528 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.523     4.051    rgb_next[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.236     8.755    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.120ns (24.451%)  route 3.461ns (75.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 r  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.124     3.749 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.749    rgb_next1[11]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077     9.050    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.702ns (59.083%)  route 1.871ns (40.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I0_O)        0.124     3.706 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.706    pg1_n_6
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031     9.022    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.702ns (59.531%)  route 1.837ns (40.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.124     3.670 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.670    rgb_next[11]
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.511     8.490    clk_100
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.077     9.053    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.702ns (61.818%)  route 1.669ns (38.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I2_O)        0.124     3.502 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.502    pg1_n_7
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.032     9.023    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.903%)  route 3.133ns (79.097%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.704    -0.836    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y113         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/Q
                         net (fo=2, routed)           0.967     0.587    clock_and_calendar/bin_clk/ctr_1Hz[3]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.711 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6/O
                         net (fo=1, routed)           0.482     1.193    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.317 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2/O
                         net (fo=32, routed)          1.684     3.001    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I0_O)        0.124     3.125 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_1/O
                         net (fo=1, routed)           0.000     3.125    clock_and_calendar/bin_clk/ctr_1Hz_1[31]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.079     9.138    clock_and_calendar/bin_clk/ctr_1Hz_reg[31]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.241ns (57.558%)  route 1.652ns (42.442%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.780     0.398    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.978 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.978    clock_and_calendar/bin_clk/ctr_1Hz0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.092 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.092    clock_and_calendar/bin_clk/ctr_1Hz0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.206 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.206    clock_and_calendar/bin_clk/ctr_1Hz0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.320 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.320    clock_and_calendar/bin_clk/ctr_1Hz0_carry__2_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.434 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.434    clock_and_calendar/bin_clk/ctr_1Hz0_carry__3_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.548 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.548    clock_and_calendar/bin_clk/ctr_1Hz0_carry__4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.662    clock_and_calendar/bin_clk/ctr_1Hz0_carry__5_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.884 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__6/O[0]
                         net (fo=1, routed)           0.873     2.756    clock_and_calendar/bin_clk/ctr_1Hz0_carry__6_n_7
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.299     3.055 r  clock_and_calendar/bin_clk/ctr_1Hz[29]_i_1/O
                         net (fo=1, routed)           0.000     3.055    clock_and_calendar/bin_clk/ctr_1Hz_1[29]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.077     9.136    clock_and_calendar/bin_clk/ctr_1Hz_reg[29]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  6.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.305%)  route 0.124ns (46.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.124    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.482    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.099    -0.367    vgc/w_y[1]
    SLICE_X11Y102        LUT6 (Prop_lut6_I2_O)        0.099    -0.268 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vgc/v_sync_next
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.091    -0.503    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.495    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.066    -0.499    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    vgc/p_0_in[1]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.131    -0.436    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vgc/p_0_in[0]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.447    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.170    -0.232    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.063    -0.503    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.211    -0.218    clock_and_calendar/bin_clk/CLK
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.173    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.866    -0.807    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.201    -0.201    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.052    -0.514    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.197    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865    -0.808    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.570    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.478    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y100     clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y100     clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100     clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y118     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y103     clock_and_calendar/bin_clk/g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y103     clock_and_calendar/bin_clk/h_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.242ns (23.877%)  route 3.960ns (76.123%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          1.487     1.090    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.150     1.240 f  ps2_kbd/ps2/scancode[5]_i_27/O
                         net (fo=1, routed)           0.791     2.031    ps2_kbd/ps2/scancode[5]_i_27_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.326     2.357 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.860     3.217    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.821     4.162    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.286 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.286    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)        0.077    19.118    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.118    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.832    

Slack (MET) :             14.946ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.014ns (20.111%)  route 4.028ns (79.889%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.116     1.719    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.843 f  ps2_kbd/ps2/scancode[2]_i_16/O
                         net (fo=1, routed)           0.873     2.715    ps2_kbd/ps2/scancode[2]_i_16_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.839 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.736     3.576    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.303     4.003    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.127 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.127    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031    19.073    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 14.946    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.107ns (22.094%)  route 3.903ns (77.906%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  ps2_kbd/ps2/scancode[4]_i_18/O
                         net (fo=2, routed)           1.055     2.730    ps2_kbd/ps2/scancode[4]_i_18_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.854 r  ps2_kbd/ps2/scancode[3]_i_8/O
                         net (fo=1, routed)           0.900     3.754    ps2_kbd/ps2/scancode[3]_i_8_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.878 r  ps2_kbd/ps2/scancode[3]_i_3/O
                         net (fo=1, routed)           0.000     3.878    ps2_kbd/ps2/scancode[3]_i_3_n_0
    SLICE_X7Y111         MUXF7 (Prop_muxf7_I1_O)      0.217     4.095 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.095    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.064    19.105    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.105    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.081ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.242ns (25.322%)  route 3.663ns (74.678%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.150     1.701 r  ps2_kbd/ps2/scancode[4]_i_19/O
                         net (fo=1, routed)           0.433     2.135    ps2_kbd/ps2/scancode[4]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.326     2.461 f  ps2_kbd/ps2/scancode[4]_i_13/O
                         net (fo=1, routed)           0.433     2.894    ps2_kbd/ps2/scancode[4]_i_13_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.018 f  ps2_kbd/ps2/scancode[4]_i_4/O
                         net (fo=1, routed)           0.848     3.866    ps2_kbd/ps2/scancode[4]_i_4_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.990 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     3.990    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.029    19.070    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 15.081    

Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.266ns (26.020%)  route 3.600ns (73.980%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          1.548     1.151    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X6Y112         LUT2 (Prop_lut2_I1_O)        0.152     1.303 r  ps2_kbd/ps2/scancode[1]_i_13/O
                         net (fo=1, routed)           0.656     1.959    ps2_kbd/ps2/scancode[1]_i_13_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.348     2.307 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.739     3.046    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.170 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           0.656     3.826    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.950 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     3.950    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.560    19.125    
                         clock uncertainty           -0.082    19.043    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    19.072    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.222ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.002ns (22.122%)  route 3.527ns (77.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.017     3.614    ps2_kbd/ps2/output_strobe
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    18.836    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 15.222    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.002ns (22.667%)  route 3.419ns (77.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          0.908     3.505    ps2_kbd/ps2/output_strobe
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.082    18.980    
    SLICE_X9Y111         FDSE (Setup_fdse_C_CE)      -0.205    18.775    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.327ns (27.657%)  route 3.471ns (72.343%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.348     1.951    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.148     2.099 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.329     2.428    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.328     2.756 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.794     3.550    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.674    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.209     3.883 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.883    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.113    19.155    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.277ns (27.308%)  route 3.399ns (72.692%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=76, routed)          2.096     1.699    ps2_kbd/ps2/p_0_in_1[3]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.823 f  ps2_kbd/ps2/scancode[0]_i_13/O
                         net (fo=1, routed)           0.000     1.823    ps2_kbd/ps2/scancode[0]_i_13_n_0
    SLICE_X2Y109         MUXF7 (Prop_muxf7_I1_O)      0.214     2.037 f  ps2_kbd/ps2/scancode_reg[0]_i_11/O
                         net (fo=1, routed)           0.652     2.688    ps2_kbd/ps2/scancode_reg[0]_i_11_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.297     2.985 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.652     3.637    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.761 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.761    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.029    19.071    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.453ns (31.509%)  route 3.158ns (68.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.437 r  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          2.581     2.144    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X8Y113         LUT5 (Prop_lut5_I3_O)        0.324     2.468 r  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.278     2.747    ps2_kbd/ps2/hold_extended_i_3_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.323     3.070 r  ps2_kbd/ps2/hold_release_i_2/O
                         net (fo=1, routed)           0.299     3.368    ps2_kbd/ps2/got_release
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.328     3.696 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.696    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.082    18.979    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.029    19.008    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 15.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.131    -0.456    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 f  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120    -0.467    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.125    -0.334    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDSE (Hold_fdse_C_D)         0.121    -0.466    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.324    ps2_kbd/ps2/hold_release
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.070    -0.511    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.167%)  route 0.178ns (48.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.178    -0.282    ps2_kbd/ps2/ps2_clk_s
    SLICE_X10Y116        LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.466    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.131    -0.468    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.341    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[0]_i_3_n_4
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.105    -0.494    ps2_kbd/ps2/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDPE (Prop_fdpe_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.200    -0.236    ps2_kbd/ps2/ps2_data_s
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.087    -0.497    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.341    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.105    -0.495    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  ps2_kbd/ps2/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    ps2_kbd/ps2/p_0_in[3]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121    -0.478    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y115     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.144ns (23.120%)  route 3.804ns (76.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 f  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.148     3.773 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.343     4.116    pg1_n_0
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.271     8.701    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.731ns (54.790%)  route 2.253ns (45.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I3_O)        0.153     3.735 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.382     4.117    rgb_next1[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.248     8.742    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.728ns (55.597%)  route 2.179ns (44.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.150     3.696 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.342     4.038    pg1_n_3
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.285     8.705    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.728ns (55.452%)  route 2.192ns (44.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.150     3.528 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.523     4.051    rgb_next[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.236     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.120ns (24.451%)  route 3.461ns (75.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 r  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.124     3.749 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.749    rgb_next1[11]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.702ns (59.083%)  route 1.871ns (40.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I0_O)        0.124     3.706 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.706    pg1_n_6
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031     9.021    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.702ns (59.531%)  route 1.837ns (40.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.124     3.670 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.670    rgb_next[11]
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.511     8.490    clk_100
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.702ns (61.818%)  route 1.669ns (38.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I2_O)        0.124     3.502 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.502    pg1_n_7
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.032     9.022    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.903%)  route 3.133ns (79.097%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.704    -0.836    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y113         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/Q
                         net (fo=2, routed)           0.967     0.587    clock_and_calendar/bin_clk/ctr_1Hz[3]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.711 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6/O
                         net (fo=1, routed)           0.482     1.193    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.317 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2/O
                         net (fo=32, routed)          1.684     3.001    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I0_O)        0.124     3.125 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_1/O
                         net (fo=1, routed)           0.000     3.125    clock_and_calendar/bin_clk/ctr_1Hz_1[31]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.079     9.137    clock_and_calendar/bin_clk/ctr_1Hz_reg[31]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.241ns (57.558%)  route 1.652ns (42.442%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.780     0.398    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.978 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.978    clock_and_calendar/bin_clk/ctr_1Hz0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.092 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.092    clock_and_calendar/bin_clk/ctr_1Hz0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.206 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.206    clock_and_calendar/bin_clk/ctr_1Hz0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.320 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.320    clock_and_calendar/bin_clk/ctr_1Hz0_carry__2_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.434 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.434    clock_and_calendar/bin_clk/ctr_1Hz0_carry__3_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.548 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.548    clock_and_calendar/bin_clk/ctr_1Hz0_carry__4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.662    clock_and_calendar/bin_clk/ctr_1Hz0_carry__5_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.884 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__6/O[0]
                         net (fo=1, routed)           0.873     2.756    clock_and_calendar/bin_clk/ctr_1Hz0_carry__6_n_7
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.299     3.055 r  clock_and_calendar/bin_clk/ctr_1Hz[29]_i_1/O
                         net (fo=1, routed)           0.000     3.055    clock_and_calendar/bin_clk/ctr_1Hz_1[29]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.077     9.135    clock_and_calendar/bin_clk/ctr_1Hz_reg[29]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.305%)  route 0.124ns (46.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.124    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.408    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.099    -0.367    vgc/w_y[1]
    SLICE_X11Y102        LUT6 (Prop_lut6_I2_O)        0.099    -0.268 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vgc/v_sync_next
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.091    -0.429    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.421    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.066    -0.425    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    vgc/p_0_in[1]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.131    -0.362    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vgc/p_0_in[0]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.373    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.170    -0.232    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.063    -0.429    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.211    -0.218    clock_and_calendar/bin_clk/CLK
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.173    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.866    -0.807    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.201    -0.201    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.052    -0.440    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.197    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865    -0.808    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.404    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.242ns (23.877%)  route 3.960ns (76.123%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          1.487     1.090    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.150     1.240 f  ps2_kbd/ps2/scancode[5]_i_27/O
                         net (fo=1, routed)           0.791     2.031    ps2_kbd/ps2/scancode[5]_i_27_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.326     2.357 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.860     3.217    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.821     4.162    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.286 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.286    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)        0.077    19.116    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.014ns (20.111%)  route 4.028ns (79.889%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.116     1.719    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.843 f  ps2_kbd/ps2/scancode[2]_i_16/O
                         net (fo=1, routed)           0.873     2.715    ps2_kbd/ps2/scancode[2]_i_16_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.839 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.736     3.576    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.303     4.003    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.127 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.127    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031    19.071    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.107ns (22.094%)  route 3.903ns (77.906%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  ps2_kbd/ps2/scancode[4]_i_18/O
                         net (fo=2, routed)           1.055     2.730    ps2_kbd/ps2/scancode[4]_i_18_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.854 r  ps2_kbd/ps2/scancode[3]_i_8/O
                         net (fo=1, routed)           0.900     3.754    ps2_kbd/ps2/scancode[3]_i_8_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.878 r  ps2_kbd/ps2/scancode[3]_i_3/O
                         net (fo=1, routed)           0.000     3.878    ps2_kbd/ps2/scancode[3]_i_3_n_0
    SLICE_X7Y111         MUXF7 (Prop_muxf7_I1_O)      0.217     4.095 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.095    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.064    19.103    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.079ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.242ns (25.322%)  route 3.663ns (74.678%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.150     1.701 r  ps2_kbd/ps2/scancode[4]_i_19/O
                         net (fo=1, routed)           0.433     2.135    ps2_kbd/ps2/scancode[4]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.326     2.461 f  ps2_kbd/ps2/scancode[4]_i_13/O
                         net (fo=1, routed)           0.433     2.894    ps2_kbd/ps2/scancode[4]_i_13_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.018 f  ps2_kbd/ps2/scancode[4]_i_4/O
                         net (fo=1, routed)           0.848     3.866    ps2_kbd/ps2/scancode[4]_i_4_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.990 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     3.990    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 15.079    

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.266ns (26.020%)  route 3.600ns (73.980%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          1.548     1.151    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X6Y112         LUT2 (Prop_lut2_I1_O)        0.152     1.303 r  ps2_kbd/ps2/scancode[1]_i_13/O
                         net (fo=1, routed)           0.656     1.959    ps2_kbd/ps2/scancode[1]_i_13_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.348     2.307 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.739     3.046    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.170 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           0.656     3.826    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.950 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     3.950    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.560    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    19.070    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 15.120    

Slack (MET) :             15.220ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.002ns (22.122%)  route 3.527ns (77.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.017     3.614    ps2_kbd/ps2/output_strobe
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    18.834    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         18.834    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 15.220    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.002ns (22.667%)  route 3.419ns (77.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          0.908     3.505    ps2_kbd/ps2/output_strobe
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X9Y111         FDSE (Setup_fdse_C_CE)      -0.205    18.773    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.327ns (27.657%)  route 3.471ns (72.343%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.348     1.951    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.148     2.099 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.329     2.428    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.328     2.756 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.794     3.550    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.674    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.209     3.883 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.883    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.113    19.153    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.277ns (27.308%)  route 3.399ns (72.692%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=76, routed)          2.096     1.699    ps2_kbd/ps2/p_0_in_1[3]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.823 f  ps2_kbd/ps2/scancode[0]_i_13/O
                         net (fo=1, routed)           0.000     1.823    ps2_kbd/ps2/scancode[0]_i_13_n_0
    SLICE_X2Y109         MUXF7 (Prop_muxf7_I1_O)      0.214     2.037 f  ps2_kbd/ps2/scancode_reg[0]_i_11/O
                         net (fo=1, routed)           0.652     2.688    ps2_kbd/ps2/scancode_reg[0]_i_11_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.297     2.985 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.652     3.637    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.761 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.761    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.029    19.069    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.453ns (31.509%)  route 3.158ns (68.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.437 r  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          2.581     2.144    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X8Y113         LUT5 (Prop_lut5_I3_O)        0.324     2.468 r  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.278     2.747    ps2_kbd/ps2/hold_extended_i_3_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.323     3.070 r  ps2_kbd/ps2/hold_release_i_2/O
                         net (fo=1, routed)           0.299     3.368    ps2_kbd/ps2/got_release
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.328     3.696 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.696    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.029    19.006    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 15.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.131    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 f  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120    -0.384    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.125    -0.334    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDSE (Hold_fdse_C_D)         0.121    -0.383    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.324    ps2_kbd/ps2/hold_release
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.070    -0.428    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.167%)  route 0.178ns (48.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.178    -0.282    ps2_kbd/ps2/ps2_clk_s
    SLICE_X10Y116        LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.383    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.131    -0.385    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.341    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[0]_i_3_n_4
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.105    -0.411    ps2_kbd/ps2/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDPE (Prop_fdpe_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.200    -0.236    ps2_kbd/ps2/ps2_data_s
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.087    -0.414    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.341    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.105    -0.412    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  ps2_kbd/ps2/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    ps2_kbd/ps2/p_0_in[3]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121    -0.395    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.144ns (23.120%)  route 3.804ns (76.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 f  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.148     3.773 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.343     4.116    pg1_n_0
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.271     8.701    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.731ns (54.790%)  route 2.253ns (45.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 f  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I3_O)        0.153     3.735 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.382     4.117    rgb_next1[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.248     8.742    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.728ns (55.597%)  route 2.179ns (44.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.150     3.696 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.342     4.038    pg1_n_3
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.285     8.705    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.728ns (55.452%)  route 2.192ns (44.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.150     3.528 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.523     4.051    rgb_next[7]
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.236     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 vgc/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 1.120ns (24.451%)  route 3.461ns (75.549%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.708    -0.832    vgc/clk_out1
    SLICE_X6Y104         FDCE                                         r  vgc/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  vgc/h_count_reg_reg[7]/Q
                         net (fo=24, routed)          1.291     0.976    vgc/w_x[7]
    SLICE_X10Y104        LUT5 (Prop_lut5_I3_O)        0.150     1.126 r  vgc/char_addr_reg[5]_i_10/O
                         net (fo=4, routed)           1.098     2.225    vgc/char_addr_reg[5]_i_10_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.328     2.553 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=10, routed)          1.072     3.625    pg1/cdr/rgb_reg_reg[11]_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.124     3.749 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.749    rgb_next1[11]
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X8Y106         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.702ns (59.083%)  route 1.871ns (40.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOBDO[1]
                         net (fo=1, routed)           1.151     2.738    pg1/cdr/pg2/digit_word[1]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.124     2.862 r  pg1/cdr/rgb_reg1[11]_i_3/O
                         net (fo=4, routed)           0.720     3.582    pg1/cdr/rgb_reg1[11]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I0_O)        0.124     3.706 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.706    pg1_n_6
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031     9.021    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.702ns (59.531%)  route 1.837ns (40.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 r  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 f  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.838     3.546    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X10Y106        LUT5 (Prop_lut5_I2_O)        0.124     3.670 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.670    rgb_next[11]
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.511     8.490    clk_100
    SLICE_X10Y106        FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.702ns (61.818%)  route 1.669ns (38.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    -0.869    pg1/cdr/clk_out1
    RAMB18_X0Y42         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.585 f  pg1/cdr/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           0.999     2.584    pg1/cdr/digit_word[4]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  pg1/cdr/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.670     3.378    pg1/cdr/rgb_reg[11]_i_2_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I2_O)        0.124     3.502 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.502    pg1_n_7
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.508     8.487    clk_100
    SLICE_X9Y106         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.065    
                         clock uncertainty           -0.074     8.990    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.032     9.022    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.903%)  route 3.133ns (79.097%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.704    -0.836    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y113         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/Q
                         net (fo=2, routed)           0.967     0.587    clock_and_calendar/bin_clk/ctr_1Hz[3]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.711 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6/O
                         net (fo=1, routed)           0.482     1.193    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_6_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.317 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2/O
                         net (fo=32, routed)          1.684     3.001    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_2_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I0_O)        0.124     3.125 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_1/O
                         net (fo=1, routed)           0.000     3.125    clock_and_calendar/bin_clk/ctr_1Hz_1[31]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.079     9.137    clock_and_calendar/bin_clk/ctr_1Hz_reg[31]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.241ns (57.558%)  route 1.652ns (42.442%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.780     0.398    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X3Y112         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.978 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.978    clock_and_calendar/bin_clk/ctr_1Hz0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.092 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.092    clock_and_calendar/bin_clk/ctr_1Hz0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.206 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.206    clock_and_calendar/bin_clk/ctr_1Hz0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.320 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.320    clock_and_calendar/bin_clk/ctr_1Hz0_carry__2_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.434 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.434    clock_and_calendar/bin_clk/ctr_1Hz0_carry__3_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.548 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.548    clock_and_calendar/bin_clk/ctr_1Hz0_carry__4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.662 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.662    clock_and_calendar/bin_clk/ctr_1Hz0_carry__5_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.884 r  clock_and_calendar/bin_clk/ctr_1Hz0_carry__6/O[0]
                         net (fo=1, routed)           0.873     2.756    clock_and_calendar/bin_clk/ctr_1Hz0_carry__6_n_7
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.299     3.055 r  clock_and_calendar/bin_clk/ctr_1Hz[29]_i_1/O
                         net (fo=1, routed)           0.000     3.055    clock_and_calendar/bin_clk/ctr_1Hz_1[29]
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          1.578     8.557    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y119         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                         clock pessimism              0.576     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.077     9.135    clock_and_calendar/bin_clk/ctr_1Hz_reg[29]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.305%)  route 0.124ns (46.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.124    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.408    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.099    -0.367    vgc/w_y[1]
    SLICE_X11Y102        LUT6 (Prop_lut6_I2_O)        0.099    -0.268 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vgc/v_sync_next
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X11Y102        FDCE (Hold_fdce_C_D)         0.091    -0.429    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y100         FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070    -0.421    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.066    -0.425    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    vgc/p_0_in[1]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.131    -0.362    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597    -0.567    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.229    vgc/r_25MHz[0]
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    vgc/p_0_in[0]
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.867    -0.805    vgc/clk_out1
    SLICE_X6Y106         FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X6Y106         FDCE (Hold_fdce_C_D)         0.120    -0.373    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.170    -0.232    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.063    -0.429    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.809%)  route 0.211ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.211    -0.218    clock_and_calendar/bin_clk/CLK
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.173    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.866    -0.807    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y113         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.598    -0.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.201    -0.201    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.871    -0.802    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y103         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.052    -0.440    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.594    -0.570    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.429 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.197    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865    -0.808    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.404    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.242ns (23.877%)  route 3.960ns (76.123%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          1.487     1.090    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.150     1.240 f  ps2_kbd/ps2/scancode[5]_i_27/O
                         net (fo=1, routed)           0.791     2.031    ps2_kbd/ps2/scancode[5]_i_27_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.326     2.357 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.860     3.217    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.821     4.162    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.286 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.286    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)        0.077    19.116    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.014ns (20.111%)  route 4.028ns (79.889%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.116     1.719    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.843 f  ps2_kbd/ps2/scancode[2]_i_16/O
                         net (fo=1, routed)           0.873     2.715    ps2_kbd/ps2/scancode[2]_i_16_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.839 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.736     3.576    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.303     4.003    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.127 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.127    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.031    19.071    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.107ns (22.094%)  route 3.903ns (77.906%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.675 r  ps2_kbd/ps2/scancode[4]_i_18/O
                         net (fo=2, routed)           1.055     2.730    ps2_kbd/ps2/scancode[4]_i_18_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.854 r  ps2_kbd/ps2/scancode[3]_i_8/O
                         net (fo=1, routed)           0.900     3.754    ps2_kbd/ps2/scancode[3]_i_8_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.878 r  ps2_kbd/ps2/scancode[3]_i_3/O
                         net (fo=1, routed)           0.000     3.878    ps2_kbd/ps2/scancode[3]_i_3_n_0
    SLICE_X7Y111         MUXF7 (Prop_muxf7_I1_O)      0.217     4.095 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.095    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.064    19.103    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.079ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.242ns (25.322%)  route 3.663ns (74.678%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.949     1.551    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.150     1.701 r  ps2_kbd/ps2/scancode[4]_i_19/O
                         net (fo=1, routed)           0.433     2.135    ps2_kbd/ps2/scancode[4]_i_19_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.326     2.461 f  ps2_kbd/ps2/scancode[4]_i_13/O
                         net (fo=1, routed)           0.433     2.894    ps2_kbd/ps2/scancode[4]_i_13_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124     3.018 f  ps2_kbd/ps2/scancode[4]_i_4/O
                         net (fo=1, routed)           0.848     3.866    ps2_kbd/ps2/scancode[4]_i_4_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.990 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     3.990    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                 15.079    

Slack (MET) :             15.120ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.266ns (26.020%)  route 3.600ns (73.980%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          1.548     1.151    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X6Y112         LUT2 (Prop_lut2_I1_O)        0.152     1.303 r  ps2_kbd/ps2/scancode[1]_i_13/O
                         net (fo=1, routed)           0.656     1.959    ps2_kbd/ps2/scancode[1]_i_13_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.348     2.307 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.739     3.046    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I4_O)        0.124     3.170 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           0.656     3.826    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.950 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     3.950    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X3Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.560    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    19.070    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 15.120    

Slack (MET) :             15.220ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.002ns (22.122%)  route 3.527ns (77.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.017     3.614    ps2_kbd/ps2/output_strobe
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X5Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.205    18.834    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         18.834    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 15.220    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.002ns (22.667%)  route 3.419ns (77.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[6]/Q
                         net (fo=71, routed)          1.812     1.415    ps2_kbd/ps2/p_0_in_1[5]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.152     1.567 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=2, routed)           0.698     2.265    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.332     2.597 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          0.908     3.505    ps2_kbd/ps2/output_strobe
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X9Y111         FDSE (Setup_fdse_C_CE)      -0.205    18.773    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.327ns (27.657%)  route 3.471ns (72.343%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.348     1.951    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.148     2.099 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.329     2.428    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.328     2.756 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.794     3.550    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.674 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.674    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.209     3.883 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.883    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.113    19.153    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.277ns (27.308%)  route 3.399ns (72.692%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[4]/Q
                         net (fo=76, routed)          2.096     1.699    ps2_kbd/ps2/p_0_in_1[3]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.124     1.823 f  ps2_kbd/ps2/scancode[0]_i_13/O
                         net (fo=1, routed)           0.000     1.823    ps2_kbd/ps2/scancode[0]_i_13_n_0
    SLICE_X2Y109         MUXF7 (Prop_muxf7_I1_O)      0.214     2.037 f  ps2_kbd/ps2/scancode_reg[0]_i_11/O
                         net (fo=1, routed)           0.652     2.688    ps2_kbd/ps2/scancode_reg[0]_i_11_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.297     2.985 r  ps2_kbd/ps2/scancode[0]_i_5/O
                         net (fo=1, routed)           0.652     3.637    ps2_kbd/ps2/scancode[0]_i_5_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124     3.761 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.761    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.029    19.069    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.453ns (31.509%)  route 3.158ns (68.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.478    -0.437 r  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          2.581     2.144    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X8Y113         LUT5 (Prop_lut5_I3_O)        0.324     2.468 r  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.278     2.747    ps2_kbd/ps2/hold_extended_i_3_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.323     3.070 r  ps2_kbd/ps2/hold_release_i_2/O
                         net (fo=1, routed)           0.299     3.368    ps2_kbd/ps2/got_release
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.328     3.696 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.696    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)        0.029    19.006    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.006    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 15.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.131    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 f  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.121    -0.338    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120    -0.384    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.125    -0.334    ps2_kbd/ps2/ps2_clk_d
    SLICE_X10Y116        LUT4 (Prop_lut4_I2_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDSE (Hold_fdse_C_D)         0.121    -0.383    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.324    ps2_kbd/ps2/hold_release
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X9Y111         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.070    -0.428    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.167%)  route 0.178ns (48.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.178    -0.282    ps2_kbd/ps2/ps2_clk_s
    SLICE_X10Y116        LUT3 (Prop_lut3_I1_O)        0.045    -0.237 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X10Y116        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.121    -0.383    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.131    -0.385    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.341    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[0]_i_3_n_4
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.105    -0.411    ps2_kbd/ps2/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDPE (Prop_fdpe_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.200    -0.236    ps2_kbd/ps2/ps2_data_s
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.087    -0.414    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.341    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.105    -0.412    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y115         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  ps2_kbd/ps2/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    ps2_kbd/ps2/p_0_in[3]
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.834    -0.839    ps2_kbd/ps2/CLK
    SLICE_X8Y115         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121    -0.395    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.179    





