Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Apr 29 19:30:50 2017
| Host             : Sujay running 64-bit major release  (build 9200)
| Command          : report_power -file noise_cancel_fixpt_fil_power_routed.rpt -pb noise_cancel_fixpt_fil_power_summary_routed.pb -rpx noise_cancel_fixpt_fil_power_routed.rpx
| Design           : noise_cancel_fixpt_fil
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.416  |
| Dynamic (W)              | 0.314  |
| Device Static (W)        | 0.102  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.1   |
| Junction Temperature (C) | 26.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.024 |        6 |       --- |             --- |
| Slice Logic             |     0.016 |    26149 |       --- |             --- |
|   LUT as Logic          |     0.014 |    13364 |     63400 |           21.08 |
|   Register              |     0.001 |    11990 |    126800 |            9.46 |
|   CARRY4                |    <0.001 |      501 |     15850 |            3.16 |
|   LUT as Shift Register |    <0.001 |      104 |     19000 |            0.55 |
|   Others                |     0.000 |      104 |       --- |             --- |
| Signals                 |     0.041 |    30060 |       --- |             --- |
| Block RAM               |     0.069 |       83 |       135 |           61.48 |
| MMCM                    |     0.116 |        1 |         6 |           16.67 |
| DSPs                    |     0.048 |      177 |       240 |           73.75 |
| I/O                     |    <0.001 |        1 |       210 |            0.48 |
| Static Power            |     0.102 |          |           |                 |
| Total                   |     0.416 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.214 |       0.196 |      0.018 |
| Vccaux    |       1.800 |     0.083 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| TCK                | TCK                                 |            15.2 |
| clk_out1_clk_wiz_0 | u_clk_wiz_0/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | u_clk_wiz_0/inst/clkfbout_clk_wiz_0 |            10.0 |
| sysclk             | sysclk                              |            10.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| noise_cancel_fixpt_fil                                     |     0.314 |
|   u_clk_wiz_0                                              |     0.116 |
|     inst                                                   |     0.116 |
|   u_jtag_mac                                               |     0.008 |
|     u_post_chif_fifo                                       |     0.002 |
|       u_jtag_mac_fifo                                      |     0.002 |
|         U0                                                 |     0.002 |
|           inst_fifo_gen                                    |     0.002 |
|             gconvfifo.rf                                   |     0.002 |
|               grf.rf                                       |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gras.grdc1.rdc                           |    <0.001 |
|                   gras.rsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwas.wsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                     gaf.c3                                 |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|     u_pre_chif_fifo                                        |     0.001 |
|       u_jtag_mac_fifo                                      |     0.001 |
|         U0                                                 |     0.001 |
|           inst_fifo_gen                                    |     0.001 |
|             gconvfifo.rf                                   |     0.001 |
|               grf.rf                                       |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gras.rsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwas.wsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|     u_simcycle_fifo                                        |    <0.001 |
|       u_simcycle_fifo                                      |    <0.001 |
|         U0                                                 |    <0.001 |
|           inst_fifo_gen                                    |    <0.001 |
|             gconvfifo.rf                                   |    <0.001 |
|               grf.rf                                       |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gras.rsts                                |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwas.wsts                                |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|   u_mwfil_chiftop                                          |     0.189 |
|     u_dut                                                  |     0.069 |
|       u_noise_cancel_fixpt                                 |     0.069 |
|     u_mwfil_chifcore                                       |     0.118 |
|       NormalBlock.u_b2dfifo                                |     0.048 |
|         u_dpscram                                          |     0.040 |
|       NormalBlock.u_bus2dut                                |     0.005 |
|       u_controller                                         |    <0.001 |
|       u_d2bfifo                                            |     0.058 |
|         u_dpscram                                          |     0.049 |
|       u_dut2bus                                            |     0.006 |
+------------------------------------------------------------+-----------+


