irun: 09.20-s016: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	irun	09.20-s016: Started on Jun 01, 2010 at 06:52:34 PDT
irun
	-incdir ../../../../uvm_ea1.0_042710/src
	-incdir ../../../vmm-1.1.1a-uvm/sv
	-incdir ../../src
	../../../vmm-1.1.1a-uvm/sv/std_lib/vmm_str_dpi.c
	11_analysis2notify.sv
	+incdir+../../examples/src
	+incdir+../src/hfpb
	+incdir+../src/hfpb_components
	-l 11_analysis2notify.log
	+vmm_log_default=trace

   User defined plus("+") options:
	+vmm_log_default=trace

file: 11_analysis2notify.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
	package worklib.vmm_std_lib:sv
		errors: 0, warnings: 0
	package worklib.avt_interop_pkg:sv
		errors: 0, warnings: 0
	module worklib.example_11_analysis2notify:sv
		errors: 0, warnings: 0
     vmm_fifo.tee_mode(1);
                     |
ncvlog: *W,FUNTSK (../../examples/src/apb_scoreboard.sv,51|21): function called as a task without void'().
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		vmm_std_lib
		avt_interop_pkg
		$unit_0x283e528f
		example_11_analysis2notify
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.avt_interop_pkg:sv <0x2712b8f9>
			streams: 3329, words: 10911760
		worklib.example_11_analysis2notify:sv <0x5ef9f545>
			streams:   3, words:  1393
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                      1       1
		Verilog packages:             3       3
		Registers:                 5682    6539
		Named events:                 2      26
		Initial blocks:             149     132
		Parallel blocks:             57      62
		Compilation units:            1       1
		SV Class declarations:      168     249
		SV Class specializations:   210     210
	Writing initial simulation snapshot: worklib.example_11_analysis2notify:sv
Loading snapshot worklib.example_11_analysis2notify:sv .................... Done
ncsim> source /home/phuynh/sw/IUS/tools/inca/files/ncsimrc
ncsim> run
SVSEED default: 1
----------------------------------------------------------------
UVM-1.0.EA
(C) 2007-2010 Mentor Graphics Corporation
(C) 2007-2010 Cadence Design Systems, Inc.
(C) 2010 Synopsys, Inc.
----------------------------------------------------------------
UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO @ 0: vmm_channel [Scoreboard channel] tee branch turned ON
UVM_INFO @ 0: env.o_prod [publishing] APB RD @ 0x02a92d05 = 0x4253a984
UVM_INFO @ 0: vmm_watcher [v_cons] Received transaction APB READ @ 0x02a92d05 = 0x4253a984
UVM_INFO @ 0: vmm_watcher [v_cons] Started
UVM_INFO @ 0: env.scoreboard [match] APB RD @ 0x02a92d05 = 0x4253a984
UVM_INFO @ 100: env.scoreboard [env.scoreboard] Scoreboard had 1 matches and 0 mismatches.
UVM_INFO @ 100: env [PASS] Test PASSED

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    8
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PASS]     1
[RNTST]     1
[Scoreboard channel]     1
[env.scoreboard]     1
[match]     1
[publishing]     1
[v_cons]     2
Simulation complete via $finish(1) at time 100 NS + 7
/home/phuynh/Data/Projects/UVM/uvm_ea1.0_042710/src/base/uvm_root.svh:466       $finish;
ncsim> exit
TOOL:	irun	09.20-s016: Exiting on Jun 01, 2010 at 06:52:40 PDT  (total: 00:00:06)
