{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1715255223205 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7725_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov7725_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715255223232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715255223263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715255223263 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715255223292 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715255223292 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1715255223292 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1715255223292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715255223340 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715255223428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715255223428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715255223428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715255223428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715255223435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715255223435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715255223435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715255223435 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715255223435 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715255223436 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715255223453 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clk pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"sdram_clk\" (external output clock of PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 109 0 0 } } { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 35 0 0 } } { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1715255223615 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5mj1 " "Entity dcfifo_5mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe3\|dffe4a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715255223846 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715255223846 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ilj1 " "Entity dcfifo_ilj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715255223846 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715255223846 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1715255223846 ""}
{ "Info" "ISTA_SDC_FOUND" "ov7725_lcd.out.sdc " "Reading SDC File: 'ov7725_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715255223851 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam_pclk (Rise) cam_pclk (Rise) setup and hold " "From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1715255223865 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1715255223865 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715255223865 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cam_pclk " "   1.000     cam_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk " "1000.000 ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715255223865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715255223865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223945 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223945 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "../rtl/lcd_rgb_top/clk_div.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/lcd_rgb_top/clk_div.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node ov7725_dri:u_ov7725_dri\|i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/ov7725_dri/i2c_dri.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_dri/i2c_dri.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "../rtl/ov7725_dri/i2c_dri.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_dri/i2c_dri.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_top:u_lcd_rgb_top\|comb~0 " "Destination node lcd_rgb_top:u_lcd_rgb_top\|comb~0" {  } { { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715255223946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_top:u_lcd_rgb_top\|comb~0  " "Automatically promoted node lcd_rgb_top:u_lcd_rgb_top\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715255223946 ""}  } { { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715255223946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715255224189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715255224190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715255224190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715255224199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715255224202 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715255224204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715255224260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "13 Embedded multiplier block " "Packed 13 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1715255224261 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1715255224261 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715255224261 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk/pll_clk.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/ipcore/pll_clk/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 109 0 0 } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1715255224307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715255224328 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715255224332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715255224691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715255224853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715255224868 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715255226401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715255226401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715255226690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.2% " "3e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1715255227453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715255227588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715255227588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715255228859 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715255228859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715255228861 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715255228955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715255228966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715255229126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715255229127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715255229340 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715255229686 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone IV E " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 3.3-V LVCMOS L10 " "Pin cam_sda uses I/O standard 3.3-V LVCMOS at L10" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS P14 " "Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS M12 " "Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS N14 " "Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS L12 " "Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS L13 " "Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS L14 " "Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS L11 " "Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS K12 " "Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS G16 " "Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS J11 " "Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS J16 " "Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS J15 " "Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS K16 " "Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS K15 " "Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS L16 " "Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS L15 " "Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 3.3-V LVCMOS T6 " "Pin lcd_rgb\[0\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 3.3-V LVCMOS R5 " "Pin lcd_rgb\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 3.3-V LVCMOS T5 " "Pin lcd_rgb\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 3.3-V LVCMOS R4 " "Pin lcd_rgb\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 3.3-V LVCMOS T4 " "Pin lcd_rgb\[4\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 3.3-V LVCMOS T9 " "Pin lcd_rgb\[5\] uses I/O standard 3.3-V LVCMOS at T9" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 3.3-V LVCMOS R8 " "Pin lcd_rgb\[6\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 3.3-V LVCMOS T8 " "Pin lcd_rgb\[7\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 3.3-V LVCMOS R7 " "Pin lcd_rgb\[8\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 3.3-V LVCMOS T7 " "Pin lcd_rgb\[9\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 3.3-V LVCMOS R6 " "Pin lcd_rgb\[10\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 3.3-V LVCMOS R11 " "Pin lcd_rgb\[11\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 3.3-V LVCMOS T11 " "Pin lcd_rgb\[12\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 3.3-V LVCMOS R10 " "Pin lcd_rgb\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 3.3-V LVCMOS T10 " "Pin lcd_rgb\[14\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 3.3-V LVCMOS R9 " "Pin lcd_rgb\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 3.3-V LVCMOS R13 " "Pin cam_pclk uses I/O standard 3.3-V LVCMOS at R13" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 3.3-V LVCMOS K9 " "Pin cam_data\[0\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 3.3-V LVCMOS M9 " "Pin cam_href uses I/O standard 3.3-V LVCMOS at M9" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_href } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 3.3-V LVCMOS P8 " "Pin cam_data\[1\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 3.3-V LVCMOS N8 " "Pin cam_data\[2\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 3.3-V LVCMOS M8 " "Pin cam_data\[3\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 3.3-V LVCMOS P6 " "Pin cam_data\[4\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 3.3-V LVCMOS N6 " "Pin cam_data\[5\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 3.3-V LVCMOS R14 " "Pin cam_data\[6\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 3.3-V LVCMOS T14 " "Pin cam_data\[7\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 3.3-V LVCMOS P9 " "Pin cam_vsync uses I/O standard 3.3-V LVCMOS at P9" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/ov7725_lcd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/rtl/ov7725_lcd.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1715255229861 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1715255229861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/output_files/ov7725_lcd.fit.smsg " "Generated suppressed messages file E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/output_files/ov7725_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715255229967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6044 " "Peak virtual memory: 6044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715255230343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:47:10 2024 " "Processing ended: Thu May 09 19:47:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715255230343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715255230343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715255230343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715255230343 ""}
