

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Wed Feb 28 07:27:10 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem6
* Solution:       solution_illegal (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.061 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        2|  10.000 ns|  20.000 ns|    2|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_150  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1166|    -|
|Memory           |        0|     -|      62|      16|    0|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|      67|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     129|    1403|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+---+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +----------------------+-----------+---------+----+---+------+-----+
    |grp_OP_AL_32I_fu_150  |OP_AL_32I  |        0|   0|  0|  1166|    0|
    +----------------------+-----------+---------+----+---+------+-----+
    |Total                 |           |        0|   0|  0|  1166|    0|
    +----------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |rf_U   |rf_RAM_AUTO_1R1W  |        0|  62|  16|    0|    32|   31|     1|          992|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                  |        0|  62|  16|    0|    32|   31|     1|          992|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_274_p2  |         +|   0|  0|  39|          32|           3|
    |add_ln114_fu_268_p2    |         +|   0|  0|  39|          32|           3|
    |grp_fu_164_p2          |      icmp|   0|  0|  12|           5|           1|
    |ap_condition_104       |        or|   0|  0|   2|           1|           1|
    |ap_condition_112       |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  94|          71|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_phi_mux_next_pc_phi_fu_144_p4  |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_150_op1_val      |  14|          3|   31|         93|
    |grp_OP_AL_32I_fu_150_op2_val      |  14|          3|   31|         93|
    |grp_OP_AL_32I_fu_150_opcode_val   |  14|          3|    6|         18|
    |rf_address0                       |  31|          6|    5|         30|
    |rf_d0                             |  14|          3|   31|         93|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 127|         26|  137|        428|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |opcode_reg_294     |   7|   0|    7|          0|
    |rd_reg_298         |   5|   0|    5|          0|
    |rs1_reg_305        |   5|   0|    5|          0|
    |rs2_reg_311        |   5|   0|    5|          0|
    |sext_ln16_reg_326  |  31|   0|   31|          0|
    |tmp4_reg_316       |   3|   0|    3|          0|
    |tmp_s_reg_321      |   7|   0|    7|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  67|   0|   67|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|inst       |   in|   32|     ap_none|          inst|        scalar|
|pc         |   in|   32|     ap_none|            pc|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

