Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 18:35:40 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.600        0.000                      0                 8917        0.024        0.000                      0                 8917        0.264        0.000                       0                  3521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.757        0.000                      0                    7        0.247        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.600        0.000                      0                 8896        0.024        0.000                      0                 8896        3.750        0.000                       0                  3418  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.396%)  route 0.506ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.680     5.730    soc_crg_clkin
    SLICE_X49Y50         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.456     6.186 r  FDCE/Q
                         net (fo=1, routed)           0.506     6.692    soc_builder_basesoc_reset0
    SLICE_X55Y50         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.381    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X55Y50         FDCE (Setup_fdce_C_D)       -0.067    15.449    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.145 r  FDCE_4/Q
                         net (fo=1, routed)           0.613     6.758    soc_builder_basesoc_reset4
    SLICE_X54Y50         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.457    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X54Y50         FDCE (Setup_fdce_C_D)       -0.045    15.547    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.438%)  route 0.622ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.145 r  FDCE_6/Q
                         net (fo=1, routed)           0.622     6.767    soc_builder_basesoc_reset6
    SLICE_X54Y50         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.457    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X54Y50         FDCE (Setup_fdce_C_D)       -0.028    15.564    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  8.797    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.456     6.083 r  FDCE_1/Q
                         net (fo=1, routed)           0.616     6.699    soc_builder_basesoc_reset1
    SLICE_X55Y50         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.457    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X55Y50         FDCE (Setup_fdce_C_D)       -0.081    15.511    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.736%)  route 0.611ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.456     6.083 r  FDCE_2/Q
                         net (fo=1, routed)           0.611     6.694    soc_builder_basesoc_reset2
    SLICE_X55Y50         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.457    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X55Y50         FDCE (Setup_fdce_C_D)       -0.061    15.531    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.448%)  route 0.570ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.456     6.083 r  FDCE_3/Q
                         net (fo=1, routed)           0.570     6.653    soc_builder_basesoc_reset3
    SLICE_X54Y50         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.435    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X54Y50         FDCE (Setup_fdce_C_D)       -0.031    15.539    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.627    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518     6.145 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     6.664    soc_builder_basesoc_reset5
    SLICE_X54Y50         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.170    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.457    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X54Y50         FDCE (Setup_fdce_C_D)       -0.028    15.564    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     2.115 r  FDCE_3/Q
                         net (fo=1, routed)           0.178     2.292    soc_builder_basesoc_reset3
    SLICE_X54Y50         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.420     1.987    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.059     2.046    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.164     2.138 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.308    soc_builder_basesoc_reset5
    SLICE_X54Y50         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.433     1.974    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.063     2.037    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     2.115 r  FDCE_2/Q
                         net (fo=1, routed)           0.201     2.316    soc_builder_basesoc_reset2
    SLICE_X55Y50         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.433     1.974    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.070     2.044    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.294     2.023    soc_crg_clkin
    SLICE_X49Y50         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  FDCE/Q
                         net (fo=1, routed)           0.194     2.358    soc_builder_basesoc_reset0
    SLICE_X55Y50         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.400     2.007    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.070     2.077    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     2.115 r  FDCE_1/Q
                         net (fo=1, routed)           0.228     2.343    soc_builder_basesoc_reset1
    SLICE_X55Y50         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X55Y50         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.433     1.974    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.066     2.040    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.164     2.138 r  FDCE_6/Q
                         net (fo=1, routed)           0.204     2.342    soc_builder_basesoc_reset6
    SLICE_X54Y50         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.433     1.974    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.063     2.037    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.974    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.164     2.138 r  FDCE_4/Q
                         net (fo=1, routed)           0.201     2.339    soc_builder_basesoc_reset4
    SLICE_X54Y50         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.406    soc_crg_clkin
    SLICE_X54Y50         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.433     1.974    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.052     2.026    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X49Y50    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y50    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y50    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X55Y50    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X54Y50    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X54Y50    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X54Y50    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X54Y50    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X49Y50    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X49Y50    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_6/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X55Y50    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X54Y50    FDCE_7/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X49Y50    FDCE/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.726ns (19.902%)  route 6.946ns (80.098%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 18.977 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 f  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 f  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 f  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          0.865    13.956    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.080 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          1.026    15.106    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.230 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=7, routed)           0.513    15.743    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124    15.867 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=34, routed)          0.917    16.784    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.908 f  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.622    17.530    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.680 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.712    18.392    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.449    18.977    sys_clk
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]/C
                         clock pessimism              0.709    19.686    
                         clock uncertainty           -0.057    19.629    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.637    18.992    soc_basesoc_sdram_bankmachine6_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.726ns (19.902%)  route 6.946ns (80.098%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 18.977 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 f  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 f  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 f  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          0.865    13.956    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.080 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          1.026    15.106    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.230 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=7, routed)           0.513    15.743    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124    15.867 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=34, routed)          0.917    16.784    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.908 f  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.622    17.530    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.680 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.712    18.392    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.449    18.977    sys_clk
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]/C
                         clock pessimism              0.709    19.686    
                         clock uncertainty           -0.057    19.629    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.637    18.992    soc_basesoc_sdram_bankmachine6_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.726ns (19.902%)  route 6.946ns (80.098%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 18.977 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 f  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 f  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 f  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          0.865    13.956    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.080 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          1.026    15.106    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.230 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=7, routed)           0.513    15.743    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124    15.867 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=34, routed)          0.917    16.784    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.908 f  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.622    17.530    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.680 r  soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.712    18.392    soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.449    18.977    sys_clk
    SLICE_X48Y9          FDRE                                         r  soc_basesoc_sdram_bankmachine6_trascon_ready_reg/C
                         clock pessimism              0.709    19.686    
                         clock uncertainty           -0.057    19.629    
    SLICE_X48Y9          FDRE (Setup_fdre_C_R)       -0.637    18.992    soc_basesoc_sdram_bankmachine6_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 1.726ns (20.107%)  route 6.858ns (79.893%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 18.977 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 f  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 f  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 f  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          0.865    13.956    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.080 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          1.026    15.106    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.230 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=7, routed)           0.513    15.743    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124    15.867 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=34, routed)          0.917    16.784    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.908 f  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.855    17.763    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I1_O)        0.150    17.913 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.391    18.304    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.449    18.977    sys_clk
    SLICE_X49Y10         FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.709    19.686    
                         clock uncertainty           -0.057    19.629    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.637    18.992    soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.165ns (48.123%)  route 4.490ns (51.877%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.015ns = ( 19.015 - 10.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.610     9.766    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.220 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.163    13.384    VexRiscv/DOADO[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.508 r  VexRiscv/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.508    VexRiscv/tag_mem_reg_i_40_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  VexRiscv/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.058    VexRiscv/tag_mem_reg_i_34_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.286 r  VexRiscv/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.598    14.883    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/CO[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.313    15.196 f  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_io_pop_payload_error_1[32]_i_3/O
                         net (fo=7, routed)           0.350    15.547    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.671 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_5/O
                         net (fo=121, routed)         0.487    16.158    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/dBus_cmd_rValid_reg_inv
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.282 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=117, routed)         0.437    16.719    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/when_CsrPlugin_l909_1
    SLICE_X49Y46         LUT4 (Prop_lut4_I3_O)        0.124    16.843 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=80, routed)          0.714    17.557    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_valid_reg
    SLICE_X50Y44         LUT5 (Prop_lut5_I4_O)        0.124    17.681 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           0.740    18.421    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.488    19.015    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.723    19.738    
                         clock uncertainty           -0.057    19.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    19.115    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.421    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 4.165ns (48.575%)  route 4.409ns (51.425%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.015ns = ( 19.015 - 10.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.610     9.766    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.220 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.163    13.384    VexRiscv/DOADO[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.508 r  VexRiscv/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.508    VexRiscv/tag_mem_reg_i_40_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  VexRiscv/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.058    VexRiscv/tag_mem_reg_i_34_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.286 r  VexRiscv/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.598    14.883    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/CO[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.313    15.196 f  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_io_pop_payload_error_1[32]_i_3/O
                         net (fo=7, routed)           0.350    15.547    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.671 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_5/O
                         net (fo=121, routed)         0.487    16.158    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/dBus_cmd_rValid_reg_inv
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.282 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=117, routed)         0.437    16.719    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/when_CsrPlugin_l909_1
    SLICE_X49Y46         LUT4 (Prop_lut4_I3_O)        0.124    16.843 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=80, routed)          0.787    17.630    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_valid_reg
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.754 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           0.587    18.341    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.488    19.015    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.723    19.738    
                         clock uncertainty           -0.057    19.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.115    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 1.693ns (20.226%)  route 6.677ns (79.774%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.968ns = ( 18.968 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 r  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 r  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 f  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          1.169    14.259    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.383 r  soc_basesoc_sdram_trrdcon_count_i_20/O
                         net (fo=1, routed)           0.835    15.219    soc_basesoc_sdram_trrdcon_count_i_20_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.343 f  soc_basesoc_sdram_trrdcon_count_i_8/O
                         net (fo=2, routed)           0.431    15.773    soc_basesoc_sdram_trrdcon_count_i_8_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.897 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=31, routed)          0.748    16.646    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I4_O)        0.124    16.770 f  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.670    17.440    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_3_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I1_O)        0.117    17.557 r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.533    18.090    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0
    SLICE_X38Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.440    18.968    sys_clk
    SLICE_X38Y14         FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/C
                         clock pessimism              0.709    19.677    
                         clock uncertainty           -0.057    19.620    
    SLICE_X38Y14         FDRE (Setup_fdre_C_R)       -0.748    18.872    soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 4.165ns (48.620%)  route 4.401ns (51.380%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.015ns = ( 19.015 - 10.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.610     9.766    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.220 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.163    13.384    VexRiscv/DOADO[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.508 r  VexRiscv/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.508    VexRiscv/tag_mem_reg_i_40_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  VexRiscv/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.058    VexRiscv/tag_mem_reg_i_34_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.286 r  VexRiscv/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.598    14.883    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/CO[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.313    15.196 f  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_io_pop_payload_error_1[32]_i_3/O
                         net (fo=7, routed)           0.350    15.547    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.671 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_5/O
                         net (fo=121, routed)         0.487    16.158    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/dBus_cmd_rValid_reg_inv
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.282 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=117, routed)         0.437    16.719    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/when_CsrPlugin_l909_1
    SLICE_X49Y46         LUT4 (Prop_lut4_I3_O)        0.124    16.843 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=80, routed)          0.790    17.633    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_valid_reg
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124    17.757 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.576    18.333    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.488    19.015    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.723    19.738    
                         clock uncertainty           -0.057    19.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    19.115    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.333    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 4.165ns (48.710%)  route 4.386ns (51.290%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.015ns = ( 19.015 - 10.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.610     9.766    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.220 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.163    13.384    VexRiscv/DOADO[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.508 r  VexRiscv/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.508    VexRiscv/tag_mem_reg_i_40_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  VexRiscv/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.058    VexRiscv/tag_mem_reg_i_34_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.286 r  VexRiscv/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.598    14.883    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/CO[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.313    15.196 f  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_io_pop_payload_error_1[32]_i_3/O
                         net (fo=7, routed)           0.350    15.547    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.671 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_5/O
                         net (fo=121, routed)         0.487    16.158    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/dBus_cmd_rValid_reg_inv
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.282 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=117, routed)         0.437    16.719    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/when_CsrPlugin_l909_1
    SLICE_X49Y46         LUT4 (Prop_lut4_I3_O)        0.124    16.843 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=80, routed)          0.630    17.473    VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/_zz_IBusSimplePlugin_injector_decodeInput_valid_reg
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.124    17.597 r  VexRiscv/IBusSimplePlugin_rspJoin_rspBuffer_c/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.719    18.317    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X1Y17         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.488    19.015    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    RAMB18_X1Y17         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.723    19.738    
                         clock uncertainty           -0.057    19.681    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.115    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.317    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.696ns (20.140%)  route 6.725ns (79.860%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.975ns = ( 18.975 - 10.000 ) 
    Source Clock Delay      (SCD):    9.720ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG/O
                         net (fo=3416, routed)        1.563     9.720    sys_clk
    SLICE_X53Y16         FDSE                                         r  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDSE (Prop_fdse_C_Q)         0.456    10.176 f  soc_basesoc_sdram_zqcs_timer_count1_reg[24]/Q
                         net (fo=3, routed)           1.126    11.302    soc_basesoc_sdram_zqcs_timer_count1_reg[24]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.152    11.454 f  soc_builder_basesoc_bankmachine5_state[3]_i_16/O
                         net (fo=1, routed)           0.862    12.316    soc_builder_basesoc_bankmachine5_state[3]_i_16_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.348    12.664 f  soc_builder_basesoc_bankmachine5_state[3]_i_7/O
                         net (fo=1, routed)           0.302    12.966    soc_builder_basesoc_bankmachine5_state[3]_i_7_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  soc_builder_basesoc_bankmachine5_state[3]_i_3/O
                         net (fo=86, routed)          0.865    13.956    soc_builder_basesoc_bankmachine5_state[3]_i_3_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.080 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          1.026    15.106    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.230 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=7, routed)           0.513    15.743    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124    15.867 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=34, routed)          0.465    16.332    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.456 r  soc_builder_basesoc_new_master_wdata_ready0_i_1/O
                         net (fo=13, routed)          1.033    17.489    soc_basesoc_sdram_twtrcon_valid
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.120    17.609 r  soc_basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.532    18.141    soc_basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801    14.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100    14.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    15.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.860 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.436    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.527 r  BUFG/O
                         net (fo=3416, routed)        1.447    18.975    sys_clk
    SLICE_X55Y13         FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.709    19.684    
                         clock uncertainty           -0.057    19.627    
    SLICE_X55Y13         FDRE (Setup_fdre_C_R)       -0.632    18.995    soc_basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.560     3.499    sys_clk
    SLICE_X47Y35         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.846    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.829     4.292    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y35         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.780     3.512    
    SLICE_X46Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.822    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.565     3.504    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    SLICE_X44Y49         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     3.645 r  VexRiscv/execute_to_memory_PC_reg[27]/Q
                         net (fo=1, routed)           0.247     3.893    VexRiscv/execute_to_memory_PC[27]
    SLICE_X41Y54         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.831     4.294    VexRiscv/_zz_io_pop_payload_error_1_reg[32]
    SLICE_X41Y54         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[27]/C
                         clock pessimism             -0.524     3.770    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.075     3.845    VexRiscv/memory_to_writeBack_PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=3416, routed)        0.559     3.498    sys_clk
    SLICE_X53Y18         FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     3.870    storage_8_reg_0_7_18_21/ADDRD0
    SLICE_X52Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG/O
                         net (fo=3416, routed)        0.828     4.291    storage_8_reg_0_7_18_21/WCLK
    SLICE_X52Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.780     3.511    
    SLICE_X52Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.821    storage_8_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -3.821    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16    data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13    data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8     data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    rom_dat0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    rom_dat0_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     sram_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17    storage_6_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17    storage_6_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y17    storage_6_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y16    storage_6_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24    storage_7_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24    storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24    storage_2_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y34    OSERDESE2_43/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y28    OSERDESE2_44/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y17    OSERDESE2_5/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y15    OSERDESE2_6/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y13    OSERDESE2_7/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y4     OSERDESE2_8/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y9     OSERDESE2_9/CLK
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.456    10.243 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.433    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     6.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     6.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108     7.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    11.040    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.747    11.787    
                         clock uncertainty           -0.053    11.734    
    SLICE_X65Y16         FDPE (Setup_fdpe_C_D)       -0.047    11.687    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.068%)  route 1.074ns (64.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.456    10.243 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.884    11.127    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124    11.251 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.441    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_CE)      -0.205    14.529    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.068%)  route 1.074ns (64.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.456    10.243 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.884    11.127    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124    11.251 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.441    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_CE)      -0.205    14.529    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.068%)  route 1.074ns (64.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.456    10.243 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.884    11.127    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124    11.251 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.441    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_CE)      -0.205    14.529    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.068%)  route 1.074ns (64.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.456    10.243 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.884    11.127    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124    11.251 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.441    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_CE)      -0.205    14.529    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.718ns (39.979%)  route 1.078ns (60.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.419    10.206 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.078    11.284    soc_crg_reset_counter[1]
    SLICE_X62Y16         LUT3 (Prop_lut3_I0_O)        0.299    11.583 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.583    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_D)        0.031    14.765    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.746ns (40.900%)  route 1.078ns (59.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.419    10.206 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.078    11.284    soc_crg_reset_counter[1]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.327    11.611 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.611    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_D)        0.075    14.809    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.746ns (40.961%)  route 1.075ns (59.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.419    10.206 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.075    11.281    soc_crg_reset_counter[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.327    11.608 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.608    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_D)        0.075    14.809    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.580ns (35.393%)  route 1.059ns (64.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.456    10.243 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.059    11.302    soc_crg_reset_counter[0]
    SLICE_X62Y16         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.426    soc_crg_reset_counter0[0]
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.747    14.787    
                         clock uncertainty           -0.053    14.734    
    SLICE_X62Y16         FDSE (Setup_fdse_C_D)        0.029    14.763    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.718ns (44.783%)  route 0.885ns (55.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 14.040 - 5.000 ) 
    Source Clock Delay      (SCD):    9.787ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.009     4.926    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.050 r  clk100_inst/O
                         net (fo=9, routed)           1.267     6.317    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.405 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.060    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.156 r  BUFG_4/O
                         net (fo=8, routed)           1.630     9.787    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.419    10.206 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.885    11.091    soc_crg_reset_counter[1]
    SLICE_X63Y16         LUT6 (Prop_lut6_I0_O)        0.299    11.390 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.390    soc_crg_ic_reset_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.801     9.569    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.669 r  clk100_inst/O
                         net (fo=9, routed)           1.108    10.777    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.860 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.436    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.527 r  BUFG_4/O
                         net (fo=8, routed)           1.512    14.040    idelay_clk
    SLICE_X63Y16         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.725    14.765    
                         clock uncertainty           -0.053    14.712    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.031    14.743    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.141     3.670 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.726    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y16         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.793     3.529    
    SLICE_X65Y16         FDPE (Hold_fdpe_C_D)         0.075     3.604    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.141     3.670 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.099     3.769    soc_crg_reset_counter[0]
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.045     3.814 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.814    soc_crg_ic_reset_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X63Y16         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.780     3.542    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.092     3.634    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.948%)  route 0.183ns (49.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.141     3.670 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     3.853    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.049     3.902 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.902    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.793     3.529    
    SLICE_X62Y16         FDSE (Hold_fdse_C_D)         0.107     3.636    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.141     3.670 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     3.853    soc_crg_reset_counter[2]
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.045     3.898 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.898    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.793     3.529    
    SLICE_X62Y16         FDSE (Hold_fdse_C_D)         0.092     3.621    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.734%)  route 0.179ns (58.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.657 r  FDPE_9/Q
                         net (fo=5, routed)           0.179     3.836    idelay_rst
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.779     3.543    
    SLICE_X62Y16         FDSE (Hold_fdse_C_S)        -0.072     3.471    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.734%)  route 0.179ns (58.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.657 r  FDPE_9/Q
                         net (fo=5, routed)           0.179     3.836    idelay_rst
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.779     3.543    
    SLICE_X62Y16         FDSE (Hold_fdse_C_S)        -0.072     3.471    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.734%)  route 0.179ns (58.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.657 r  FDPE_9/Q
                         net (fo=5, routed)           0.179     3.836    idelay_rst
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.779     3.543    
    SLICE_X62Y16         FDSE (Hold_fdse_C_S)        -0.072     3.471    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.734%)  route 0.179ns (58.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X65Y16         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDPE (Prop_fdpe_C_Q)         0.128     3.657 r  FDPE_9/Q
                         net (fo=5, routed)           0.179     3.836    idelay_rst
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.779     3.543    
    SLICE_X62Y16         FDSE (Hold_fdse_C_S)        -0.072     3.471    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.910%)  route 0.193ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.128     3.657 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.137     3.794    soc_crg_reset_counter[3]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.098     3.892 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.948    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.793     3.529    
    SLICE_X62Y16         FDSE (Hold_fdse_C_CE)       -0.039     3.490    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.910%)  route 0.193ns (46.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.707     1.684    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  clk100_inst/O
                         net (fo=9, routed)           0.633     2.363    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.413 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.590     3.529    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDSE (Prop_fdse_C_Q)         0.128     3.657 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.137     3.794    soc_crg_reset_counter[3]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.098     3.892 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.948    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.009     2.073    clk100_IBUF_BUFG
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.129 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.835    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.888 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.434    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.463 r  BUFG_4/O
                         net (fo=8, routed)           0.859     4.322    idelay_clk
    SLICE_X62Y16         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.793     3.529    
    SLICE_X62Y16         FDSE (Hold_fdse_C_CE)       -0.039     3.490    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y16     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y16     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y16     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y16     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y16     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y16     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y16     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y16     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y16     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y16     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y16     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y16     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y16     soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.072 (r) | FAST    |     2.006 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.546 (r) | FAST    |     6.038 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.878 (r) | FAST    |     8.422 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.806 (f) | FAST    |     8.422 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.875 (r) | FAST    |     8.420 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.803 (f) | FAST    |     8.420 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.888 (r) | FAST    |     8.432 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.816 (f) | FAST    |     8.432 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.889 (r) | FAST    |     8.432 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.817 (f) | FAST    |     8.432 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.877 (r) | FAST    |     8.421 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.805 (f) | FAST    |     8.421 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.906 (r) | FAST    |     8.448 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.834 (f) | FAST    |     8.448 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.906 (r) | FAST    |     8.449 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.834 (f) | FAST    |     8.449 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.878 (r) | FAST    |     8.422 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.806 (f) | FAST    |     8.422 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.884 (r) | FAST    |     8.421 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.812 (f) | FAST    |     8.421 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.880 (r) | FAST    |     8.416 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.808 (f) | FAST    |     8.416 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.422 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.422 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.418 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.418 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.867 (r) | FAST    |     8.409 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.795 (f) | FAST    |     8.409 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.866 (r) | FAST    |     8.403 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.794 (f) | FAST    |     8.403 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.882 (r) | FAST    |     8.423 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.810 (f) | FAST    |     8.423 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.871 (r) | FAST    |     8.409 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.799 (f) | FAST    |     8.409 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.106 (r) | SLOW    |      5.074 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     16.408 (r) | SLOW    |      5.202 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     16.259 (r) | SLOW    |      5.134 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     15.509 (r) | SLOW    |      4.799 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     15.813 (r) | SLOW    |      4.949 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     15.659 (r) | SLOW    |      4.847 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     15.661 (r) | SLOW    |      4.851 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     15.801 (r) | SLOW    |      4.933 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     14.719 (r) | SLOW    |      4.488 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.159 (r) | SLOW    |      4.674 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.043 (r) | SLOW    |      4.590 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     14.883 (r) | SLOW    |      4.544 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.205 (r) | SLOW    |      4.683 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.019 (r) | SLOW    |      4.631 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.354 (r) | SLOW    |      4.724 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     14.869 (r) | SLOW    |      4.562 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.395 (r) | SLOW    |      4.760 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.704 (r) | SLOW    |      4.495 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.396 (r) | SLOW    |      4.762 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.705 (r) | SLOW    |      4.498 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.304 (r) | SLOW    |      5.925 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     18.691 (r) | SLOW    |      6.236 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.513 (r) | SLOW    |      6.215 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.548 (r) | SLOW    |      6.280 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.301 (r) | SLOW    |      6.198 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.957 (r) | SLOW    |      4.090 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.968 (r) | SLOW    |      4.096 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.969 (r) | SLOW    |      4.099 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.974 (r) | SLOW    |      4.103 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.963 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.962 (r) | SLOW    |      4.088 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.976 (r) | SLOW    |      4.103 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.945 (r) | SLOW    |      4.071 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.959 (r) | SLOW    |      4.085 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.981 (r) | SLOW    |      4.108 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.954 (r) | SLOW    |      4.081 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.945 (r) | SLOW    |      4.071 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.960 (r) | SLOW    |      4.086 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.961 (r) | SLOW    |      4.088 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.978 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.958 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.962 (r) | SLOW    |      4.095 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.968 (r) | SLOW    |      4.098 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.945 (r) | SLOW    |      4.080 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.026 (r) | SLOW    |      4.073 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.032 (r) | SLOW    |      4.079 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.946 (r) | SLOW    |      4.080 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.967 (r) | SLOW    |      4.093 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.977 (r) | SLOW    |      4.105 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.873 (r) | SLOW    |      3.785 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.873 (r) | SLOW    |      3.788 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.874 (r) | SLOW    |      3.777 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.871 (r) | SLOW    |      3.773 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.872 (r) | SLOW    |      3.784 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.871 (r) | SLOW    |      3.756 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.871 (r) | SLOW    |      3.756 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.872 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.860 (r) | SLOW    |      3.767 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.857 (r) | SLOW    |      3.767 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.867 (r) | SLOW    |      3.776 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.860 (r) | SLOW    |      3.770 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.868 (r) | SLOW    |      3.790 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.859 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.867 (r) | SLOW    |      3.775 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.859 (r) | SLOW    |      3.778 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.950 (r) | SLOW    |      4.077 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.955 (r) | SLOW    |      4.088 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.947 (r) | SLOW    |      4.073 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.939 (r) | SLOW    |      4.065 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.496 (r) | SLOW    |      4.399 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.489 (r) | SLOW    |      4.403 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.497 (r) | SLOW    |      4.401 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.490 (r) | SLOW    |      4.405 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.400 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.655 ns
Ideal Clock Offset to Actual Clock: 5.621 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.878 (r) | FAST    |   8.422 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.806 (f) | FAST    |   8.422 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.875 (r) | FAST    |   8.420 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.803 (f) | FAST    |   8.420 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.888 (r) | FAST    |   8.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.816 (f) | FAST    |   8.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.889 (r) | FAST    |   8.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.817 (f) | FAST    |   8.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.877 (r) | FAST    |   8.421 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.805 (f) | FAST    |   8.421 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.906 (r) | FAST    |   8.448 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.834 (f) | FAST    |   8.448 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.906 (r) | FAST    |   8.449 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.834 (f) | FAST    |   8.449 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.878 (r) | FAST    |   8.422 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.806 (f) | FAST    |   8.422 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.884 (r) | FAST    |   8.421 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.812 (f) | FAST    |   8.421 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.880 (r) | FAST    |   8.416 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.808 (f) | FAST    |   8.416 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.881 (r) | FAST    |   8.422 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.809 (f) | FAST    |   8.422 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.881 (r) | FAST    |   8.418 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.809 (f) | FAST    |   8.418 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.867 (r) | FAST    |   8.409 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.795 (f) | FAST    |   8.409 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.866 (r) | FAST    |   8.403 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.794 (f) | FAST    |   8.403 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.882 (r) | FAST    |   8.423 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.810 (f) | FAST    |   8.423 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.871 (r) | FAST    |   8.409 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.799 (f) | FAST    |   8.409 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.794 (f) | FAST    |   8.449 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.957 (r) | SLOW    |   4.090 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.968 (r) | SLOW    |   4.096 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.969 (r) | SLOW    |   4.099 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.974 (r) | SLOW    |   4.103 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.963 (r) | SLOW    |   4.091 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.962 (r) | SLOW    |   4.088 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.976 (r) | SLOW    |   4.103 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.945 (r) | SLOW    |   4.071 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.959 (r) | SLOW    |   4.085 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.981 (r) | SLOW    |   4.108 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.954 (r) | SLOW    |   4.081 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.945 (r) | SLOW    |   4.071 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.960 (r) | SLOW    |   4.086 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.961 (r) | SLOW    |   4.088 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.981 (r) | SLOW    |   4.071 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.978 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.958 (r) | SLOW    |   4.091 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.962 (r) | SLOW    |   4.095 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.978 (r) | SLOW    |   4.091 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.967 (r) | SLOW    |   4.093 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.977 (r) | SLOW    |   4.105 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.977 (r) | SLOW    |   4.093 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.689 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.106 (r) | SLOW    |   3.785 (r) | FAST    |    1.388 |
ddram_dq[1]        |   16.408 (r) | SLOW    |   3.788 (r) | FAST    |    1.689 |
ddram_dq[2]        |   16.259 (r) | SLOW    |   3.777 (r) | FAST    |    1.540 |
ddram_dq[3]        |   15.509 (r) | SLOW    |   3.773 (r) | FAST    |    0.790 |
ddram_dq[4]        |   15.813 (r) | SLOW    |   3.784 (r) | FAST    |    1.094 |
ddram_dq[5]        |   15.659 (r) | SLOW    |   3.756 (r) | FAST    |    0.940 |
ddram_dq[6]        |   15.661 (r) | SLOW    |   3.756 (r) | FAST    |    0.942 |
ddram_dq[7]        |   15.801 (r) | SLOW    |   3.783 (r) | FAST    |    1.082 |
ddram_dq[8]        |   14.719 (r) | SLOW    |   3.767 (r) | FAST    |    0.012 |
ddram_dq[9]        |   15.159 (r) | SLOW    |   3.767 (r) | FAST    |    0.440 |
ddram_dq[10]       |   15.043 (r) | SLOW    |   3.776 (r) | FAST    |    0.324 |
ddram_dq[11]       |   14.883 (r) | SLOW    |   3.770 (r) | FAST    |    0.165 |
ddram_dq[12]       |   15.205 (r) | SLOW    |   3.790 (r) | FAST    |    0.486 |
ddram_dq[13]       |   15.019 (r) | SLOW    |   3.783 (r) | FAST    |    0.300 |
ddram_dq[14]       |   15.354 (r) | SLOW    |   3.775 (r) | FAST    |    0.635 |
ddram_dq[15]       |   14.869 (r) | SLOW    |   3.778 (r) | FAST    |    0.150 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.408 (r) | SLOW    |   3.756 (r) | FAST    |    1.689 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.692 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.395 (r) | SLOW    |   4.399 (r) | FAST    |    0.691 |
ddram_dqs_n[1]     |   14.704 (r) | SLOW    |   4.403 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.396 (r) | SLOW    |   4.401 (r) | FAST    |    0.692 |
ddram_dqs_p[1]     |   14.705 (r) | SLOW    |   4.405 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.396 (r) | SLOW    |   4.399 (r) | FAST    |    0.692 |
-------------------+--------------+---------+-------------+---------+----------+




