(
 (file_type "hdldirect.dat" "1.0" )
 (design_name "petscan" )
 (view "sch_1" )
 (modtime "verilog.v" 1107816090 305 )
 (timescale "1ns/1ns" )
 (cells )
 (global_signals 
  ("glbl" "VEE" "STD_LOGIC" "wire" "" "" ))
 (single_page 
  ("" ))
 (multiple_pages ))
