Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v1_00_a/devl/projnav/digilentspartan3espi/TB_InterfaceLct1407_isim_beh.exe -prj Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v1_00_a/devl/projnav/digilentspartan3espi/TB_InterfaceLct1407_beh.prj work.TB_InterfaceLct1407 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v1_00_a/devl/projnav/digilentspartan3espi/../../../hdl/vhdl/InterfaceLct1407.vhd" into library work
Parsing VHDL file "Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v1_00_a/devl/projnav/digilentspartan3espi/../../../hdl/vhdl/TB_InterfaceLct1407.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 72184 KB
Fuse CPU Usage: 70 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture arch of entity interfacelct1407 [interfacelct1407_default]
Compiling architecture behavior of entity tb_interfacelct1407
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3espi_v1_00_a/devl/projnav/digilentspartan3espi/TB_InterfaceLct1407_isim_beh.exe
Fuse Memory Usage: 77820 KB
Fuse CPU Usage: 90 ms
