Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 00:18:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_50/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.136        0.000                      0                 1005       -0.031       -0.220                     13                 1005        1.725        0.000                       0                  1006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.136        0.000                      0                 1005       -0.031       -0.220                     13                 1005        1.725        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.031ns,  Total Violation       -0.220ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 demux/sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.572ns (41.445%)  route 2.221ns (58.555%))
  Logic Levels:           14  (CARRY8=7 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 5.427 - 4.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.000ns, distribution 0.897ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.000ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, estimated)     0.897     1.858    demux/CLK
    SLICE_X108Y491       FDRE                                         r  demux/sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y491       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.937 r  demux/sel_reg[6]/Q
                         net (fo=60, estimated)       0.294     2.231    demux/sel[6]
    SLICE_X108Y490       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.390 r  demux/sel_reg[7]_i_6/CO[7]
                         net (fo=24, estimated)       0.299     2.689    demux/p_1_in[8]
    SLICE_X108Y487       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     2.727 r  demux/sel[7]_i_173/O
                         net (fo=1, routed)           0.013     2.740    demux/sel[7]_i_173_n_0
    SLICE_X108Y487       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     2.956 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.235     3.191    demux/CO[0]
    SLICE_X109Y488       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.242 r  demux/sel[7]_i_125/O
                         net (fo=1, routed)           0.009     3.251    demux/sel[7]_i_125_n_0
    SLICE_X109Y488       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.484 r  demux/sel_reg[7]_i_58/O[5]
                         net (fo=3, estimated)        0.181     3.665    demux/sel_reg[7]_i_58_n_10
    SLICE_X108Y488       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.716 r  demux/sel[7]_i_80/O
                         net (fo=2, estimated)        0.143     3.859    demux/sel[7]_i_80_n_0
    SLICE_X108Y488       LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     3.996 r  demux/sel[7]_i_40/O
                         net (fo=2, estimated)        0.145     4.141    demux/sel[7]_i_40_n_0
    SLICE_X110Y488       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  demux/sel[7]_i_48/O
                         net (fo=1, routed)           0.022     4.200    demux/sel[7]_i_48_n_0
    SLICE_X110Y488       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.359 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     4.385    demux/sel_reg[7]_i_21_n_0
    SLICE_X110Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.488 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.307     4.795    demux_n_28
    SLICE_X111Y490       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.889 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.186     5.075    demux/sel_reg[7]_i_5_0[1]
    SLICE_X109Y490       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.111 r  demux/sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.121    demux/sel[7]_i_8_n_0
    SLICE_X109Y490       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054     5.175 r  demux/sel_reg[7]_i_4/O[7]
                         net (fo=8, estimated)        0.292     5.467    demux/sel_reg[7]_i_4_n_8
    SLICE_X108Y492       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.592 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.059     5.651    demux/sel20_in[2]
    SLICE_X108Y492       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, estimated)     0.757     5.427    demux/CLK
    SLICE_X108Y492       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.370     5.797    
                         clock uncertainty           -0.035     5.762    
    SLICE_X108Y492       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.787    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 demux/genblk1[88].z_reg[88][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[88].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.762ns (routing 0.000ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.000ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, estimated)     0.762     1.432    demux/CLK
    SLICE_X104Y507       FDRE                                         r  demux/genblk1[88].z_reg[88][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y507       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.490 r  demux/genblk1[88].z_reg[88][6]/Q
                         net (fo=1, estimated)        0.076     1.566    genblk1[88].reg_in/D[6]
    SLICE_X103Y507       FDRE                                         r  genblk1[88].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1005, estimated)     0.902     1.863    genblk1[88].reg_in/CLK
    SLICE_X103Y507       FDRE                                         r  genblk1[88].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.328     1.535    
    SLICE_X103Y507       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.597    genblk1[88].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X101Y498  demux/genblk1[4].z_reg[4][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X110Y496  demux/genblk1[45].z_reg[45][0]/C



