/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [22:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_64z;
  wire [17:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_13z[0] ? celloutsig_0_27z : celloutsig_0_14z;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_0z[2] : celloutsig_0_2z;
  assign celloutsig_0_6z = celloutsig_0_3z[2] ? celloutsig_0_3z[5] : celloutsig_0_3z[4];
  assign celloutsig_1_1z = in_data[98] ? celloutsig_1_0z[1] : in_data[98];
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[129] : celloutsig_1_0z[2];
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_1z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_8z ? celloutsig_1_4z : celloutsig_1_8z;
  assign celloutsig_1_11z = celloutsig_1_4z ? celloutsig_1_9z[0] : celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_5z ? celloutsig_1_0z[8] : celloutsig_1_10z;
  assign celloutsig_0_12z = celloutsig_0_6z ? celloutsig_0_9z : celloutsig_0_10z;
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_5z[3] : celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_15z[11] ? celloutsig_0_7z[1] : celloutsig_0_12z;
  assign celloutsig_0_18z = celloutsig_0_9z ? celloutsig_0_13z[8] : celloutsig_0_0z[3];
  assign celloutsig_0_20z = celloutsig_0_13z[4] ? celloutsig_0_14z : celloutsig_0_0z[4];
  assign celloutsig_0_2z = celloutsig_0_0z[5] ? celloutsig_0_0z[0] : in_data[47];
  assign celloutsig_0_23z = celloutsig_0_3z[0] ? celloutsig_0_12z : celloutsig_0_3z[1];
  assign celloutsig_0_29z = ~(celloutsig_0_17z | celloutsig_0_5z[4]);
  assign celloutsig_0_30z = ~(celloutsig_0_0z[6] | celloutsig_0_7z[5]);
  assign celloutsig_0_31z = ~(celloutsig_0_13z[8] | celloutsig_0_28z);
  assign celloutsig_0_33z = ~(celloutsig_0_24z[6] | celloutsig_0_8z);
  assign celloutsig_0_51z = ~(celloutsig_0_4z | celloutsig_0_36z[3]);
  assign celloutsig_0_56z = ~(celloutsig_0_6z | celloutsig_0_51z);
  assign celloutsig_0_62z = ~(celloutsig_0_12z | celloutsig_0_28z);
  assign celloutsig_0_70z = ~(celloutsig_0_62z | celloutsig_0_62z);
  assign celloutsig_1_2z = ~(in_data[176] | in_data[111]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_0z[5]);
  assign celloutsig_1_4z = ~(in_data[144] | in_data[176]);
  assign celloutsig_0_8z = ~(celloutsig_0_6z | celloutsig_0_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z | celloutsig_1_10z);
  assign celloutsig_1_14z = ~(in_data[179] | celloutsig_1_12z);
  assign celloutsig_1_16z = ~(celloutsig_1_12z | celloutsig_1_1z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_3z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z | celloutsig_0_7z[6]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[5] | celloutsig_0_4z);
  assign celloutsig_0_1z = ~(in_data[59] | in_data[39]);
  assign celloutsig_0_17z = ~(in_data[27] | celloutsig_0_10z);
  assign celloutsig_0_19z = ~(celloutsig_0_11z | celloutsig_0_8z);
  assign celloutsig_0_21z = ~(in_data[67] | celloutsig_0_20z);
  assign celloutsig_0_27z = ~(celloutsig_0_18z | in_data[67]);
  assign celloutsig_0_28z = ~(celloutsig_0_19z | celloutsig_0_26z[3]);
  assign celloutsig_0_0z = in_data[56:49] % { 1'h1, in_data[78:72] };
  assign celloutsig_0_36z = { celloutsig_0_15z[7:1], celloutsig_0_32z } % { 1'h1, celloutsig_0_34z[12:8], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_13z[8:1], celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_21z } % { 1'h1, celloutsig_0_5z[13:12], celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_38z = celloutsig_0_5z[8:6] % { 1'h1, celloutsig_0_5z[6:5] };
  assign celloutsig_0_39z = { celloutsig_0_36z[6:0], celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_29z } % { 1'h1, celloutsig_0_22z[4:0], celloutsig_0_36z };
  assign celloutsig_0_64z = { celloutsig_0_0z[4:1], celloutsig_0_12z } % { 1'h1, celloutsig_0_54z[0], celloutsig_0_38z };
  assign celloutsig_0_7z = { in_data[16], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z };
  assign celloutsig_1_19z = { in_data[142:130], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_9z } % { 1'h1, celloutsig_1_0z[5], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_13z = celloutsig_0_5z[10:1] % { 1'h1, celloutsig_0_7z[7:0], celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:2] >> in_data[94:89];
  assign celloutsig_0_34z = { celloutsig_0_0z[7:6], celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_23z } >> { celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_35z = { in_data[73:71], celloutsig_0_6z, celloutsig_0_2z } >> { celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_47z = { celloutsig_0_26z[4:2], celloutsig_0_11z, celloutsig_0_19z } >> celloutsig_0_39z[4:0];
  assign celloutsig_0_54z = celloutsig_0_36z[7:1] >> { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_47z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } >> { celloutsig_0_0z[6:0], celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_24z[6:3], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_51z } >> celloutsig_0_15z[11:5];
  assign celloutsig_0_69z = { celloutsig_0_62z, celloutsig_0_32z, celloutsig_0_56z, celloutsig_0_64z, celloutsig_0_19z, celloutsig_0_7z } >> { celloutsig_0_37z[5:1], celloutsig_0_27z, celloutsig_0_55z, celloutsig_0_47z };
  assign celloutsig_1_9z = celloutsig_1_0z[8:5] >> { celloutsig_1_0z[4:2], celloutsig_1_8z };
  assign celloutsig_1_15z = in_data[175:166] >> { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[134:132], celloutsig_1_13z } >> { celloutsig_1_15z[8], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z } >> celloutsig_0_5z[6:0];
  assign celloutsig_0_24z = { celloutsig_0_5z[8:7], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_6z } >> { celloutsig_0_22z[4:0], celloutsig_0_1z, celloutsig_0_19z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[116:106];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_15z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_5z[1:0], celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_26z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_0z[5:2], celloutsig_0_14z };
  assign { out_data[131:128], out_data[116:96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
