
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 15.23

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.77 fmax = 209.51

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.76 source latency active_row[6][9]$_DFFE_PP_/CLK ^
  -0.74 target latency addr_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.11 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.42    1.03    0.71    1.83 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  1.03    0.01    1.83 ^ addr_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01    0.51 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    15    0.15    0.11    0.24    0.75 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.11    0.00    0.75 ^ addr_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.75   clock reconvergence pessimism
                          0.40    1.15   library removal time
                                  1.15   data required time
-----------------------------------------------------------------------------
                                  1.15   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: cmd_burst_len[3] (input port clocked by core_clock)
Endpoint: burst_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ cmd_burst_len[3] (in)
                                         cmd_burst_len[3] (net)
                  0.00    0.00    0.20 ^ input52/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.13    0.59    0.79 ^ input52/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net51 (net)
                  0.13    0.00    0.79 ^ _1350_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.08    0.07    0.86 v _1350_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0492_ (net)
                  0.08    0.00    0.86 v _1355_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.13    0.11    0.97 ^ _1355_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0183_ (net)
                  0.13    0.00    0.97 ^ burst_counter[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01    0.51 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    15    0.15    0.10    0.23    0.75 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.10    0.00    0.75 ^ burst_counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.75   clock reconvergence pessimism
                         -0.03    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[2]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.11 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.42    1.03    0.71    1.83 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  1.03    0.00    1.83 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.62    1.12    0.75    2.58 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.12    0.01    2.60 ^ cmd_reg[2]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.60   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.07    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50   20.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01   20.51 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23   20.74 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00   20.75 ^ cmd_reg[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.75   clock reconvergence pessimism
                         -0.34   20.41   library recovery time
                                 20.41   data required time
-----------------------------------------------------------------------------
                                 20.41   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                 17.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01    0.51 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23    0.74 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00    0.75 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.20    0.49    1.23 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.20    0.00    1.23 v _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    1.36 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    1.36 ^ _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.49    0.46    1.82 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.49    0.00    1.82 ^ _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    1.90 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.12    0.00    1.90 v _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.11    0.32    0.53    2.43 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.32    0.00    2.43 v _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    16    0.23    0.74    0.51    2.94 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.74    0.00    2.95 ^ _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    21    0.29    0.66    0.52    3.47 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.66    0.00    3.47 v _0966_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.13    0.41    3.88 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0273_ (net)
                  0.13    0.00    3.88 v _1222_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     7    0.07    0.13    0.25    4.13 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0392_ (net)
                  0.13    0.00    4.13 v _1228_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
    12    0.20    1.29    0.57    4.70 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0398_ (net)
                  1.29    0.00    4.70 ^ _1234_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.44    0.16    4.87 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0404_ (net)
                  0.44    0.00    4.87 v _1235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.25    0.23    5.10 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0405_ (net)
                  0.25    0.00    5.10 ^ _1236_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.31    0.16    5.26 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0406_ (net)
                  0.31    0.00    5.26 v _1237_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.13    5.39 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0155_ (net)
                  0.14    0.00    5.39 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.39   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.07    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50   20.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01   20.51 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.14    0.10    0.23   20.75 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.10    0.00   20.75 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.75   clock reconvergence pessimism
                         -0.13   20.61   library setup time
                                 20.61   data required time
-----------------------------------------------------------------------------
                                 20.61   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                 15.23   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[2]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold241/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold241/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net240 (net)
                  0.12    0.00    1.11 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    32    0.42    1.03    0.71    1.83 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net56 (net)
                  1.03    0.00    1.83 ^ place237/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.62    1.12    0.75    2.58 ^ place237/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net236 (net)
                  1.12    0.01    2.60 ^ cmd_reg[2]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.60   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.07    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50   20.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01   20.51 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23   20.74 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00   20.75 ^ cmd_reg[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   20.75   clock reconvergence pessimism
                         -0.34   20.41   library recovery time
                                 20.41   data required time
-----------------------------------------------------------------------------
                                 20.41   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                 17.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01    0.51 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.13    0.10    0.23    0.74 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.10    0.00    0.75 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.20    0.49    1.23 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.20    0.00    1.23 v _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    1.36 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    1.36 ^ _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.49    0.46    1.82 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.49    0.00    1.82 ^ _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    1.90 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.12    0.00    1.90 v _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.11    0.32    0.53    2.43 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.32    0.00    2.43 v _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    16    0.23    0.74    0.51    2.94 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.74    0.00    2.95 ^ _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    21    0.29    0.66    0.52    3.47 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.66    0.00    3.47 v _0966_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.13    0.41    3.88 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0273_ (net)
                  0.13    0.00    3.88 v _1222_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     7    0.07    0.13    0.25    4.13 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0392_ (net)
                  0.13    0.00    4.13 v _1228_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
    12    0.20    1.29    0.57    4.70 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0398_ (net)
                  1.29    0.00    4.70 ^ _1234_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.44    0.16    4.87 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0404_ (net)
                  0.44    0.00    4.87 v _1235_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.25    0.23    5.10 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0405_ (net)
                  0.25    0.00    5.10 ^ _1236_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.31    0.16    5.26 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0406_ (net)
                  0.31    0.00    5.26 v _1237_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.13    5.39 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0155_ (net)
                  0.14    0.00    5.39 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.39   data arrival time

                         20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock source latency
     1    0.07    0.00    0.00   20.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.79    0.72    0.50   20.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.72    0.01   20.51 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.14    0.10    0.23   20.75 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.10    0.00   20.75 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   20.75   clock reconvergence pessimism
                         -0.13   20.61   library setup time
                                 20.61   data required time
-----------------------------------------------------------------------------
                                 20.61   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                 15.23   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.5083948373794556

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5387

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.21006953716278076

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9416

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    0.74 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.75 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    1.23 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    1.36 ^ _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.46    1.82 ^ _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.90 v _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    2.43 v _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.51    2.94 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.53    3.47 v _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.41    3.88 v _0966_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.25    4.13 v _1222_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.57    4.70 ^ _1228_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.16    4.87 v _1234_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.23    5.10 ^ _1235_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.16    5.26 v _1236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.13    5.39 ^ _1237_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    5.39 ^ addr_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.39   data arrival time

  20.00   20.00   clock core_clock (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clk (in)
   0.50   20.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24   20.75 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   20.75 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   20.75   clock reconvergence pessimism
  -0.13   20.61   library setup time
          20.61   data required time
---------------------------------------------------------
          20.61   data required time
          -5.39   data arrival time
---------------------------------------------------------
          15.23   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[14]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[14]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    0.75 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.75 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    1.14 v refresh_counter[14]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.13    1.27 v _0948_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.27 v refresh_counter[14]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.27   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.50    0.50 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    0.75 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.75 ^ refresh_counter[14]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.75   clock reconvergence pessimism
   0.06    0.81   library hold time
           0.81   data required time
---------------------------------------------------------
           0.81   data required time
          -1.27   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.7456

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.7494

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.3873

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
15.2270

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
282.646224

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.51e-03   4.50e-06   1.49e-07   8.52e-03  30.9%
Combinational          2.01e-03   7.47e-04   2.53e-07   2.75e-03  10.0%
Clock                  1.16e-02   4.64e-03   3.55e-08   1.63e-02  59.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-02   5.40e-03   4.38e-07   2.76e-02 100.0%
                          80.4%      19.6%       0.0%
