#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8697808d80 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f86978057a0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f86978249d0_0 .var "a", 31 0;
v0x7f8697824a80_0 .var "b", 31 0;
v0x7f8697824b30_0 .var/i "mismatch_count", 31 0;
v0x7f8697824be0_0 .net "sum", 31 0, L_0x7f86978268c0;  1 drivers
S_0x7f8697808ef0 .scope module, "UUT" "top_module" 2 16, 3 18 0, S_0x7f8697808d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0x7f8697826960 .functor BUFZ 16, L_0x7f8697824d60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8697824250_0 .net *"_ivl_24", 15 0, L_0x7f8697826960;  1 drivers
v0x7f8697824310_0 .net "a", 31 0, v0x7f86978249d0_0;  1 drivers
v0x7f86978243b0_0 .net "b", 31 0, v0x7f8697824a80_0;  1 drivers
v0x7f8697824450_0 .net "cout1", 0 0, L_0x7f8697824ca0;  1 drivers
v0x7f8697824520_0 .net "cout2", 0 0, L_0x7f86978255b0;  1 drivers
v0x7f86978245f0_0 .net "cout3", 0 0, L_0x7f8697825d80;  1 drivers
v0x7f8697824680_0 .net "sum", 31 0, L_0x7f86978268c0;  alias, 1 drivers
v0x7f8697824710_0 .net "sum1", 15 0, L_0x7f8697824d60;  1 drivers
v0x7f86978247d0_0 .net "sum2", 15 0, L_0x7f8697825650;  1 drivers
v0x7f86978248e0_0 .net "sum3", 15 0, L_0x7f8697825e60;  1 drivers
L_0x7f86978253b0 .part v0x7f86978249d0_0, 0, 16;
L_0x7f8697825490 .part v0x7f8697824a80_0, 0, 16;
L_0x7f8697825c00 .part v0x7f86978249d0_0, 16, 16;
L_0x7f8697825ca0 .part v0x7f8697824a80_0, 16, 16;
L_0x7f86978263b0 .part v0x7f86978249d0_0, 16, 16;
L_0x7f8697826500 .part v0x7f8697824a80_0, 16, 16;
L_0x7f86978268c0 .concat8 [ 16 16 0 0], L_0x7f8697826960, L_0x7f86978266a0;
S_0x7f8697805b10 .scope module, "lower_half" "add16" 3 28, 3 1 0, S_0x7f8697808ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f8697a63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f86978127e0_0 .net *"_ivl_10", 0 0, L_0x7f8697a63050;  1 drivers
v0x7f8697821dd0_0 .net *"_ivl_11", 16 0, L_0x7f8697825100;  1 drivers
L_0x7f8697a63290 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8697821e80_0 .net *"_ivl_13", 16 0, L_0x7f8697a63290;  1 drivers
v0x7f8697821f40_0 .net *"_ivl_17", 16 0, L_0x7f8697825270;  1 drivers
v0x7f8697821ff0_0 .net *"_ivl_3", 16 0, L_0x7f8697824e80;  1 drivers
L_0x7f8697a63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f86978220e0_0 .net *"_ivl_6", 0 0, L_0x7f8697a63008;  1 drivers
v0x7f8697822190_0 .net *"_ivl_7", 16 0, L_0x7f8697824fc0;  1 drivers
v0x7f8697822240_0 .net "a", 15 0, L_0x7f86978253b0;  1 drivers
v0x7f86978222f0_0 .net "b", 15 0, L_0x7f8697825490;  1 drivers
L_0x7f8697a63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8697822400_0 .net "cin", 0 0, L_0x7f8697a63098;  1 drivers
v0x7f86978224a0_0 .net "cout", 0 0, L_0x7f8697824ca0;  alias, 1 drivers
v0x7f8697822540_0 .net "sum", 15 0, L_0x7f8697824d60;  alias, 1 drivers
L_0x7f8697824ca0 .part L_0x7f8697825270, 16, 1;
L_0x7f8697824d60 .part L_0x7f8697825270, 0, 16;
L_0x7f8697824e80 .concat [ 16 1 0 0], L_0x7f86978253b0, L_0x7f8697a63008;
L_0x7f8697824fc0 .concat [ 16 1 0 0], L_0x7f8697825490, L_0x7f8697a63050;
L_0x7f8697825100 .arith/sum 17, L_0x7f8697824e80, L_0x7f8697824fc0;
L_0x7f8697825270 .arith/sum 17, L_0x7f8697825100, L_0x7f8697a63290;
S_0x7f8697822670 .scope module, "select_upper" "mux2to1_16bit" 3 55, 3 7 0, S_0x7f8697808ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x7f8697822890_0 .net "in0", 15 0, L_0x7f8697825650;  alias, 1 drivers
v0x7f8697822920_0 .net "in1", 15 0, L_0x7f8697825e60;  alias, 1 drivers
v0x7f86978229b0_0 .net "out", 15 0, L_0x7f86978266a0;  1 drivers
v0x7f8697822a70_0 .net "sel", 0 0, L_0x7f8697824ca0;  alias, 1 drivers
L_0x7f86978266a0 .functor MUXZ 16, L_0x7f8697825650, L_0x7f8697825e60, L_0x7f8697824ca0, C4<>;
S_0x7f8697822b70 .scope module, "upper_half_cin0" "add16" 3 37, 3 1 0, S_0x7f8697808ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f8697a63128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8697822de0_0 .net *"_ivl_10", 0 0, L_0x7f8697a63128;  1 drivers
v0x7f8697822e90_0 .net *"_ivl_11", 16 0, L_0x7f8697825950;  1 drivers
L_0x7f8697a632d8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8697822f40_0 .net *"_ivl_13", 16 0, L_0x7f8697a632d8;  1 drivers
v0x7f8697823000_0 .net *"_ivl_17", 16 0, L_0x7f8697825ac0;  1 drivers
v0x7f86978230b0_0 .net *"_ivl_3", 16 0, L_0x7f8697825730;  1 drivers
L_0x7f8697a630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f86978231a0_0 .net *"_ivl_6", 0 0, L_0x7f8697a630e0;  1 drivers
v0x7f8697823250_0 .net *"_ivl_7", 16 0, L_0x7f8697825810;  1 drivers
v0x7f8697823300_0 .net "a", 15 0, L_0x7f8697825c00;  1 drivers
v0x7f86978233b0_0 .net "b", 15 0, L_0x7f8697825ca0;  1 drivers
L_0x7f8697a63170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f86978234c0_0 .net "cin", 0 0, L_0x7f8697a63170;  1 drivers
v0x7f8697823560_0 .net "cout", 0 0, L_0x7f86978255b0;  alias, 1 drivers
v0x7f8697823600_0 .net "sum", 15 0, L_0x7f8697825650;  alias, 1 drivers
L_0x7f86978255b0 .part L_0x7f8697825ac0, 16, 1;
L_0x7f8697825650 .part L_0x7f8697825ac0, 0, 16;
L_0x7f8697825730 .concat [ 16 1 0 0], L_0x7f8697825c00, L_0x7f8697a630e0;
L_0x7f8697825810 .concat [ 16 1 0 0], L_0x7f8697825ca0, L_0x7f8697a63128;
L_0x7f8697825950 .arith/sum 17, L_0x7f8697825730, L_0x7f8697825810;
L_0x7f8697825ac0 .arith/sum 17, L_0x7f8697825950, L_0x7f8697a632d8;
S_0x7f86978236f0 .scope module, "upper_half_cin1" "add16" 3 46, 3 1 0, S_0x7f8697808ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f8697a63200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8697823930_0 .net *"_ivl_10", 0 0, L_0x7f8697a63200;  1 drivers
v0x7f86978239f0_0 .net *"_ivl_11", 16 0, L_0x7f8697826100;  1 drivers
L_0x7f8697a63320 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8697823aa0_0 .net *"_ivl_13", 16 0, L_0x7f8697a63320;  1 drivers
v0x7f8697823b60_0 .net *"_ivl_17", 16 0, L_0x7f8697826270;  1 drivers
v0x7f8697823c10_0 .net *"_ivl_3", 16 0, L_0x7f8697825f40;  1 drivers
L_0x7f8697a631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8697823d00_0 .net *"_ivl_6", 0 0, L_0x7f8697a631b8;  1 drivers
v0x7f8697823db0_0 .net *"_ivl_7", 16 0, L_0x7f8697826020;  1 drivers
v0x7f8697823e60_0 .net "a", 15 0, L_0x7f86978263b0;  1 drivers
v0x7f8697823f10_0 .net "b", 15 0, L_0x7f8697826500;  1 drivers
L_0x7f8697a63248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8697824020_0 .net "cin", 0 0, L_0x7f8697a63248;  1 drivers
v0x7f86978240c0_0 .net "cout", 0 0, L_0x7f8697825d80;  alias, 1 drivers
v0x7f8697824160_0 .net "sum", 15 0, L_0x7f8697825e60;  alias, 1 drivers
L_0x7f8697825d80 .part L_0x7f8697826270, 16, 1;
L_0x7f8697825e60 .part L_0x7f8697826270, 0, 16;
L_0x7f8697825f40 .concat [ 16 1 0 0], L_0x7f86978263b0, L_0x7f8697a631b8;
L_0x7f8697826020 .concat [ 16 1 0 0], L_0x7f8697826500, L_0x7f8697a63200;
L_0x7f8697826100 .arith/sum 17, L_0x7f8697825f40, L_0x7f8697826020;
L_0x7f8697826270 .arith/sum 17, L_0x7f8697826100, L_0x7f8697a63320;
    .scope S_0x7f8697808d80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7f8697824be0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7f8697824be0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7f8697824be0_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7f8697824be0_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7f8697824be0_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7f8697824be0_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f86978249d0_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7f8697824a80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8697824be0_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7f8697824be0_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7f8697824b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8697824b30_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7f8697824b30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7f8697824b30_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_cseladd_0_tb.v";
    "Self-ask/modules/Module_cseladd.v";
