# universal-binary-counter-sv
An n-bit up-down binary counter with synchronous reset in SystemVerilog. If mode is 1 it counts up, else it counts down.
For a live demonstration of this project on EDA Playground [click here](https://edaplayground.com/x/8Ch_).
