$date
	Sat Oct 22 19:54:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#696193
b11000 !
1"
#696194
b11000 &
b11000 %
1$
#696195
0"
#696198
b1100 &
b1100 %
#696202
b110 &
b110 %
#696206
b11 &
b11 %
#696210
b1010 &
b1010 %
#696214
b101 &
b101 %
#696218
b10000 &
b10000 %
#696222
b1000 &
b1000 %
#696226
b100 &
b100 %
#696230
b10 &
b10 %
#696234
b1 &
b1 %
1#
#696238
b0 &
0#
b0 %
0$
#1638255
b10100 !
1"
#1638258
b10100 &
b10100 %
1$
#1638259
0"
#1638262
b1010 &
b1010 %
#1638266
b101 &
b101 %
#1638270
b10000 &
b10000 %
#1638274
b1000 &
b1000 %
#1638278
b100 &
b100 %
#1638282
b10 &
b10 %
#1638286
b1 &
1#
b1 %
#1638290
b0 &
b0 %
0#
0$
#2672975
b11110 !
1"
#2672978
b11110 &
b11110 %
1$
#2672979
0"
#2672982
b1111 &
b1111 %
#2672986
b101110 &
b101110 %
#2672990
b10111 &
b10111 %
#2672994
b1000110 &
b1000110 %
#2672998
b100011 &
b100011 %
#2673002
b1101010 &
b1101010 %
#2673006
b110101 &
b110101 %
#2673010
b10100000 &
b10100000 %
#2673014
b1010000 &
b1010000 %
#2673018
b101000 &
b101000 %
#2673022
b10100 &
b10100 %
#2673026
b1010 &
b1010 %
#2673030
b101 &
b101 %
#2673034
b10000 &
b10000 %
#2673038
b1000 &
b1000 %
#2673042
b100 &
b100 %
#2673046
b10 &
b10 %
#2673050
b1 &
b1 %
1#
#2673054
b0 &
0#
b0 %
0$
#4500012
