
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={15,0,rT,offset}                       Premise(F2)
	S3= ICache[addr]={15,0,rT,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F4)
	S7= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                     Premise(F5)
	S8= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                 Premise(F6)
	S9= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                     Premise(F7)
	S10= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F8)
	S11= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F24)
	S27= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F25)
	S28= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F26)
	S29= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F27)
	S30= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F28)
	S31= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F29)
	S32= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F30)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F31)
	S34= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_EX.Out=>FU.IR_EX                                    Premise(F34)
	S37= IR_ID.Out=>FU.IR_ID                                    Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S40= IMMSEXT.Out=>GPR.WData                                 Premise(F38)
	S41= IR_ID.Out20_16=>GPR.WReg                               Premise(F39)
	S42= IMMU.Addr=>IAddrReg.In                                 Premise(F40)
	S43= PC.Out=>ICache.IEA                                     Premise(F41)
	S44= ICache.IEA=addr                                        Path(S5,S43)
	S45= ICache.Hit=ICacheHit(addr)                             ICache-Search(S44)
	S46= ICache.Out={15,0,rT,offset}                            ICache-Search(S44,S3)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S45,S22)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S45,S33)
	S49= ICache.Out=>ICacheReg.In                               Premise(F42)
	S50= ICacheReg.In={15,0,rT,offset}                          Path(S46,S49)
	S51= IR_ID.Out15_0=>IMMSEXT.In                              Premise(F43)
	S52= PC.Out=>IMMU.IEA                                       Premise(F44)
	S53= IMMU.IEA=addr                                          Path(S5,S52)
	S54= CP0.ASID=>IMMU.PID                                     Premise(F45)
	S55= IMMU.PID=pid                                           Path(S4,S54)
	S56= IMMU.Addr={pid,addr}                                   IMMU-Search(S55,S53)
	S57= IAddrReg.In={pid,addr}                                 Path(S56,S42)
	S58= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S55,S53)
	S59= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S58,S23)
	S60= IR_MEM.Out=>IR_DMMU1.In                                Premise(F46)
	S61= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F47)
	S62= IR_ID.Out=>IR_EX.In                                    Premise(F48)
	S63= ICache.Out=>IR_ID.In                                   Premise(F49)
	S64= IR_ID.In={15,0,rT,offset}                              Path(S46,S63)
	S65= ICache.Out=>IR_IMMU.In                                 Premise(F50)
	S66= IR_IMMU.In={15,0,rT,offset}                            Path(S46,S65)
	S67= IR_EX.Out=>IR_MEM.In                                   Premise(F51)
	S68= IR_DMMU2.Out=>IR_WB.In                                 Premise(F52)
	S69= IR_MEM.Out=>IR_WB.In                                   Premise(F53)
	S70= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S71= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S72= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S73= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S74= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S75= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S76= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S77= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S78= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S79= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S80= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S81= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S82= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S83= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S84= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S85= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S86= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S87= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S88= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S89= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S90= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S91= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S92= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S93= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S94= CtrlICache=0                                           Premise(F78)
	S95= ICache[addr]={15,0,rT,offset}                          ICache-Hold(S3,S94)
	S96= CtrlIMMU=0                                             Premise(F79)
	S97= CtrlIR_DMMU1=0                                         Premise(F80)
	S98= CtrlIR_DMMU2=0                                         Premise(F81)
	S99= CtrlIR_EX=0                                            Premise(F82)
	S100= CtrlIR_ID=1                                           Premise(F83)
	S101= [IR_ID]={15,0,rT,offset}                              IR_ID-Write(S64,S100)
	S102= CtrlIR_IMMU=0                                         Premise(F84)
	S103= CtrlIR_MEM=0                                          Premise(F85)
	S104= CtrlIR_WB=0                                           Premise(F86)
	S105= CtrlGPR=0                                             Premise(F87)
	S106= CtrlIAddrReg=0                                        Premise(F88)
	S107= CtrlPC=0                                              Premise(F89)
	S108= CtrlPCInc=1                                           Premise(F90)
	S109= PC[Out]=addr+4                                        PC-Inc(S1,S107,S108)
	S110= PC[CIA]=addr                                          PC-Inc(S1,S107,S108)
	S111= CtrlIMem=0                                            Premise(F91)
	S112= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S2,S111)
	S113= CtrlICacheReg=0                                       Premise(F92)
	S114= CtrlASIDIn=0                                          Premise(F93)
	S115= CtrlCP0=0                                             Premise(F94)
	S116= CP0[ASID]=pid                                         CP0-Hold(S0,S115)
	S117= CtrlEPCIn=0                                           Premise(F95)
	S118= CtrlExCodeIn=0                                        Premise(F96)
	S119= CtrlIRMux=0                                           Premise(F97)

ID	S120= IR_ID.Out={15,0,rT,offset}                            IR-Out(S101)
	S121= IR_ID.Out31_26=15                                     IR-Out(S101)
	S122= IR_ID.Out25_21=0                                      IR-Out(S101)
	S123= IR_ID.Out20_16=rT                                     IR-Out(S101)
	S124= IR_ID.Out15_0=offset                                  IR-Out(S101)
	S125= PC.Out=addr+4                                         PC-Out(S109)
	S126= PC.CIA=addr                                           PC-Out(S110)
	S127= PC.CIA31_28=addr[31:28]                               PC-Out(S110)
	S128= CP0.ASID=pid                                          CP0-Read-ASID(S116)
	S129= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F192)
	S130= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F193)
	S131= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F194)
	S132= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F195)
	S133= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F196)
	S134= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F197)
	S135= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F198)
	S136= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F199)
	S137= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F200)
	S138= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F201)
	S139= FU.Bub_ID=>CU_ID.Bub                                  Premise(F202)
	S140= FU.Halt_ID=>CU_ID.Halt                                Premise(F203)
	S141= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F204)
	S142= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F205)
	S143= FU.Bub_IF=>CU_IF.Bub                                  Premise(F206)
	S144= FU.Halt_IF=>CU_IF.Halt                                Premise(F207)
	S145= ICache.Hit=>CU_IF.ICacheHit                           Premise(F208)
	S146= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F209)
	S147= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F210)
	S148= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F211)
	S149= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F212)
	S150= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F213)
	S151= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F214)
	S152= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F215)
	S153= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F216)
	S154= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F217)
	S155= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F218)
	S156= ICache.Hit=>FU.ICacheHit                              Premise(F219)
	S157= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F220)
	S158= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F221)
	S159= IR_EX.Out=>FU.IR_EX                                   Premise(F222)
	S160= IR_ID.Out=>FU.IR_ID                                   Premise(F223)
	S161= FU.IR_ID={15,0,rT,offset}                             Path(S120,S160)
	S162= IR_MEM.Out=>FU.IR_MEM                                 Premise(F224)
	S163= IR_WB.Out=>FU.IR_WB                                   Premise(F225)
	S164= FU.InID1_RReg=5'b00000                                Premise(F226)
	S165= FU.InID2_RReg=5'b00000                                Premise(F227)
	S166= IMMSEXT.Out=>GPR.WData                                Premise(F228)
	S167= IR_ID.Out20_16=>GPR.WReg                              Premise(F229)
	S168= GPR.WReg=rT                                           Path(S123,S167)
	S169= IMMU.Addr=>IAddrReg.In                                Premise(F230)
	S170= PC.Out=>ICache.IEA                                    Premise(F231)
	S171= ICache.IEA=addr+4                                     Path(S125,S170)
	S172= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S171)
	S173= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S172,S145)
	S174= FU.ICacheHit=ICacheHit(addr+4)                        Path(S172,S156)
	S175= ICache.Out=>ICacheReg.In                              Premise(F232)
	S176= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F233)
	S177= IMMSEXT.In=offset                                     Path(S124,S176)
	S178= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S177)
	S179= GPR.WData={offset,16{0}}                              Path(S178,S166)
	S180= PC.Out=>IMMU.IEA                                      Premise(F234)
	S181= IMMU.IEA=addr+4                                       Path(S125,S180)
	S182= CP0.ASID=>IMMU.PID                                    Premise(F235)
	S183= IMMU.PID=pid                                          Path(S128,S182)
	S184= IMMU.Addr={pid,addr+4}                                IMMU-Search(S183,S181)
	S185= IAddrReg.In={pid,addr+4}                              Path(S184,S169)
	S186= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S183,S181)
	S187= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S186,S146)
	S188= IR_MEM.Out=>IR_DMMU1.In                               Premise(F236)
	S189= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F237)
	S190= IR_ID.Out=>IR_EX.In                                   Premise(F238)
	S191= IR_EX.In={15,0,rT,offset}                             Path(S120,S190)
	S192= ICache.Out=>IR_ID.In                                  Premise(F239)
	S193= ICache.Out=>IR_IMMU.In                                Premise(F240)
	S194= IR_EX.Out=>IR_MEM.In                                  Premise(F241)
	S195= IR_DMMU2.Out=>IR_WB.In                                Premise(F242)
	S196= IR_MEM.Out=>IR_WB.In                                  Premise(F243)
	S197= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F244)
	S198= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F245)
	S199= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F246)
	S200= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F247)
	S201= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F248)
	S202= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F249)
	S203= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F250)
	S204= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F251)
	S205= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F252)
	S206= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F253)
	S207= IR_EX.Out31_26=>CU_EX.Op                              Premise(F254)
	S208= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F255)
	S209= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F256)
	S210= CU_ID.IRFunc1=rT                                      Path(S123,S209)
	S211= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F257)
	S212= CU_ID.IRFunc2=0                                       Path(S122,S211)
	S213= IR_ID.Out31_26=>CU_ID.Op                              Premise(F258)
	S214= CU_ID.Op=15                                           Path(S121,S213)
	S215= CU_ID.Func=alu_add                                    CU_ID(S214)
	S216= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F259)
	S217= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F260)
	S218= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F261)
	S219= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F262)
	S220= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F263)
	S221= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F264)
	S222= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F265)
	S223= IR_WB.Out31_26=>CU_WB.Op                              Premise(F266)
	S224= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F267)
	S225= CtrlICache=0                                          Premise(F268)
	S226= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S95,S225)
	S227= CtrlIMMU=0                                            Premise(F269)
	S228= CtrlIR_DMMU1=0                                        Premise(F270)
	S229= CtrlIR_DMMU2=0                                        Premise(F271)
	S230= CtrlIR_EX=1                                           Premise(F272)
	S231= [IR_EX]={15,0,rT,offset}                              IR_EX-Write(S191,S230)
	S232= CtrlIR_ID=0                                           Premise(F273)
	S233= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S101,S232)
	S234= CtrlIR_IMMU=0                                         Premise(F274)
	S235= CtrlIR_MEM=0                                          Premise(F275)
	S236= CtrlIR_WB=0                                           Premise(F276)
	S237= CtrlGPR=1                                             Premise(F277)
	S238= GPR[rT]={offset,16{0}}                                GPR-Write(S168,S179,S237)
	S239= CtrlIAddrReg=0                                        Premise(F278)
	S240= CtrlPC=0                                              Premise(F279)
	S241= CtrlPCInc=0                                           Premise(F280)
	S242= PC[CIA]=addr                                          PC-Hold(S110,S241)
	S243= PC[Out]=addr+4                                        PC-Hold(S109,S240,S241)
	S244= CtrlIMem=0                                            Premise(F281)
	S245= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S112,S244)
	S246= CtrlICacheReg=0                                       Premise(F282)
	S247= CtrlASIDIn=0                                          Premise(F283)
	S248= CtrlCP0=0                                             Premise(F284)
	S249= CP0[ASID]=pid                                         CP0-Hold(S116,S248)
	S250= CtrlEPCIn=0                                           Premise(F285)
	S251= CtrlExCodeIn=0                                        Premise(F286)
	S252= CtrlIRMux=0                                           Premise(F287)

EX	S253= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S231)
	S254= IR_EX.Out31_26=15                                     IR_EX-Out(S231)
	S255= IR_EX.Out25_21=0                                      IR_EX-Out(S231)
	S256= IR_EX.Out20_16=rT                                     IR_EX-Out(S231)
	S257= IR_EX.Out15_0=offset                                  IR_EX-Out(S231)
	S258= IR_ID.Out={15,0,rT,offset}                            IR-Out(S233)
	S259= IR_ID.Out31_26=15                                     IR-Out(S233)
	S260= IR_ID.Out25_21=0                                      IR-Out(S233)
	S261= IR_ID.Out20_16=rT                                     IR-Out(S233)
	S262= IR_ID.Out15_0=offset                                  IR-Out(S233)
	S263= PC.CIA=addr                                           PC-Out(S242)
	S264= PC.CIA31_28=addr[31:28]                               PC-Out(S242)
	S265= PC.Out=addr+4                                         PC-Out(S243)
	S266= CP0.ASID=pid                                          CP0-Read-ASID(S249)
	S267= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F288)
	S268= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F289)
	S269= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F290)
	S270= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F291)
	S271= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F292)
	S272= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F293)
	S273= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F294)
	S274= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F295)
	S275= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F296)
	S276= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F297)
	S277= FU.Bub_ID=>CU_ID.Bub                                  Premise(F298)
	S278= FU.Halt_ID=>CU_ID.Halt                                Premise(F299)
	S279= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F300)
	S280= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F301)
	S281= FU.Bub_IF=>CU_IF.Bub                                  Premise(F302)
	S282= FU.Halt_IF=>CU_IF.Halt                                Premise(F303)
	S283= ICache.Hit=>CU_IF.ICacheHit                           Premise(F304)
	S284= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F305)
	S285= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F306)
	S286= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F307)
	S287= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F308)
	S288= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F309)
	S289= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F310)
	S290= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F311)
	S291= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F312)
	S292= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F313)
	S293= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F314)
	S294= ICache.Hit=>FU.ICacheHit                              Premise(F315)
	S295= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F316)
	S296= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F317)
	S297= IR_EX.Out=>FU.IR_EX                                   Premise(F318)
	S298= FU.IR_EX={15,0,rT,offset}                             Path(S253,S297)
	S299= IR_ID.Out=>FU.IR_ID                                   Premise(F319)
	S300= FU.IR_ID={15,0,rT,offset}                             Path(S258,S299)
	S301= IR_MEM.Out=>FU.IR_MEM                                 Premise(F320)
	S302= IR_WB.Out=>FU.IR_WB                                   Premise(F321)
	S303= FU.InEX_WReg=5'b00000                                 Premise(F322)
	S304= IMMSEXT.Out=>GPR.WData                                Premise(F323)
	S305= IR_ID.Out20_16=>GPR.WReg                              Premise(F324)
	S306= GPR.WReg=rT                                           Path(S261,S305)
	S307= IMMU.Addr=>IAddrReg.In                                Premise(F325)
	S308= PC.Out=>ICache.IEA                                    Premise(F326)
	S309= ICache.IEA=addr+4                                     Path(S265,S308)
	S310= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S309)
	S311= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S310,S283)
	S312= FU.ICacheHit=ICacheHit(addr+4)                        Path(S310,S294)
	S313= ICache.Out=>ICacheReg.In                              Premise(F327)
	S314= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F328)
	S315= IMMSEXT.In=offset                                     Path(S262,S314)
	S316= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S315)
	S317= GPR.WData={offset,16{0}}                              Path(S316,S304)
	S318= PC.Out=>IMMU.IEA                                      Premise(F329)
	S319= IMMU.IEA=addr+4                                       Path(S265,S318)
	S320= CP0.ASID=>IMMU.PID                                    Premise(F330)
	S321= IMMU.PID=pid                                          Path(S266,S320)
	S322= IMMU.Addr={pid,addr+4}                                IMMU-Search(S321,S319)
	S323= IAddrReg.In={pid,addr+4}                              Path(S322,S307)
	S324= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S321,S319)
	S325= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S324,S284)
	S326= IR_MEM.Out=>IR_DMMU1.In                               Premise(F331)
	S327= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F332)
	S328= IR_ID.Out=>IR_EX.In                                   Premise(F333)
	S329= IR_EX.In={15,0,rT,offset}                             Path(S258,S328)
	S330= ICache.Out=>IR_ID.In                                  Premise(F334)
	S331= ICache.Out=>IR_IMMU.In                                Premise(F335)
	S332= IR_EX.Out=>IR_MEM.In                                  Premise(F336)
	S333= IR_MEM.In={15,0,rT,offset}                            Path(S253,S332)
	S334= IR_DMMU2.Out=>IR_WB.In                                Premise(F337)
	S335= IR_MEM.Out=>IR_WB.In                                  Premise(F338)
	S336= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F339)
	S337= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F340)
	S338= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F341)
	S339= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F342)
	S340= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F343)
	S341= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F344)
	S342= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F345)
	S343= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F346)
	S344= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F347)
	S345= CU_EX.IRFunc1=rT                                      Path(S256,S344)
	S346= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F348)
	S347= CU_EX.IRFunc2=0                                       Path(S255,S346)
	S348= IR_EX.Out31_26=>CU_EX.Op                              Premise(F349)
	S349= CU_EX.Op=15                                           Path(S254,S348)
	S350= CU_EX.Func=alu_add                                    CU_EX(S349)
	S351= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F350)
	S352= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F351)
	S353= CU_ID.IRFunc1=rT                                      Path(S261,S352)
	S354= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F352)
	S355= CU_ID.IRFunc2=0                                       Path(S260,S354)
	S356= IR_ID.Out31_26=>CU_ID.Op                              Premise(F353)
	S357= CU_ID.Op=15                                           Path(S259,S356)
	S358= CU_ID.Func=alu_add                                    CU_ID(S357)
	S359= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F354)
	S360= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F355)
	S361= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F356)
	S362= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F357)
	S363= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F358)
	S364= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F359)
	S365= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F360)
	S366= IR_WB.Out31_26=>CU_WB.Op                              Premise(F361)
	S367= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F362)
	S368= CtrlICache=0                                          Premise(F363)
	S369= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S226,S368)
	S370= CtrlIMMU=0                                            Premise(F364)
	S371= CtrlIR_DMMU1=0                                        Premise(F365)
	S372= CtrlIR_DMMU2=0                                        Premise(F366)
	S373= CtrlIR_EX=0                                           Premise(F367)
	S374= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S231,S373)
	S375= CtrlIR_ID=0                                           Premise(F368)
	S376= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S233,S375)
	S377= CtrlIR_IMMU=0                                         Premise(F369)
	S378= CtrlIR_MEM=1                                          Premise(F370)
	S379= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Write(S333,S378)
	S380= CtrlIR_WB=0                                           Premise(F371)
	S381= CtrlGPR=0                                             Premise(F372)
	S382= GPR[rT]={offset,16{0}}                                GPR-Hold(S238,S381)
	S383= CtrlIAddrReg=0                                        Premise(F373)
	S384= CtrlPC=0                                              Premise(F374)
	S385= CtrlPCInc=0                                           Premise(F375)
	S386= PC[CIA]=addr                                          PC-Hold(S242,S385)
	S387= PC[Out]=addr+4                                        PC-Hold(S243,S384,S385)
	S388= CtrlIMem=0                                            Premise(F376)
	S389= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S245,S388)
	S390= CtrlICacheReg=0                                       Premise(F377)
	S391= CtrlASIDIn=0                                          Premise(F378)
	S392= CtrlCP0=0                                             Premise(F379)
	S393= CP0[ASID]=pid                                         CP0-Hold(S249,S392)
	S394= CtrlEPCIn=0                                           Premise(F380)
	S395= CtrlExCodeIn=0                                        Premise(F381)
	S396= CtrlIRMux=0                                           Premise(F382)

MEM	S397= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S374)
	S398= IR_EX.Out31_26=15                                     IR_EX-Out(S374)
	S399= IR_EX.Out25_21=0                                      IR_EX-Out(S374)
	S400= IR_EX.Out20_16=rT                                     IR_EX-Out(S374)
	S401= IR_EX.Out15_0=offset                                  IR_EX-Out(S374)
	S402= IR_ID.Out={15,0,rT,offset}                            IR-Out(S376)
	S403= IR_ID.Out31_26=15                                     IR-Out(S376)
	S404= IR_ID.Out25_21=0                                      IR-Out(S376)
	S405= IR_ID.Out20_16=rT                                     IR-Out(S376)
	S406= IR_ID.Out15_0=offset                                  IR-Out(S376)
	S407= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S379)
	S408= IR_MEM.Out31_26=15                                    IR_MEM-Out(S379)
	S409= IR_MEM.Out25_21=0                                     IR_MEM-Out(S379)
	S410= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S379)
	S411= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S379)
	S412= PC.CIA=addr                                           PC-Out(S386)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S386)
	S414= PC.Out=addr+4                                         PC-Out(S387)
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S393)
	S416= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F383)
	S417= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F384)
	S418= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F385)
	S419= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F386)
	S420= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F387)
	S421= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F388)
	S422= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F389)
	S423= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F390)
	S424= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F391)
	S425= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F392)
	S426= FU.Bub_ID=>CU_ID.Bub                                  Premise(F393)
	S427= FU.Halt_ID=>CU_ID.Halt                                Premise(F394)
	S428= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F395)
	S429= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F396)
	S430= FU.Bub_IF=>CU_IF.Bub                                  Premise(F397)
	S431= FU.Halt_IF=>CU_IF.Halt                                Premise(F398)
	S432= ICache.Hit=>CU_IF.ICacheHit                           Premise(F399)
	S433= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F400)
	S434= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F401)
	S435= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F402)
	S436= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F403)
	S437= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F404)
	S438= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F405)
	S439= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F406)
	S440= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F407)
	S441= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F408)
	S442= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F409)
	S443= ICache.Hit=>FU.ICacheHit                              Premise(F410)
	S444= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F411)
	S445= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F412)
	S446= IR_EX.Out=>FU.IR_EX                                   Premise(F413)
	S447= FU.IR_EX={15,0,rT,offset}                             Path(S397,S446)
	S448= IR_ID.Out=>FU.IR_ID                                   Premise(F414)
	S449= FU.IR_ID={15,0,rT,offset}                             Path(S402,S448)
	S450= IR_MEM.Out=>FU.IR_MEM                                 Premise(F415)
	S451= FU.IR_MEM={15,0,rT,offset}                            Path(S407,S450)
	S452= IR_WB.Out=>FU.IR_WB                                   Premise(F416)
	S453= FU.InMEM_WReg=5'b00000                                Premise(F417)
	S454= IMMSEXT.Out=>GPR.WData                                Premise(F418)
	S455= IR_ID.Out20_16=>GPR.WReg                              Premise(F419)
	S456= GPR.WReg=rT                                           Path(S405,S455)
	S457= IMMU.Addr=>IAddrReg.In                                Premise(F420)
	S458= PC.Out=>ICache.IEA                                    Premise(F421)
	S459= ICache.IEA=addr+4                                     Path(S414,S458)
	S460= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S459)
	S461= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S460,S432)
	S462= FU.ICacheHit=ICacheHit(addr+4)                        Path(S460,S443)
	S463= ICache.Out=>ICacheReg.In                              Premise(F422)
	S464= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F423)
	S465= IMMSEXT.In=offset                                     Path(S406,S464)
	S466= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S465)
	S467= GPR.WData={offset,16{0}}                              Path(S466,S454)
	S468= PC.Out=>IMMU.IEA                                      Premise(F424)
	S469= IMMU.IEA=addr+4                                       Path(S414,S468)
	S470= CP0.ASID=>IMMU.PID                                    Premise(F425)
	S471= IMMU.PID=pid                                          Path(S415,S470)
	S472= IMMU.Addr={pid,addr+4}                                IMMU-Search(S471,S469)
	S473= IAddrReg.In={pid,addr+4}                              Path(S472,S457)
	S474= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S471,S469)
	S475= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S474,S433)
	S476= IR_MEM.Out=>IR_DMMU1.In                               Premise(F426)
	S477= IR_DMMU1.In={15,0,rT,offset}                          Path(S407,S476)
	S478= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F427)
	S479= IR_ID.Out=>IR_EX.In                                   Premise(F428)
	S480= IR_EX.In={15,0,rT,offset}                             Path(S402,S479)
	S481= ICache.Out=>IR_ID.In                                  Premise(F429)
	S482= ICache.Out=>IR_IMMU.In                                Premise(F430)
	S483= IR_EX.Out=>IR_MEM.In                                  Premise(F431)
	S484= IR_MEM.In={15,0,rT,offset}                            Path(S397,S483)
	S485= IR_DMMU2.Out=>IR_WB.In                                Premise(F432)
	S486= IR_MEM.Out=>IR_WB.In                                  Premise(F433)
	S487= IR_WB.In={15,0,rT,offset}                             Path(S407,S486)
	S488= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F434)
	S489= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F435)
	S490= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F436)
	S491= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F437)
	S492= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F438)
	S493= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F439)
	S494= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F440)
	S495= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F441)
	S496= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F442)
	S497= CU_EX.IRFunc1=rT                                      Path(S400,S496)
	S498= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F443)
	S499= CU_EX.IRFunc2=0                                       Path(S399,S498)
	S500= IR_EX.Out31_26=>CU_EX.Op                              Premise(F444)
	S501= CU_EX.Op=15                                           Path(S398,S500)
	S502= CU_EX.Func=alu_add                                    CU_EX(S501)
	S503= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F445)
	S504= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F446)
	S505= CU_ID.IRFunc1=rT                                      Path(S405,S504)
	S506= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F447)
	S507= CU_ID.IRFunc2=0                                       Path(S404,S506)
	S508= IR_ID.Out31_26=>CU_ID.Op                              Premise(F448)
	S509= CU_ID.Op=15                                           Path(S403,S508)
	S510= CU_ID.Func=alu_add                                    CU_ID(S509)
	S511= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F449)
	S512= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F450)
	S513= CU_MEM.IRFunc1=rT                                     Path(S410,S512)
	S514= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F451)
	S515= CU_MEM.IRFunc2=0                                      Path(S409,S514)
	S516= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F452)
	S517= CU_MEM.Op=15                                          Path(S408,S516)
	S518= CU_MEM.Func=alu_add                                   CU_MEM(S517)
	S519= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F453)
	S520= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F454)
	S521= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F455)
	S522= IR_WB.Out31_26=>CU_WB.Op                              Premise(F456)
	S523= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F457)
	S524= CtrlICache=0                                          Premise(F458)
	S525= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S369,S524)
	S526= CtrlIMMU=0                                            Premise(F459)
	S527= CtrlIR_DMMU1=1                                        Premise(F460)
	S528= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Write(S477,S527)
	S529= CtrlIR_DMMU2=0                                        Premise(F461)
	S530= CtrlIR_EX=0                                           Premise(F462)
	S531= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S374,S530)
	S532= CtrlIR_ID=0                                           Premise(F463)
	S533= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S376,S532)
	S534= CtrlIR_IMMU=0                                         Premise(F464)
	S535= CtrlIR_MEM=0                                          Premise(F465)
	S536= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S379,S535)
	S537= CtrlIR_WB=1                                           Premise(F466)
	S538= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S487,S537)
	S539= CtrlGPR=0                                             Premise(F467)
	S540= GPR[rT]={offset,16{0}}                                GPR-Hold(S382,S539)
	S541= CtrlIAddrReg=0                                        Premise(F468)
	S542= CtrlPC=0                                              Premise(F469)
	S543= CtrlPCInc=0                                           Premise(F470)
	S544= PC[CIA]=addr                                          PC-Hold(S386,S543)
	S545= PC[Out]=addr+4                                        PC-Hold(S387,S542,S543)
	S546= CtrlIMem=0                                            Premise(F471)
	S547= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S389,S546)
	S548= CtrlICacheReg=0                                       Premise(F472)
	S549= CtrlASIDIn=0                                          Premise(F473)
	S550= CtrlCP0=0                                             Premise(F474)
	S551= CP0[ASID]=pid                                         CP0-Hold(S393,S550)
	S552= CtrlEPCIn=0                                           Premise(F475)
	S553= CtrlExCodeIn=0                                        Premise(F476)
	S554= CtrlIRMux=0                                           Premise(F477)

DMMU1	S555= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S528)
	S556= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S528)
	S557= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S528)
	S558= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S528)
	S559= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S528)
	S560= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S531)
	S561= IR_EX.Out31_26=15                                     IR_EX-Out(S531)
	S562= IR_EX.Out25_21=0                                      IR_EX-Out(S531)
	S563= IR_EX.Out20_16=rT                                     IR_EX-Out(S531)
	S564= IR_EX.Out15_0=offset                                  IR_EX-Out(S531)
	S565= IR_ID.Out={15,0,rT,offset}                            IR-Out(S533)
	S566= IR_ID.Out31_26=15                                     IR-Out(S533)
	S567= IR_ID.Out25_21=0                                      IR-Out(S533)
	S568= IR_ID.Out20_16=rT                                     IR-Out(S533)
	S569= IR_ID.Out15_0=offset                                  IR-Out(S533)
	S570= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S536)
	S571= IR_MEM.Out31_26=15                                    IR_MEM-Out(S536)
	S572= IR_MEM.Out25_21=0                                     IR_MEM-Out(S536)
	S573= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S536)
	S574= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S536)
	S575= IR_WB.Out={15,0,rT,offset}                            IR-Out(S538)
	S576= IR_WB.Out31_26=15                                     IR-Out(S538)
	S577= IR_WB.Out25_21=0                                      IR-Out(S538)
	S578= IR_WB.Out20_16=rT                                     IR-Out(S538)
	S579= IR_WB.Out15_0=offset                                  IR-Out(S538)
	S580= PC.CIA=addr                                           PC-Out(S544)
	S581= PC.CIA31_28=addr[31:28]                               PC-Out(S544)
	S582= PC.Out=addr+4                                         PC-Out(S545)
	S583= CP0.ASID=pid                                          CP0-Read-ASID(S551)
	S584= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F478)
	S585= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F479)
	S586= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F480)
	S587= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F481)
	S588= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F482)
	S589= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F483)
	S590= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F484)
	S591= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F485)
	S592= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F486)
	S593= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F487)
	S594= FU.Bub_ID=>CU_ID.Bub                                  Premise(F488)
	S595= FU.Halt_ID=>CU_ID.Halt                                Premise(F489)
	S596= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F490)
	S597= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F491)
	S598= FU.Bub_IF=>CU_IF.Bub                                  Premise(F492)
	S599= FU.Halt_IF=>CU_IF.Halt                                Premise(F493)
	S600= ICache.Hit=>CU_IF.ICacheHit                           Premise(F494)
	S601= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F495)
	S602= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F496)
	S603= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F497)
	S604= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F498)
	S605= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F499)
	S606= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F500)
	S607= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F501)
	S608= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F502)
	S609= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F503)
	S610= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F504)
	S611= ICache.Hit=>FU.ICacheHit                              Premise(F505)
	S612= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F506)
	S613= FU.IR_DMMU1={15,0,rT,offset}                          Path(S555,S612)
	S614= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F507)
	S615= IR_EX.Out=>FU.IR_EX                                   Premise(F508)
	S616= FU.IR_EX={15,0,rT,offset}                             Path(S560,S615)
	S617= IR_ID.Out=>FU.IR_ID                                   Premise(F509)
	S618= FU.IR_ID={15,0,rT,offset}                             Path(S565,S617)
	S619= IR_MEM.Out=>FU.IR_MEM                                 Premise(F510)
	S620= FU.IR_MEM={15,0,rT,offset}                            Path(S570,S619)
	S621= IR_WB.Out=>FU.IR_WB                                   Premise(F511)
	S622= FU.IR_WB={15,0,rT,offset}                             Path(S575,S621)
	S623= FU.InDMMU1_WReg=5'b00000                              Premise(F512)
	S624= IMMSEXT.Out=>GPR.WData                                Premise(F513)
	S625= IR_ID.Out20_16=>GPR.WReg                              Premise(F514)
	S626= GPR.WReg=rT                                           Path(S568,S625)
	S627= IMMU.Addr=>IAddrReg.In                                Premise(F515)
	S628= PC.Out=>ICache.IEA                                    Premise(F516)
	S629= ICache.IEA=addr+4                                     Path(S582,S628)
	S630= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S629)
	S631= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S630,S600)
	S632= FU.ICacheHit=ICacheHit(addr+4)                        Path(S630,S611)
	S633= ICache.Out=>ICacheReg.In                              Premise(F517)
	S634= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F518)
	S635= IMMSEXT.In=offset                                     Path(S569,S634)
	S636= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S635)
	S637= GPR.WData={offset,16{0}}                              Path(S636,S624)
	S638= PC.Out=>IMMU.IEA                                      Premise(F519)
	S639= IMMU.IEA=addr+4                                       Path(S582,S638)
	S640= CP0.ASID=>IMMU.PID                                    Premise(F520)
	S641= IMMU.PID=pid                                          Path(S583,S640)
	S642= IMMU.Addr={pid,addr+4}                                IMMU-Search(S641,S639)
	S643= IAddrReg.In={pid,addr+4}                              Path(S642,S627)
	S644= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S641,S639)
	S645= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S644,S601)
	S646= IR_MEM.Out=>IR_DMMU1.In                               Premise(F521)
	S647= IR_DMMU1.In={15,0,rT,offset}                          Path(S570,S646)
	S648= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F522)
	S649= IR_DMMU2.In={15,0,rT,offset}                          Path(S555,S648)
	S650= IR_ID.Out=>IR_EX.In                                   Premise(F523)
	S651= IR_EX.In={15,0,rT,offset}                             Path(S565,S650)
	S652= ICache.Out=>IR_ID.In                                  Premise(F524)
	S653= ICache.Out=>IR_IMMU.In                                Premise(F525)
	S654= IR_EX.Out=>IR_MEM.In                                  Premise(F526)
	S655= IR_MEM.In={15,0,rT,offset}                            Path(S560,S654)
	S656= IR_DMMU2.Out=>IR_WB.In                                Premise(F527)
	S657= IR_MEM.Out=>IR_WB.In                                  Premise(F528)
	S658= IR_WB.In={15,0,rT,offset}                             Path(S570,S657)
	S659= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F529)
	S660= CU_DMMU1.IRFunc1=rT                                   Path(S558,S659)
	S661= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F530)
	S662= CU_DMMU1.IRFunc2=0                                    Path(S557,S661)
	S663= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F531)
	S664= CU_DMMU1.Op=15                                        Path(S556,S663)
	S665= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S664)
	S666= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F532)
	S667= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F533)
	S668= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F534)
	S669= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F535)
	S670= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F536)
	S671= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F537)
	S672= CU_EX.IRFunc1=rT                                      Path(S563,S671)
	S673= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F538)
	S674= CU_EX.IRFunc2=0                                       Path(S562,S673)
	S675= IR_EX.Out31_26=>CU_EX.Op                              Premise(F539)
	S676= CU_EX.Op=15                                           Path(S561,S675)
	S677= CU_EX.Func=alu_add                                    CU_EX(S676)
	S678= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F540)
	S679= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F541)
	S680= CU_ID.IRFunc1=rT                                      Path(S568,S679)
	S681= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F542)
	S682= CU_ID.IRFunc2=0                                       Path(S567,S681)
	S683= IR_ID.Out31_26=>CU_ID.Op                              Premise(F543)
	S684= CU_ID.Op=15                                           Path(S566,S683)
	S685= CU_ID.Func=alu_add                                    CU_ID(S684)
	S686= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F544)
	S687= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F545)
	S688= CU_MEM.IRFunc1=rT                                     Path(S573,S687)
	S689= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F546)
	S690= CU_MEM.IRFunc2=0                                      Path(S572,S689)
	S691= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F547)
	S692= CU_MEM.Op=15                                          Path(S571,S691)
	S693= CU_MEM.Func=alu_add                                   CU_MEM(S692)
	S694= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F548)
	S695= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F549)
	S696= CU_WB.IRFunc1=rT                                      Path(S578,S695)
	S697= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F550)
	S698= CU_WB.IRFunc2=0                                       Path(S577,S697)
	S699= IR_WB.Out31_26=>CU_WB.Op                              Premise(F551)
	S700= CU_WB.Op=15                                           Path(S576,S699)
	S701= CU_WB.Func=alu_add                                    CU_WB(S700)
	S702= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F552)
	S703= CtrlICache=0                                          Premise(F553)
	S704= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S525,S703)
	S705= CtrlIMMU=0                                            Premise(F554)
	S706= CtrlIR_DMMU1=0                                        Premise(F555)
	S707= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S528,S706)
	S708= CtrlIR_DMMU2=1                                        Premise(F556)
	S709= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Write(S649,S708)
	S710= CtrlIR_EX=0                                           Premise(F557)
	S711= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S531,S710)
	S712= CtrlIR_ID=0                                           Premise(F558)
	S713= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S533,S712)
	S714= CtrlIR_IMMU=0                                         Premise(F559)
	S715= CtrlIR_MEM=0                                          Premise(F560)
	S716= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S536,S715)
	S717= CtrlIR_WB=0                                           Premise(F561)
	S718= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S538,S717)
	S719= CtrlGPR=0                                             Premise(F562)
	S720= GPR[rT]={offset,16{0}}                                GPR-Hold(S540,S719)
	S721= CtrlIAddrReg=0                                        Premise(F563)
	S722= CtrlPC=0                                              Premise(F564)
	S723= CtrlPCInc=0                                           Premise(F565)
	S724= PC[CIA]=addr                                          PC-Hold(S544,S723)
	S725= PC[Out]=addr+4                                        PC-Hold(S545,S722,S723)
	S726= CtrlIMem=0                                            Premise(F566)
	S727= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S547,S726)
	S728= CtrlICacheReg=0                                       Premise(F567)
	S729= CtrlASIDIn=0                                          Premise(F568)
	S730= CtrlCP0=0                                             Premise(F569)
	S731= CP0[ASID]=pid                                         CP0-Hold(S551,S730)
	S732= CtrlEPCIn=0                                           Premise(F570)
	S733= CtrlExCodeIn=0                                        Premise(F571)
	S734= CtrlIRMux=0                                           Premise(F572)

DMMU2	S735= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S707)
	S736= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S707)
	S737= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S707)
	S738= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S707)
	S739= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S707)
	S740= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S709)
	S741= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S709)
	S742= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S709)
	S743= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S709)
	S744= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S709)
	S745= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S711)
	S746= IR_EX.Out31_26=15                                     IR_EX-Out(S711)
	S747= IR_EX.Out25_21=0                                      IR_EX-Out(S711)
	S748= IR_EX.Out20_16=rT                                     IR_EX-Out(S711)
	S749= IR_EX.Out15_0=offset                                  IR_EX-Out(S711)
	S750= IR_ID.Out={15,0,rT,offset}                            IR-Out(S713)
	S751= IR_ID.Out31_26=15                                     IR-Out(S713)
	S752= IR_ID.Out25_21=0                                      IR-Out(S713)
	S753= IR_ID.Out20_16=rT                                     IR-Out(S713)
	S754= IR_ID.Out15_0=offset                                  IR-Out(S713)
	S755= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S716)
	S756= IR_MEM.Out31_26=15                                    IR_MEM-Out(S716)
	S757= IR_MEM.Out25_21=0                                     IR_MEM-Out(S716)
	S758= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S716)
	S759= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S716)
	S760= IR_WB.Out={15,0,rT,offset}                            IR-Out(S718)
	S761= IR_WB.Out31_26=15                                     IR-Out(S718)
	S762= IR_WB.Out25_21=0                                      IR-Out(S718)
	S763= IR_WB.Out20_16=rT                                     IR-Out(S718)
	S764= IR_WB.Out15_0=offset                                  IR-Out(S718)
	S765= PC.CIA=addr                                           PC-Out(S724)
	S766= PC.CIA31_28=addr[31:28]                               PC-Out(S724)
	S767= PC.Out=addr+4                                         PC-Out(S725)
	S768= CP0.ASID=pid                                          CP0-Read-ASID(S731)
	S769= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F573)
	S770= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F574)
	S771= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F575)
	S772= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F576)
	S773= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F577)
	S774= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F578)
	S775= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F579)
	S776= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F580)
	S777= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F581)
	S778= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F582)
	S779= FU.Bub_ID=>CU_ID.Bub                                  Premise(F583)
	S780= FU.Halt_ID=>CU_ID.Halt                                Premise(F584)
	S781= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F585)
	S782= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F586)
	S783= FU.Bub_IF=>CU_IF.Bub                                  Premise(F587)
	S784= FU.Halt_IF=>CU_IF.Halt                                Premise(F588)
	S785= ICache.Hit=>CU_IF.ICacheHit                           Premise(F589)
	S786= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F590)
	S787= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F591)
	S788= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F592)
	S789= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F593)
	S790= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F594)
	S791= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F595)
	S792= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F596)
	S793= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F597)
	S794= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F598)
	S795= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F599)
	S796= ICache.Hit=>FU.ICacheHit                              Premise(F600)
	S797= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F601)
	S798= FU.IR_DMMU1={15,0,rT,offset}                          Path(S735,S797)
	S799= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F602)
	S800= FU.IR_DMMU2={15,0,rT,offset}                          Path(S740,S799)
	S801= IR_EX.Out=>FU.IR_EX                                   Premise(F603)
	S802= FU.IR_EX={15,0,rT,offset}                             Path(S745,S801)
	S803= IR_ID.Out=>FU.IR_ID                                   Premise(F604)
	S804= FU.IR_ID={15,0,rT,offset}                             Path(S750,S803)
	S805= IR_MEM.Out=>FU.IR_MEM                                 Premise(F605)
	S806= FU.IR_MEM={15,0,rT,offset}                            Path(S755,S805)
	S807= IR_WB.Out=>FU.IR_WB                                   Premise(F606)
	S808= FU.IR_WB={15,0,rT,offset}                             Path(S760,S807)
	S809= FU.InDMMU2_WReg=5'b00000                              Premise(F607)
	S810= IMMSEXT.Out=>GPR.WData                                Premise(F608)
	S811= IR_ID.Out20_16=>GPR.WReg                              Premise(F609)
	S812= GPR.WReg=rT                                           Path(S753,S811)
	S813= IMMU.Addr=>IAddrReg.In                                Premise(F610)
	S814= PC.Out=>ICache.IEA                                    Premise(F611)
	S815= ICache.IEA=addr+4                                     Path(S767,S814)
	S816= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S815)
	S817= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S816,S785)
	S818= FU.ICacheHit=ICacheHit(addr+4)                        Path(S816,S796)
	S819= ICache.Out=>ICacheReg.In                              Premise(F612)
	S820= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F613)
	S821= IMMSEXT.In=offset                                     Path(S754,S820)
	S822= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S821)
	S823= GPR.WData={offset,16{0}}                              Path(S822,S810)
	S824= PC.Out=>IMMU.IEA                                      Premise(F614)
	S825= IMMU.IEA=addr+4                                       Path(S767,S824)
	S826= CP0.ASID=>IMMU.PID                                    Premise(F615)
	S827= IMMU.PID=pid                                          Path(S768,S826)
	S828= IMMU.Addr={pid,addr+4}                                IMMU-Search(S827,S825)
	S829= IAddrReg.In={pid,addr+4}                              Path(S828,S813)
	S830= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S827,S825)
	S831= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S830,S786)
	S832= IR_MEM.Out=>IR_DMMU1.In                               Premise(F616)
	S833= IR_DMMU1.In={15,0,rT,offset}                          Path(S755,S832)
	S834= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F617)
	S835= IR_DMMU2.In={15,0,rT,offset}                          Path(S735,S834)
	S836= IR_ID.Out=>IR_EX.In                                   Premise(F618)
	S837= IR_EX.In={15,0,rT,offset}                             Path(S750,S836)
	S838= ICache.Out=>IR_ID.In                                  Premise(F619)
	S839= ICache.Out=>IR_IMMU.In                                Premise(F620)
	S840= IR_EX.Out=>IR_MEM.In                                  Premise(F621)
	S841= IR_MEM.In={15,0,rT,offset}                            Path(S745,S840)
	S842= IR_DMMU2.Out=>IR_WB.In                                Premise(F622)
	S843= IR_WB.In={15,0,rT,offset}                             Path(S740,S842)
	S844= IR_MEM.Out=>IR_WB.In                                  Premise(F623)
	S845= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F624)
	S846= CU_DMMU1.IRFunc1=rT                                   Path(S738,S845)
	S847= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F625)
	S848= CU_DMMU1.IRFunc2=0                                    Path(S737,S847)
	S849= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F626)
	S850= CU_DMMU1.Op=15                                        Path(S736,S849)
	S851= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S850)
	S852= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F627)
	S853= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F628)
	S854= CU_DMMU2.IRFunc1=rT                                   Path(S743,S853)
	S855= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F629)
	S856= CU_DMMU2.IRFunc2=0                                    Path(S742,S855)
	S857= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F630)
	S858= CU_DMMU2.Op=15                                        Path(S741,S857)
	S859= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S858)
	S860= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F631)
	S861= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F632)
	S862= CU_EX.IRFunc1=rT                                      Path(S748,S861)
	S863= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F633)
	S864= CU_EX.IRFunc2=0                                       Path(S747,S863)
	S865= IR_EX.Out31_26=>CU_EX.Op                              Premise(F634)
	S866= CU_EX.Op=15                                           Path(S746,S865)
	S867= CU_EX.Func=alu_add                                    CU_EX(S866)
	S868= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F635)
	S869= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F636)
	S870= CU_ID.IRFunc1=rT                                      Path(S753,S869)
	S871= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F637)
	S872= CU_ID.IRFunc2=0                                       Path(S752,S871)
	S873= IR_ID.Out31_26=>CU_ID.Op                              Premise(F638)
	S874= CU_ID.Op=15                                           Path(S751,S873)
	S875= CU_ID.Func=alu_add                                    CU_ID(S874)
	S876= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F639)
	S877= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F640)
	S878= CU_MEM.IRFunc1=rT                                     Path(S758,S877)
	S879= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F641)
	S880= CU_MEM.IRFunc2=0                                      Path(S757,S879)
	S881= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F642)
	S882= CU_MEM.Op=15                                          Path(S756,S881)
	S883= CU_MEM.Func=alu_add                                   CU_MEM(S882)
	S884= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F643)
	S885= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F644)
	S886= CU_WB.IRFunc1=rT                                      Path(S763,S885)
	S887= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F645)
	S888= CU_WB.IRFunc2=0                                       Path(S762,S887)
	S889= IR_WB.Out31_26=>CU_WB.Op                              Premise(F646)
	S890= CU_WB.Op=15                                           Path(S761,S889)
	S891= CU_WB.Func=alu_add                                    CU_WB(S890)
	S892= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F647)
	S893= CtrlICache=0                                          Premise(F648)
	S894= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S704,S893)
	S895= CtrlIMMU=0                                            Premise(F649)
	S896= CtrlIR_DMMU1=0                                        Premise(F650)
	S897= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S707,S896)
	S898= CtrlIR_DMMU2=0                                        Premise(F651)
	S899= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S709,S898)
	S900= CtrlIR_EX=0                                           Premise(F652)
	S901= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S711,S900)
	S902= CtrlIR_ID=0                                           Premise(F653)
	S903= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S713,S902)
	S904= CtrlIR_IMMU=0                                         Premise(F654)
	S905= CtrlIR_MEM=0                                          Premise(F655)
	S906= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S716,S905)
	S907= CtrlIR_WB=1                                           Premise(F656)
	S908= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S843,S907)
	S909= CtrlGPR=0                                             Premise(F657)
	S910= GPR[rT]={offset,16{0}}                                GPR-Hold(S720,S909)
	S911= CtrlIAddrReg=0                                        Premise(F658)
	S912= CtrlPC=0                                              Premise(F659)
	S913= CtrlPCInc=0                                           Premise(F660)
	S914= PC[CIA]=addr                                          PC-Hold(S724,S913)
	S915= PC[Out]=addr+4                                        PC-Hold(S725,S912,S913)
	S916= CtrlIMem=0                                            Premise(F661)
	S917= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S727,S916)
	S918= CtrlICacheReg=0                                       Premise(F662)
	S919= CtrlASIDIn=0                                          Premise(F663)
	S920= CtrlCP0=0                                             Premise(F664)
	S921= CP0[ASID]=pid                                         CP0-Hold(S731,S920)
	S922= CtrlEPCIn=0                                           Premise(F665)
	S923= CtrlExCodeIn=0                                        Premise(F666)
	S924= CtrlIRMux=0                                           Premise(F667)

WB	S925= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S897)
	S926= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S897)
	S927= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S897)
	S928= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S897)
	S929= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S897)
	S930= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S899)
	S931= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S899)
	S932= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S899)
	S933= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S899)
	S934= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S899)
	S935= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S901)
	S936= IR_EX.Out31_26=15                                     IR_EX-Out(S901)
	S937= IR_EX.Out25_21=0                                      IR_EX-Out(S901)
	S938= IR_EX.Out20_16=rT                                     IR_EX-Out(S901)
	S939= IR_EX.Out15_0=offset                                  IR_EX-Out(S901)
	S940= IR_ID.Out={15,0,rT,offset}                            IR-Out(S903)
	S941= IR_ID.Out31_26=15                                     IR-Out(S903)
	S942= IR_ID.Out25_21=0                                      IR-Out(S903)
	S943= IR_ID.Out20_16=rT                                     IR-Out(S903)
	S944= IR_ID.Out15_0=offset                                  IR-Out(S903)
	S945= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S906)
	S946= IR_MEM.Out31_26=15                                    IR_MEM-Out(S906)
	S947= IR_MEM.Out25_21=0                                     IR_MEM-Out(S906)
	S948= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S906)
	S949= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S906)
	S950= IR_WB.Out={15,0,rT,offset}                            IR-Out(S908)
	S951= IR_WB.Out31_26=15                                     IR-Out(S908)
	S952= IR_WB.Out25_21=0                                      IR-Out(S908)
	S953= IR_WB.Out20_16=rT                                     IR-Out(S908)
	S954= IR_WB.Out15_0=offset                                  IR-Out(S908)
	S955= PC.CIA=addr                                           PC-Out(S914)
	S956= PC.CIA31_28=addr[31:28]                               PC-Out(S914)
	S957= PC.Out=addr+4                                         PC-Out(S915)
	S958= CP0.ASID=pid                                          CP0-Read-ASID(S921)
	S959= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F668)
	S960= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F669)
	S961= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F670)
	S962= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F671)
	S963= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F672)
	S964= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F673)
	S965= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F674)
	S966= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F675)
	S967= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F676)
	S968= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F677)
	S969= FU.Bub_ID=>CU_ID.Bub                                  Premise(F678)
	S970= FU.Halt_ID=>CU_ID.Halt                                Premise(F679)
	S971= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F680)
	S972= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F681)
	S973= FU.Bub_IF=>CU_IF.Bub                                  Premise(F682)
	S974= FU.Halt_IF=>CU_IF.Halt                                Premise(F683)
	S975= ICache.Hit=>CU_IF.ICacheHit                           Premise(F684)
	S976= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F685)
	S977= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F686)
	S978= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F687)
	S979= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F688)
	S980= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F689)
	S981= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F690)
	S982= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F691)
	S983= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F692)
	S984= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F693)
	S985= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F694)
	S986= ICache.Hit=>FU.ICacheHit                              Premise(F695)
	S987= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F696)
	S988= FU.IR_DMMU1={15,0,rT,offset}                          Path(S925,S987)
	S989= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F697)
	S990= FU.IR_DMMU2={15,0,rT,offset}                          Path(S930,S989)
	S991= IR_EX.Out=>FU.IR_EX                                   Premise(F698)
	S992= FU.IR_EX={15,0,rT,offset}                             Path(S935,S991)
	S993= IR_ID.Out=>FU.IR_ID                                   Premise(F699)
	S994= FU.IR_ID={15,0,rT,offset}                             Path(S940,S993)
	S995= IR_MEM.Out=>FU.IR_MEM                                 Premise(F700)
	S996= FU.IR_MEM={15,0,rT,offset}                            Path(S945,S995)
	S997= IR_WB.Out=>FU.IR_WB                                   Premise(F701)
	S998= FU.IR_WB={15,0,rT,offset}                             Path(S950,S997)
	S999= FU.InWB_WReg=5'b00000                                 Premise(F702)
	S1000= IMMSEXT.Out=>GPR.WData                               Premise(F703)
	S1001= IR_ID.Out20_16=>GPR.WReg                             Premise(F704)
	S1002= GPR.WReg=rT                                          Path(S943,S1001)
	S1003= IMMU.Addr=>IAddrReg.In                               Premise(F705)
	S1004= PC.Out=>ICache.IEA                                   Premise(F706)
	S1005= ICache.IEA=addr+4                                    Path(S957,S1004)
	S1006= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1005)
	S1007= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1006,S975)
	S1008= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1006,S986)
	S1009= ICache.Out=>ICacheReg.In                             Premise(F707)
	S1010= IR_ID.Out15_0=>IMMSEXT.In                            Premise(F708)
	S1011= IMMSEXT.In=offset                                    Path(S944,S1010)
	S1012= IMMSEXT.Out={offset,16{0}}                           IMMSEXT(S1011)
	S1013= GPR.WData={offset,16{0}}                             Path(S1012,S1000)
	S1014= PC.Out=>IMMU.IEA                                     Premise(F709)
	S1015= IMMU.IEA=addr+4                                      Path(S957,S1014)
	S1016= CP0.ASID=>IMMU.PID                                   Premise(F710)
	S1017= IMMU.PID=pid                                         Path(S958,S1016)
	S1018= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1017,S1015)
	S1019= IAddrReg.In={pid,addr+4}                             Path(S1018,S1003)
	S1020= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1017,S1015)
	S1021= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1020,S976)
	S1022= IR_MEM.Out=>IR_DMMU1.In                              Premise(F711)
	S1023= IR_DMMU1.In={15,0,rT,offset}                         Path(S945,S1022)
	S1024= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F712)
	S1025= IR_DMMU2.In={15,0,rT,offset}                         Path(S925,S1024)
	S1026= IR_ID.Out=>IR_EX.In                                  Premise(F713)
	S1027= IR_EX.In={15,0,rT,offset}                            Path(S940,S1026)
	S1028= ICache.Out=>IR_ID.In                                 Premise(F714)
	S1029= ICache.Out=>IR_IMMU.In                               Premise(F715)
	S1030= IR_EX.Out=>IR_MEM.In                                 Premise(F716)
	S1031= IR_MEM.In={15,0,rT,offset}                           Path(S935,S1030)
	S1032= IR_DMMU2.Out=>IR_WB.In                               Premise(F717)
	S1033= IR_WB.In={15,0,rT,offset}                            Path(S930,S1032)
	S1034= IR_MEM.Out=>IR_WB.In                                 Premise(F718)
	S1035= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F719)
	S1036= CU_DMMU1.IRFunc1=rT                                  Path(S928,S1035)
	S1037= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F720)
	S1038= CU_DMMU1.IRFunc2=0                                   Path(S927,S1037)
	S1039= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F721)
	S1040= CU_DMMU1.Op=15                                       Path(S926,S1039)
	S1041= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1040)
	S1042= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F722)
	S1043= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F723)
	S1044= CU_DMMU2.IRFunc1=rT                                  Path(S933,S1043)
	S1045= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F724)
	S1046= CU_DMMU2.IRFunc2=0                                   Path(S932,S1045)
	S1047= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F725)
	S1048= CU_DMMU2.Op=15                                       Path(S931,S1047)
	S1049= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1048)
	S1050= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F726)
	S1051= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F727)
	S1052= CU_EX.IRFunc1=rT                                     Path(S938,S1051)
	S1053= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F728)
	S1054= CU_EX.IRFunc2=0                                      Path(S937,S1053)
	S1055= IR_EX.Out31_26=>CU_EX.Op                             Premise(F729)
	S1056= CU_EX.Op=15                                          Path(S936,S1055)
	S1057= CU_EX.Func=alu_add                                   CU_EX(S1056)
	S1058= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F730)
	S1059= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F731)
	S1060= CU_ID.IRFunc1=rT                                     Path(S943,S1059)
	S1061= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F732)
	S1062= CU_ID.IRFunc2=0                                      Path(S942,S1061)
	S1063= IR_ID.Out31_26=>CU_ID.Op                             Premise(F733)
	S1064= CU_ID.Op=15                                          Path(S941,S1063)
	S1065= CU_ID.Func=alu_add                                   CU_ID(S1064)
	S1066= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F734)
	S1067= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F735)
	S1068= CU_MEM.IRFunc1=rT                                    Path(S948,S1067)
	S1069= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F736)
	S1070= CU_MEM.IRFunc2=0                                     Path(S947,S1069)
	S1071= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F737)
	S1072= CU_MEM.Op=15                                         Path(S946,S1071)
	S1073= CU_MEM.Func=alu_add                                  CU_MEM(S1072)
	S1074= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F738)
	S1075= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F739)
	S1076= CU_WB.IRFunc1=rT                                     Path(S953,S1075)
	S1077= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F740)
	S1078= CU_WB.IRFunc2=0                                      Path(S952,S1077)
	S1079= IR_WB.Out31_26=>CU_WB.Op                             Premise(F741)
	S1080= CU_WB.Op=15                                          Path(S951,S1079)
	S1081= CU_WB.Func=alu_add                                   CU_WB(S1080)
	S1082= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F742)
	S1083= CtrlICache=0                                         Premise(F743)
	S1084= ICache[addr]={15,0,rT,offset}                        ICache-Hold(S894,S1083)
	S1085= CtrlIMMU=0                                           Premise(F744)
	S1086= CtrlIR_DMMU1=0                                       Premise(F745)
	S1087= [IR_DMMU1]={15,0,rT,offset}                          IR_DMMU1-Hold(S897,S1086)
	S1088= CtrlIR_DMMU2=0                                       Premise(F746)
	S1089= [IR_DMMU2]={15,0,rT,offset}                          IR_DMMU2-Hold(S899,S1088)
	S1090= CtrlIR_EX=0                                          Premise(F747)
	S1091= [IR_EX]={15,0,rT,offset}                             IR_EX-Hold(S901,S1090)
	S1092= CtrlIR_ID=0                                          Premise(F748)
	S1093= [IR_ID]={15,0,rT,offset}                             IR_ID-Hold(S903,S1092)
	S1094= CtrlIR_IMMU=0                                        Premise(F749)
	S1095= CtrlIR_MEM=0                                         Premise(F750)
	S1096= [IR_MEM]={15,0,rT,offset}                            IR_MEM-Hold(S906,S1095)
	S1097= CtrlIR_WB=0                                          Premise(F751)
	S1098= [IR_WB]={15,0,rT,offset}                             IR_WB-Hold(S908,S1097)
	S1099= CtrlGPR=0                                            Premise(F752)
	S1100= GPR[rT]={offset,16{0}}                               GPR-Hold(S910,S1099)
	S1101= CtrlIAddrReg=0                                       Premise(F753)
	S1102= CtrlPC=0                                             Premise(F754)
	S1103= CtrlPCInc=0                                          Premise(F755)
	S1104= PC[CIA]=addr                                         PC-Hold(S914,S1103)
	S1105= PC[Out]=addr+4                                       PC-Hold(S915,S1102,S1103)
	S1106= CtrlIMem=0                                           Premise(F756)
	S1107= IMem[{pid,addr}]={15,0,rT,offset}                    IMem-Hold(S917,S1106)
	S1108= CtrlICacheReg=0                                      Premise(F757)
	S1109= CtrlASIDIn=0                                         Premise(F758)
	S1110= CtrlCP0=0                                            Premise(F759)
	S1111= CP0[ASID]=pid                                        CP0-Hold(S921,S1110)
	S1112= CtrlEPCIn=0                                          Premise(F760)
	S1113= CtrlExCodeIn=0                                       Premise(F761)
	S1114= CtrlIRMux=0                                          Premise(F762)

POST	S1084= ICache[addr]={15,0,rT,offset}                        ICache-Hold(S894,S1083)
	S1087= [IR_DMMU1]={15,0,rT,offset}                          IR_DMMU1-Hold(S897,S1086)
	S1089= [IR_DMMU2]={15,0,rT,offset}                          IR_DMMU2-Hold(S899,S1088)
	S1091= [IR_EX]={15,0,rT,offset}                             IR_EX-Hold(S901,S1090)
	S1093= [IR_ID]={15,0,rT,offset}                             IR_ID-Hold(S903,S1092)
	S1096= [IR_MEM]={15,0,rT,offset}                            IR_MEM-Hold(S906,S1095)
	S1098= [IR_WB]={15,0,rT,offset}                             IR_WB-Hold(S908,S1097)
	S1100= GPR[rT]={offset,16{0}}                               GPR-Hold(S910,S1099)
	S1104= PC[CIA]=addr                                         PC-Hold(S914,S1103)
	S1105= PC[Out]=addr+4                                       PC-Hold(S915,S1102,S1103)
	S1107= IMem[{pid,addr}]={15,0,rT,offset}                    IMem-Hold(S917,S1106)
	S1111= CP0[ASID]=pid                                        CP0-Hold(S921,S1110)

