INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/reports/top
	Log files: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/logs/top
INFO: [v++ 60-1548] Creating build summary session with primary output /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/top.xo.compile_summary, at Sun Jan 24 08:15:55 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan 24 08:15:55 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/reports/top/v++_compile_top_guidance.html', at Sun Jan 24 08:15:57 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_1_202110_1/xilinx_u200_gen3x16_xdma_1_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_1_202110_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u200_gen3x16_xdma_1_202110_1
INFO: [v++ 60-242] Creating kernel: 'top'

===>The following messages were generated while  performing high-level synthesis for kernel: top Log file: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop_children'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_children'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_199_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/reports/top/system_estimate_top.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created top.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/top.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 26s
INFO: [v++ 60-1653] Closing dispatch client.
