#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21b5f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21a7a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x21b7480 .functor NOT 1, L_0x2200f70, C4<0>, C4<0>, C4<0>;
L_0x2200d00 .functor XOR 25, L_0x2200b30, L_0x2200c60, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2200e60 .functor XOR 25, L_0x2200d00, L_0x2200dc0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x21ed280_0 .net *"_ivl_10", 24 0, L_0x2200dc0;  1 drivers
v0x21ed380_0 .net *"_ivl_12", 24 0, L_0x2200e60;  1 drivers
v0x21ed460_0 .net *"_ivl_2", 24 0, L_0x2200a90;  1 drivers
v0x21ed520_0 .net *"_ivl_4", 24 0, L_0x2200b30;  1 drivers
v0x21ed600_0 .net *"_ivl_6", 24 0, L_0x2200c60;  1 drivers
v0x21ed730_0 .net *"_ivl_8", 24 0, L_0x2200d00;  1 drivers
v0x21ed810_0 .net "a", 0 0, v0x21eb520_0;  1 drivers
v0x21ed8b0_0 .net "b", 0 0, v0x21eb5e0_0;  1 drivers
v0x21ed950_0 .net "c", 0 0, v0x21eb680_0;  1 drivers
v0x21ed9f0_0 .var "clk", 0 0;
v0x21eda90_0 .net "d", 0 0, v0x21eb7c0_0;  1 drivers
v0x21edb30_0 .net "e", 0 0, v0x21eb8b0_0;  1 drivers
v0x21edbd0_0 .net "out_dut", 24 0, L_0x2200980;  1 drivers
v0x21edc70_0 .net "out_ref", 24 0, L_0x21b7cc0;  1 drivers
v0x21edd10_0 .var/2u "stats1", 159 0;
v0x21eddd0_0 .var/2u "strobe", 0 0;
v0x21ede90_0 .net "tb_match", 0 0, L_0x2200f70;  1 drivers
v0x21ee060_0 .net "tb_mismatch", 0 0, L_0x21b7480;  1 drivers
L_0x2200a90 .concat [ 25 0 0 0], L_0x21b7cc0;
L_0x2200b30 .concat [ 25 0 0 0], L_0x21b7cc0;
L_0x2200c60 .concat [ 25 0 0 0], L_0x2200980;
L_0x2200dc0 .concat [ 25 0 0 0], L_0x21b7cc0;
L_0x2200f70 .cmp/eeq 25, L_0x2200a90, L_0x2200e60;
S_0x21a7770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x21a7a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x21c0380 .functor NOT 25, L_0x21eeba0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x21b7cc0 .functor XOR 25, L_0x21c0380, L_0x21eecf0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x21b7670_0 .net *"_ivl_0", 4 0, L_0x21ee140;  1 drivers
v0x21b7710_0 .net *"_ivl_10", 24 0, L_0x21eeba0;  1 drivers
v0x21ea7b0_0 .net *"_ivl_12", 24 0, L_0x21c0380;  1 drivers
v0x21ea870_0 .net *"_ivl_14", 24 0, L_0x21eecf0;  1 drivers
v0x21ea950_0 .net *"_ivl_2", 4 0, L_0x21ee2f0;  1 drivers
v0x21eaa80_0 .net *"_ivl_4", 4 0, L_0x21ee510;  1 drivers
v0x21eab60_0 .net *"_ivl_6", 4 0, L_0x21ee730;  1 drivers
v0x21eac40_0 .net *"_ivl_8", 4 0, L_0x21ee980;  1 drivers
v0x21ead20_0 .net "a", 0 0, v0x21eb520_0;  alias, 1 drivers
v0x21eade0_0 .net "b", 0 0, v0x21eb5e0_0;  alias, 1 drivers
v0x21eaea0_0 .net "c", 0 0, v0x21eb680_0;  alias, 1 drivers
v0x21eaf60_0 .net "d", 0 0, v0x21eb7c0_0;  alias, 1 drivers
v0x21eb020_0 .net "e", 0 0, v0x21eb8b0_0;  alias, 1 drivers
v0x21eb0e0_0 .net "out", 24 0, L_0x21b7cc0;  alias, 1 drivers
LS_0x21ee140_0_0 .concat [ 1 1 1 1], v0x21eb520_0, v0x21eb520_0, v0x21eb520_0, v0x21eb520_0;
LS_0x21ee140_0_4 .concat [ 1 0 0 0], v0x21eb520_0;
L_0x21ee140 .concat [ 4 1 0 0], LS_0x21ee140_0_0, LS_0x21ee140_0_4;
LS_0x21ee2f0_0_0 .concat [ 1 1 1 1], v0x21eb5e0_0, v0x21eb5e0_0, v0x21eb5e0_0, v0x21eb5e0_0;
LS_0x21ee2f0_0_4 .concat [ 1 0 0 0], v0x21eb5e0_0;
L_0x21ee2f0 .concat [ 4 1 0 0], LS_0x21ee2f0_0_0, LS_0x21ee2f0_0_4;
LS_0x21ee510_0_0 .concat [ 1 1 1 1], v0x21eb680_0, v0x21eb680_0, v0x21eb680_0, v0x21eb680_0;
LS_0x21ee510_0_4 .concat [ 1 0 0 0], v0x21eb680_0;
L_0x21ee510 .concat [ 4 1 0 0], LS_0x21ee510_0_0, LS_0x21ee510_0_4;
LS_0x21ee730_0_0 .concat [ 1 1 1 1], v0x21eb7c0_0, v0x21eb7c0_0, v0x21eb7c0_0, v0x21eb7c0_0;
LS_0x21ee730_0_4 .concat [ 1 0 0 0], v0x21eb7c0_0;
L_0x21ee730 .concat [ 4 1 0 0], LS_0x21ee730_0_0, LS_0x21ee730_0_4;
LS_0x21ee980_0_0 .concat [ 1 1 1 1], v0x21eb8b0_0, v0x21eb8b0_0, v0x21eb8b0_0, v0x21eb8b0_0;
LS_0x21ee980_0_4 .concat [ 1 0 0 0], v0x21eb8b0_0;
L_0x21ee980 .concat [ 4 1 0 0], LS_0x21ee980_0_0, LS_0x21ee980_0_4;
LS_0x21eeba0_0_0 .concat [ 5 5 5 5], L_0x21ee980, L_0x21ee730, L_0x21ee510, L_0x21ee2f0;
LS_0x21eeba0_0_4 .concat [ 5 0 0 0], L_0x21ee140;
L_0x21eeba0 .concat [ 20 5 0 0], LS_0x21eeba0_0_0, LS_0x21eeba0_0_4;
LS_0x21eecf0_0_0 .concat [ 1 1 1 1], v0x21eb8b0_0, v0x21eb7c0_0, v0x21eb680_0, v0x21eb5e0_0;
LS_0x21eecf0_0_4 .concat [ 1 1 1 1], v0x21eb520_0, v0x21eb8b0_0, v0x21eb7c0_0, v0x21eb680_0;
LS_0x21eecf0_0_8 .concat [ 1 1 1 1], v0x21eb5e0_0, v0x21eb520_0, v0x21eb8b0_0, v0x21eb7c0_0;
LS_0x21eecf0_0_12 .concat [ 1 1 1 1], v0x21eb680_0, v0x21eb5e0_0, v0x21eb520_0, v0x21eb8b0_0;
LS_0x21eecf0_0_16 .concat [ 1 1 1 1], v0x21eb7c0_0, v0x21eb680_0, v0x21eb5e0_0, v0x21eb520_0;
LS_0x21eecf0_0_20 .concat [ 1 1 1 1], v0x21eb8b0_0, v0x21eb7c0_0, v0x21eb680_0, v0x21eb5e0_0;
LS_0x21eecf0_0_24 .concat [ 1 0 0 0], v0x21eb520_0;
LS_0x21eecf0_1_0 .concat [ 4 4 4 4], LS_0x21eecf0_0_0, LS_0x21eecf0_0_4, LS_0x21eecf0_0_8, LS_0x21eecf0_0_12;
LS_0x21eecf0_1_4 .concat [ 4 4 1 0], LS_0x21eecf0_0_16, LS_0x21eecf0_0_20, LS_0x21eecf0_0_24;
L_0x21eecf0 .concat [ 16 9 0 0], LS_0x21eecf0_1_0, LS_0x21eecf0_1_4;
S_0x21eb280 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x21a7a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x21eb520_0 .var "a", 0 0;
v0x21eb5e0_0 .var "b", 0 0;
v0x21eb680_0 .var "c", 0 0;
v0x21eb720_0 .net "clk", 0 0, v0x21ed9f0_0;  1 drivers
v0x21eb7c0_0 .var "d", 0 0;
v0x21eb8b0_0 .var "e", 0 0;
E_0x21bc7f0/0 .event negedge, v0x21eb720_0;
E_0x21bc7f0/1 .event posedge, v0x21eb720_0;
E_0x21bc7f0 .event/or E_0x21bc7f0/0, E_0x21bc7f0/1;
S_0x21eb970 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x21a7a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x21eef60 .functor NOT 1, v0x21eb520_0, C4<0>, C4<0>, C4<0>;
L_0x21ef100 .functor NOT 1, v0x21eb5e0_0, C4<0>, C4<0>, C4<0>;
L_0x21ef2e0 .functor NOT 1, v0x21eb680_0, C4<0>, C4<0>, C4<0>;
L_0x21ef4c0 .functor NOT 1, v0x21eb7c0_0, C4<0>, C4<0>, C4<0>;
L_0x21ef6d0 .functor NOT 1, v0x21eb8b0_0, C4<0>, C4<0>, C4<0>;
L_0x2200830 .functor XOR 25, L_0x21ef8b0, L_0x21f0690, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2200980 .functor BUFZ 25, L_0x2200830, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x21ebc50_0 .net *"_ivl_0", 0 0, L_0x21eef60;  1 drivers
v0x21ebd30_0 .net *"_ivl_12", 0 0, L_0x21ef4c0;  1 drivers
v0x21ebe10_0 .net *"_ivl_16", 0 0, L_0x21ef6d0;  1 drivers
v0x21ebf00_0 .net *"_ivl_20", 24 0, L_0x21ef8b0;  1 drivers
v0x21ebfe0_0 .net *"_ivl_22", 14 0, L_0x21efb10;  1 drivers
v0x21ec110_0 .net *"_ivl_24", 24 0, L_0x21f0690;  1 drivers
L_0x7f7bf0b2a018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x21ec1f0_0 .net *"_ivl_27", 9 0, L_0x7f7bf0b2a018;  1 drivers
v0x21ec2d0_0 .net *"_ivl_4", 0 0, L_0x21ef100;  1 drivers
v0x21ec3b0_0 .net *"_ivl_8", 0 0, L_0x21ef2e0;  1 drivers
v0x21ec520_0 .net "a", 0 0, v0x21eb520_0;  alias, 1 drivers
v0x21ec5c0_0 .net "a_vec", 4 0, L_0x21eefd0;  1 drivers
v0x21ec6a0_0 .net "b", 0 0, v0x21eb5e0_0;  alias, 1 drivers
v0x21ec790_0 .net "b_vec", 4 0, L_0x21ef170;  1 drivers
v0x21ec870_0 .net "c", 0 0, v0x21eb680_0;  alias, 1 drivers
v0x21ec960_0 .net "c_vec", 4 0, L_0x21ef350;  1 drivers
v0x21eca40_0 .net "d", 0 0, v0x21eb7c0_0;  alias, 1 drivers
v0x21ecb30_0 .net "d_vec", 4 0, L_0x21ef530;  1 drivers
v0x21ecc10_0 .net "e", 0 0, v0x21eb8b0_0;  alias, 1 drivers
v0x21ecd00_0 .net "e_vec", 4 0, L_0x21ef740;  1 drivers
v0x21ecde0_0 .net "out", 24 0, L_0x2200980;  alias, 1 drivers
v0x21ecec0_0 .net "xor_vec", 24 0, L_0x2200830;  1 drivers
LS_0x21eefd0_0_0 .concat [ 1 1 1 1], L_0x21eef60, L_0x21eef60, L_0x21eef60, L_0x21eef60;
LS_0x21eefd0_0_4 .concat [ 1 0 0 0], L_0x21eef60;
L_0x21eefd0 .concat [ 4 1 0 0], LS_0x21eefd0_0_0, LS_0x21eefd0_0_4;
LS_0x21ef170_0_0 .concat [ 1 1 1 1], L_0x21ef100, L_0x21ef100, L_0x21ef100, L_0x21ef100;
LS_0x21ef170_0_4 .concat [ 1 0 0 0], L_0x21ef100;
L_0x21ef170 .concat [ 4 1 0 0], LS_0x21ef170_0_0, LS_0x21ef170_0_4;
LS_0x21ef350_0_0 .concat [ 1 1 1 1], L_0x21ef2e0, L_0x21ef2e0, L_0x21ef2e0, L_0x21ef2e0;
LS_0x21ef350_0_4 .concat [ 1 0 0 0], L_0x21ef2e0;
L_0x21ef350 .concat [ 4 1 0 0], LS_0x21ef350_0_0, LS_0x21ef350_0_4;
LS_0x21ef530_0_0 .concat [ 1 1 1 1], L_0x21ef4c0, L_0x21ef4c0, L_0x21ef4c0, L_0x21ef4c0;
LS_0x21ef530_0_4 .concat [ 1 0 0 0], L_0x21ef4c0;
L_0x21ef530 .concat [ 4 1 0 0], LS_0x21ef530_0_0, LS_0x21ef530_0_4;
LS_0x21ef740_0_0 .concat [ 1 1 1 1], L_0x21ef6d0, L_0x21ef6d0, L_0x21ef6d0, L_0x21ef6d0;
LS_0x21ef740_0_4 .concat [ 1 0 0 0], L_0x21ef6d0;
L_0x21ef740 .concat [ 4 1 0 0], LS_0x21ef740_0_0, LS_0x21ef740_0_4;
LS_0x21ef8b0_0_0 .concat [ 5 5 5 5], L_0x21ef740, L_0x21ef530, L_0x21ef350, L_0x21ef170;
LS_0x21ef8b0_0_4 .concat [ 5 0 0 0], L_0x21eefd0;
L_0x21ef8b0 .concat [ 20 5 0 0], LS_0x21ef8b0_0_0, LS_0x21ef8b0_0_4;
LS_0x21efb10_0_0 .concat [ 1 1 1 1], v0x21eb8b0_0, v0x21eb7c0_0, v0x21eb680_0, v0x21eb5e0_0;
LS_0x21efb10_0_4 .concat [ 1 1 1 1], v0x21eb520_0, v0x21eb8b0_0, v0x21eb7c0_0, v0x21eb680_0;
LS_0x21efb10_0_8 .concat [ 1 1 1 1], v0x21eb5e0_0, v0x21eb520_0, v0x21eb8b0_0, v0x21eb7c0_0;
LS_0x21efb10_0_12 .concat [ 1 1 1 0], v0x21eb680_0, v0x21eb5e0_0, v0x21eb520_0;
L_0x21efb10 .concat [ 4 4 4 3], LS_0x21efb10_0_0, LS_0x21efb10_0_4, LS_0x21efb10_0_8, LS_0x21efb10_0_12;
L_0x21f0690 .concat [ 15 10 0 0], L_0x21efb10, L_0x7f7bf0b2a018;
S_0x21ed060 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x21a7a60;
 .timescale -12 -12;
E_0x21bc3c0 .event anyedge, v0x21eddd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21eddd0_0;
    %nor/r;
    %assign/vec4 v0x21eddd0_0, 0;
    %wait E_0x21bc3c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21eb280;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21bc7f0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x21eb8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21eb7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21eb680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21eb5e0_0, 0;
    %assign/vec4 v0x21eb520_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x21a7a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ed9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21eddd0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x21a7a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x21ed9f0_0;
    %inv;
    %store/vec4 v0x21ed9f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x21a7a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21eb720_0, v0x21ee060_0, v0x21ed810_0, v0x21ed8b0_0, v0x21ed950_0, v0x21eda90_0, v0x21edb30_0, v0x21edc70_0, v0x21edbd0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21a7a60;
T_5 ;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x21a7a60;
T_6 ;
    %wait E_0x21bc7f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21edd10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21edd10_0, 4, 32;
    %load/vec4 v0x21ede90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21edd10_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21edd10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21edd10_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x21edc70_0;
    %load/vec4 v0x21edc70_0;
    %load/vec4 v0x21edbd0_0;
    %xor;
    %load/vec4 v0x21edc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21edd10_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x21edd10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21edd10_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/machine/vector5/iter3/response0/top_module.sv";
