<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › kernel › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN10300 Arch-specific interrupt handling</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/cpumask.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/serial-regs.h&gt;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__mn10300_irq_enabled_epsw</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">]</span> <span class="n">__cacheline_aligned_in_smp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="n">NR_CPUS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">EPSW_IE</span> <span class="o">|</span> <span class="n">EPSW_IM_7</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__mn10300_irq_enabled_epsw</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="n">NR_IRQS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span>
<span class="p">};</span>

<span class="cp">#define NR_IRQ_WORDS	((NR_IRQS + 31) / 32)</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_affinity_request</span><span class="p">[</span><span class="n">NR_IRQ_WORDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="n">NR_IRQ_WORDS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span>
<span class="p">};</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="n">atomic_t</span> <span class="n">irq_err_count</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * MN10300 interrupt controller operations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mn10300_cpupic_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">arch_local_cli_save</span><span class="p">();</span>
	<span class="n">GxICR_u8</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__mask_and_set_icr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">arch_local_cli_save</span><span class="p">();</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mn10300_cpupic_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__mask_and_set_icr</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">GxICR_LEVEL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mn10300_cpupic_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">arch_local_cli_save</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_request</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">)</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">tmp2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">);</span>
		<span class="n">tmp2</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

		<span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">cpumask_any_and</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">);</span>
		<span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">])</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">GxICR_LEVEL</span> <span class="o">|</span> <span class="n">GxICR_ENABLE</span><span class="p">))</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
	<span class="n">__mask_and_set_icr</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">GxICR_LEVEL</span><span class="p">,</span> <span class="n">GxICR_DETECT</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mn10300_cpupic_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__mask_and_set_icr</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">GxICR_LEVEL</span><span class="p">,</span> <span class="n">GxICR_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mn10300_cpupic_unmask_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="cm">/* the MN10300 PIC latches its interrupt request bit, even after the</span>
<span class="cm">	 * device has ceased to assert its interrupt line and the interrupt</span>
<span class="cm">	 * channel has been disabled in the PIC, so for level-triggered</span>
<span class="cm">	 * interrupts we need to clear the request bit when we re-enable */</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">arch_local_cli_save</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_request</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">)</span> <span class="o">|</span> <span class="n">GxICR_ENABLE</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

		<span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpumask_any_and</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">,</span>
							   <span class="n">cpu_online_mask</span><span class="p">);</span>
		<span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">])</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">)</span> <span class="o">|</span> <span class="n">GxICR_ENABLE</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="cp">#else  </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
	<span class="n">__mask_and_set_icr</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">GxICR_LEVEL</span><span class="p">,</span> <span class="n">GxICR_ENABLE</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">mn10300_cpupic_setaffinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span>
			   <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">arch_local_cli_save</span><span class="p">();</span>

	<span class="cm">/* check irq no */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TMJCIRQ</span>:
	<span class="k">case</span> <span class="n">RESCHEDULE_IPI</span>:
	<span class="k">case</span> <span class="n">CALL_FUNC_SINGLE_IPI</span>:
	<span class="k">case</span> <span class="n">LOCAL_TIMER_IPI</span>:
	<span class="k">case</span> <span class="n">FLUSH_CACHE_IPI</span>:
	<span class="k">case</span> <span class="n">CALL_FUNCTION_NMI_IPI</span>:
	<span class="k">case</span> <span class="n">DEBUGGER_NMI_IPI</span>:
<span class="cp">#ifdef CONFIG_MN10300_TTYSM0</span>
	<span class="k">case</span> <span class="n">SC0RXIRQ</span>:
	<span class="k">case</span> <span class="n">SC0TXIRQ</span>:
<span class="cp">#ifdef CONFIG_MN10300_TTYSM0_TIMER8</span>
	<span class="k">case</span> <span class="n">TM8IRQ</span>:
<span class="cp">#elif CONFIG_MN10300_TTYSM0_TIMER2</span>
	<span class="k">case</span> <span class="n">TM2IRQ</span>:
<span class="cp">#endif </span><span class="cm">/* CONFIG_MN10300_TTYSM0_TIMER8 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MN10300_TTYSM0 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_MN10300_TTYSM1</span>
	<span class="k">case</span> <span class="n">SC1RXIRQ</span>:
	<span class="k">case</span> <span class="n">SC1TXIRQ</span>:
<span class="cp">#ifdef CONFIG_MN10300_TTYSM1_TIMER12</span>
	<span class="k">case</span> <span class="n">TM12IRQ</span>:
<span class="cp">#elif CONFIG_MN10300_TTYSM1_TIMER9</span>
	<span class="k">case</span> <span class="n">TM9IRQ</span>:
<span class="cp">#elif CONFIG_MN10300_TTYSM1_TIMER3</span>
	<span class="k">case</span> <span class="n">TM3IRQ</span>:
<span class="cp">#endif </span><span class="cm">/* CONFIG_MN10300_TTYSM1_TIMER12 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MN10300_TTYSM1 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_MN10300_TTYSM2</span>
	<span class="k">case</span> <span class="n">SC2RXIRQ</span>:
	<span class="k">case</span> <span class="n">SC2TXIRQ</span>:
	<span class="k">case</span> <span class="n">TM10IRQ</span>:
<span class="cp">#endif </span><span class="cm">/* CONFIG_MN10300_TTYSM2 */</span><span class="cp"></span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_affinity_request</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * MN10300 PIC level-triggered IRQ handling.</span>
<span class="cm"> *</span>
<span class="cm"> * The PIC has no &#39;ACK&#39; function per se.  It is possible to clear individual</span>
<span class="cm"> * channel latches, but each latch relatches whether or not the channel is</span>
<span class="cm"> * masked, so we need to clear the latch when we unmask the channel.</span>
<span class="cm"> *</span>
<span class="cm"> * Also for this reason, we don&#39;t supply an ack() op (it&#39;s unused anyway if</span>
<span class="cm"> * mask_ack() is provided), and mask_ack() just masks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mn10300_cpu_pic_level</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;cpu_l&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_unmask_clear</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_unmask_clear</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">mn10300_cpupic_setaffinity</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * MN10300 PIC edge-triggered IRQ handling.</span>
<span class="cm"> *</span>
<span class="cm"> * We use the latch clearing function of the PIC as the &#39;ACK&#39; function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mn10300_cpu_pic_edge</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;cpu_e&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">mn10300_cpupic_unmask</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">mn10300_cpupic_setaffinity</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * &#39;what should we do if we get a hw irq event on an illegal vector&#39;.</span>
<span class="cm"> * each architecture has to answer this themselves.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">ack_bad_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;unexpected IRQ trap at vector %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * change the level at which an IRQ executes</span>
<span class="cm"> * - must not be called whilst interrupts are being processed!</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">set_intr_level</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u16</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">in_interrupt</span><span class="p">());</span>

	<span class="n">__mask_and_set_icr</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">GxICR_ENABLE</span><span class="p">,</span> <span class="n">level</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * mark an interrupt to be ACK&#39;d after interrupt handlers have been run rather</span>
<span class="cm"> * than before</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mn10300_set_lateack_irq_type</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mn10300_cpu_pic_level</span><span class="p">,</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * initialise the interrupt system</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_get_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">no_irq_chip</span><span class="p">)</span>
			<span class="cm">/* due to the PIC latching interrupt requests, even</span>
<span class="cm">			 * when the IRQ is disabled, IRQ_PENDING is superfluous</span>
<span class="cm">			 * and we can use handle_level_irq() for edge-triggered</span>
<span class="cm">			 * interrupts */</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mn10300_cpu_pic_edge</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">unit_init_IRQ</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * handle normal device IRQs</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sp</span><span class="p">,</span> <span class="n">epsw</span><span class="p">,</span> <span class="n">irq_disabled_epsw</span><span class="p">,</span> <span class="n">old_irq_enabled_epsw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu_id</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">sp</span> <span class="o">=</span> <span class="n">current_stack_pointer</span><span class="p">();</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">sp</span> <span class="o">-</span> <span class="p">(</span><span class="n">sp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">THREAD_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;</span> <span class="n">STACK_WARN</span><span class="p">);</span>

	<span class="cm">/* make sure local_irq_enable() doesn&#39;t muck up the interrupt priority</span>
<span class="cm">	 * setting in EPSW */</span>
	<span class="n">old_irq_enabled_epsw</span> <span class="o">=</span> <span class="n">__mn10300_irq_enabled_epsw</span><span class="p">[</span><span class="n">cpu_id</span><span class="p">];</span>
	<span class="n">local_save_flags</span><span class="p">(</span><span class="n">epsw</span><span class="p">);</span>
	<span class="n">__mn10300_irq_enabled_epsw</span><span class="p">[</span><span class="n">cpu_id</span><span class="p">]</span> <span class="o">=</span> <span class="n">EPSW_IE</span> <span class="o">|</span> <span class="p">(</span><span class="n">EPSW_IM</span> <span class="o">&amp;</span> <span class="n">epsw</span><span class="p">);</span>
	<span class="n">irq_disabled_epsw</span> <span class="o">=</span> <span class="n">EPSW_IE</span> <span class="o">|</span> <span class="n">MN10300_CLI_LEVEL</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_MN10300_WD_TIMER</span>
	<span class="n">__IRQ_STAT</span><span class="p">(</span><span class="n">cpu_id</span><span class="p">,</span> <span class="n">__irq_count</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">irq_enter</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="cm">/* ask the interrupt controller for the next IRQ to process</span>
<span class="cm">		 * - the result we get depends on EPSW.IM</span>
<span class="cm">		 */</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="n">IAGR</span> <span class="o">&amp;</span> <span class="n">IAGR_GN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">irq_disabled_epsw</span><span class="p">);</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>

		<span class="cm">/* restore IRQ controls for IAGR access */</span>
		<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">epsw</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">__mn10300_irq_enabled_epsw</span><span class="p">[</span><span class="n">cpu_id</span><span class="p">]</span> <span class="o">=</span> <span class="n">old_irq_enabled_epsw</span><span class="p">;</span>

	<span class="n">irq_exit</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Display interrupt management information through /proc/interrupts</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_show_interrupts</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="kt">int</span> <span class="n">prec</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_MN10300_WD_TIMER</span>
	<span class="kt">int</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;%*s: &quot;</span><span class="p">,</span> <span class="n">prec</span><span class="p">,</span> <span class="s">&quot;NMI&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">NR_CPUS</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_online</span><span class="p">(</span><span class="n">j</span><span class="p">))</span>
			<span class="n">seq_printf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;%10u &quot;</span><span class="p">,</span> <span class="n">nmi_count</span><span class="p">(</span><span class="n">j</span><span class="p">));</span>
	<span class="n">seq_putc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="sc">&#39;\n&#39;</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;%*s: &quot;</span><span class="p">,</span> <span class="n">prec</span><span class="p">,</span> <span class="s">&quot;ERR&quot;</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;%10u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_err_count</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_HOTPLUG_CPU</span>
<span class="kt">void</span> <span class="nf">migrate_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">self</span><span class="p">,</span> <span class="n">new</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">self</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irqd_is_per_cpu</span><span class="p">(</span><span class="n">data</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">self</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="n">cpumask_intersects</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_affinity</span><span class="p">[</span><span class="n">irq</span><span class="p">],</span> <span class="n">cpu_online_mask</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">cpu_id</span><span class="p">;</span>
			<span class="n">cpu_id</span> <span class="o">=</span> <span class="n">cpumask_first</span><span class="p">(</span><span class="n">cpu_online_mask</span><span class="p">);</span>
			<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* We need to operate irq_affinity_online atomically. */</span>
		<span class="n">arch_local_cli_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">==</span> <span class="n">self</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">x</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

			<span class="n">x</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
			<span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

			<span class="n">new</span> <span class="o">=</span> <span class="n">cpumask_any_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">,</span>
					      <span class="n">cpu_online_mask</span><span class="p">);</span>
			<span class="n">irq_affinity_online</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">new</span><span class="p">;</span>

			<span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">new</span><span class="p">)</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">x</span> <span class="o">&amp;</span> <span class="n">GxICR_LEVEL</span><span class="p">)</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">new</span><span class="p">);</span>

			<span class="n">x</span> <span class="o">&amp;=</span> <span class="n">GxICR_LEVEL</span> <span class="o">|</span> <span class="n">GxICR_ENABLE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GxICR_REQUEST</span><span class="p">)</span>
				<span class="n">x</span> <span class="o">|=</span> <span class="n">GxICR_REQUEST</span> <span class="o">|</span> <span class="n">GxICR_DETECT</span><span class="p">;</span>
			<span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">new</span><span class="p">)</span> <span class="o">=</span> <span class="n">x</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">CROSS_GxICR</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">new</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">arch_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_HOTPLUG_CPU */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
