{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667073500258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667073500263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 16:58:20 2022 " "Processing started: Sat Oct 29 16:58:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667073500263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073500263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj3_phi_equipe0 -c proj3_phi_equipe0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj3_phi_equipe0 -c proj3_phi_equipe0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073500263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667073500616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667073500616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_vendas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_de_vendas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_vendas-comportamento " "Found design unit 1: maquina_de_vendas-comportamento" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508860 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_vendas " "Found entity 1: maquina_de_vendas" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073508860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-comportamento " "Found design unit 1: BO-comportamento" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508862 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073508862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-comportamento " "Found design unit 1: BC-comportamento" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508864 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667073508864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073508864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_de_vendas " "Elaborating entity \"maquina_de_vendas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667073508898 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VT maquina_de_vendas.vhd(11) " "VHDL Signal Declaration warning at maquina_de_vendas.vhd(11): used implicit default value for signal \"VT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667073508904 "|maquina_de_vendas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:inst_BC " "Elaborating entity \"BC\" for hierarchy \"BC:inst_BC\"" {  } { { "maquina_de_vendas.vhd" "inst_BC" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667073508915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:inst_BO " "Elaborating entity \"BO\" for hierarchy \"BO:inst_BO\"" {  } { { "maquina_de_vendas.vhd" "inst_BO" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667073508920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resul_pag BO.vhd(12) " "VHDL Signal Declaration warning at BO.vhd(12): used implicit default value for signal \"resul_pag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667073508922 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resul_troco BO.vhd(12) " "VHDL Signal Declaration warning at BO.vhd(12): used implicit default value for signal \"resul_troco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667073508922 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r BO.vhd(22) " "Verilog HDL or VHDL warning at BO.vhd(22): object \"r\" assigned a value but never read" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667073508923 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "resul_soma BO.vhd(24) " "VHDL Signal Declaration warning at BO.vhd(24): used explicit default value for signal \"resul_soma\" because signal was never assigned a value" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667073508923 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "resul_subt BO.vhd(25) " "VHDL Signal Declaration warning at BO.vhd(25): used explicit default value for signal \"resul_subt\" because signal was never assigned a value" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667073508923 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 BO.vhd(32) " "VHDL Process Statement warning at BO.vhd(32): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667073508923 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 BO.vhd(34) " "VHDL Process Statement warning at BO.vhd(34): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667073508923 "|maquina_de_vendas|BO:inst_BO"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F1 GND " "Pin \"F1\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|F1"} { "Warning" "WMLS_MLS_STUCK_PIN" "F2 GND " "Pin \"F2\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|F2"} { "Warning" "WMLS_MLS_STUCK_PIN" "NT GND " "Pin \"NT\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|NT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[0\] GND " "Pin \"VT\[0\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[1\] GND " "Pin \"VT\[1\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[2\] GND " "Pin \"VT\[2\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[3\] GND " "Pin \"VT\[3\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[4\] GND " "Pin \"VT\[4\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[5\] GND " "Pin \"VT\[5\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[6\] GND " "Pin \"VT\[6\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VT\[7\] GND " "Pin \"VT\[7\]\" is stuck at GND" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667073509316 "|maquina_de_vendas|VT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667073509316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667073509323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667073509470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667073509470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[0\] " "No output dependent on input pin \"V\[0\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[1\] " "No output dependent on input pin \"V\[1\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[2\] " "No output dependent on input pin \"V\[2\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[3\] " "No output dependent on input pin \"V\[3\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[4\] " "No output dependent on input pin \"V\[4\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[5\] " "No output dependent on input pin \"V\[5\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[6\] " "No output dependent on input pin \"V\[6\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[7\] " "No output dependent on input pin \"V\[7\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|V[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[0\] " "No output dependent on input pin \"R1\[0\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[1\] " "No output dependent on input pin \"R1\[1\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[2\] " "No output dependent on input pin \"R1\[2\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[3\] " "No output dependent on input pin \"R1\[3\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[4\] " "No output dependent on input pin \"R1\[4\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[5\] " "No output dependent on input pin \"R1\[5\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[6\] " "No output dependent on input pin \"R1\[6\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1\[7\] " "No output dependent on input pin \"R1\[7\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[0\] " "No output dependent on input pin \"R2\[0\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[1\] " "No output dependent on input pin \"R2\[1\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[2\] " "No output dependent on input pin \"R2\[2\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[3\] " "No output dependent on input pin \"R2\[3\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[4\] " "No output dependent on input pin \"R2\[4\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[5\] " "No output dependent on input pin \"R2\[5\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[6\] " "No output dependent on input pin \"R2\[6\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2\[7\] " "No output dependent on input pin \"R2\[7\]\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1 " "No output dependent on input pin \"B1\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|B1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B2 " "No output dependent on input pin \"B2\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|B2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "maquina_de_vendas.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667073509577 "|maquina_de_vendas|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667073509577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667073509578 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667073509578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667073509578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667073509587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 16:58:29 2022 " "Processing ended: Sat Oct 29 16:58:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667073509587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667073509587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667073509587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667073509587 ""}
