Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Feb  1 09:15:13 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             519 |           95 |
| No           | No                    | Yes                    |            2142 |          452 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            1 |
| Yes          | No                    | Yes                    |            3116 |          545 |
| Yes          | Yes                   | No                     |              62 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                                             Enable Signal                                                            |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~ftdi_clk_i_IBUF_BUFG  | ft600_send_recv/reg_ftdi_wr_n_i_1_n_0                                                                                                | rst_i_IBUF_inst/O                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                1 |              2 |         2.00 |
|  sys_clk/inst/clk_out2 | ft600_send_recv/E[0]                                                                                                                 | rst_i_IBUF_inst/O                                                                                                                        |                1 |              2 |         2.00 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                1 |              2 |         2.00 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1__0_n_0                                    | rst_i_IBUF_inst/O                                                                                                                        |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/row_dct/E[0]                                                                           | rst_i_IBUF_inst/O                                                                                                                        |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1_n_0                                       | rst_i_IBUF_inst/O                                                                                                                        |                2 |              3 |         1.50 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/row_dct/E[0]                                                                           | rst_i_IBUF_inst/O                                                                                                                        |                1 |              3 |         3.00 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              3 |         3.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/quantizer/valid_o_reg_0                                                                | rst_i_IBUF_inst/O                                                                                                                        |                2 |              4 |         2.00 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1__0_n_0                                | rst_i_IBUF_inst/O                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0                                   | rst_i_IBUF_inst/O                                                                                                                        |                3 |              5 |         1.67 |
| ~ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                        |                3 |              7 |         2.33 |
|  ftdi_clk_i_IBUF_BUFG  | ft600_send_recv/reg_ftdi_data_i_n_0                                                                                                  |                                                                                                                                          |                1 |              8 |         8.00 |
|  ftdi_clk_i_IBUF_BUFG  | ft600_send_recv/reg_ftdi_data_i[15]_i_1_n_0                                                                                          |                                                                                                                                          |                1 |              8 |         8.00 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                2 |             10 |         5.00 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                2 |             10 |         5.00 |
|  sys_clk/inst/clk_out2 | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  ftdi_clk_i_IBUF_BUFG  | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  sys_clk/inst/clk_out2 | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                6 |             16 |         2.67 |
|  ftdi_clk_i_IBUF_BUFG  | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                4 |             16 |         4.00 |
|  sys_clk/inst/clk_out2 | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                          |                2 |             20 |        10.00 |
|  ftdi_clk_i_IBUF_BUFG  | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          |                                                                                                                                          |                2 |             20 |        10.00 |
| ~ftdi_clk_i_IBUF_BUFG  | ft600_send_recv/reg_ftdi_data_output[15]_i_1_n_0                                                                                     | rst_i_IBUF_inst/O                                                                                                                        |                6 |             20 |         3.33 |
|  sys_clk/inst/clk_out2 | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]  | input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]            |                3 |             24 |         8.00 |
|  ftdi_clk_i_IBUF_BUFG  | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0] | output_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                6 |             24 |         4.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/pixel_transpose/wr_counter_r                                                           | compression_core/gen_channels[1].channel_inst/pixel_transpose/wr_counter_r[31]_i_1__0_n_0                                                |                6 |             31 |         5.17 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/pixel_transpose/wr_counter_r                                                           | compression_core/gen_channels[0].channel_inst/pixel_transpose/wr_counter_r[31]_i_1_n_0                                                   |                5 |             31 |         6.20 |
|  sys_clk/inst/clk_out2 | cycle_counter[31]_i_1_n_0                                                                                                            | rst_i_IBUF_inst/O                                                                                                                        |                7 |             32 |         4.57 |
|  sys_clk/inst/clk_out2 | uram_read_addr                                                                                                                       | rst_i_IBUF_inst/O                                                                                                                        |                9 |             35 |         3.89 |
|  ftdi_clk_i_IBUF_BUFG  |                                                                                                                                      |                                                                                                                                          |                9 |             40 |         4.44 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_o                                                                  | rst_i_IBUF_inst/O                                                                                                                        |               18 |             64 |         3.56 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/input_sipo_reg/data_o                                                                  | rst_i_IBUF_inst/O                                                                                                                        |               16 |             64 |         4.00 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/col_dct/valid_delay/E[0]                                                               | rst_i_IBUF_inst/O                                                                                                                        |               16 |             72 |         4.50 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/col_dct/valid_delay/E[0]                                                               | rst_i_IBUF_inst/O                                                                                                                        |               14 |             72 |         5.14 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/row_dct/valid_delay/E[0]                                                               | rst_i_IBUF_inst/O                                                                                                                        |               21 |             96 |         4.57 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/row_dct/valid_delay/E[0]                                                               | rst_i_IBUF_inst/O                                                                                                                        |               20 |             96 |         4.80 |
|  sys_clk/inst/clk_out2 | core_data_valid_reg_n_0                                                                                                              | rst_i_IBUF_inst/O                                                                                                                        |               38 |            128 |         3.37 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0                                                           | rst_i_IBUF_inst/O                                                                                                                        |              139 |            576 |         4.14 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1                                                           | rst_i_IBUF_inst/O                                                                                                                        |              134 |            576 |         4.30 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0                                                           | rst_i_IBUF_inst/O                                                                                                                        |              136 |            576 |         4.24 |
|  sys_clk/inst/clk_out2 | compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_1                                                           | rst_i_IBUF_inst/O                                                                                                                        |              126 |            576 |         4.57 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      |                                                                                                                                          |               94 |            877 |         9.33 |
|  sys_clk/inst/clk_out2 |                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                        |              438 |           2095 |         4.78 |
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


