#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 18 02:12:01 2018
# Process ID: 2208
# Current directory: C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.runs/synth_1/top.vds
# Journal file: C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 411.598 ; gain = 98.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/top.v:23]
	Parameter EIGHT bound to: 8'b11111111 
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'beepdiv' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/beepdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'beepdiv' (2#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/beepdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'disdiv' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/disdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'disdiv' (3#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/disdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (4#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/aludec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (5#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/aludec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (6#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (7#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (7#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/datapath.v:23]
	Parameter ZERO bound to: 8'b00000000 
	Parameter ONE bound to: 8'b00000001 
	Parameter TWO bound to: 8'b00000011 
	Parameter EIGHT bound to: 8'b11111111 
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (9#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (10#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (12#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (13#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (14#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (15#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (16#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'compare' (17#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (18#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (18#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (18#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (19#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (20#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux3.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (20#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (20#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (20#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/flopr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (21#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (22#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/test_files/loop.dat' is read successfully [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/imem.v:33]
INFO: [Synth 8-6155] done synthesizing module 'imem' (23#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (24#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (25#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/top.v:97]
INFO: [Synth 8-6155] done synthesizing module 'top' (26#1) [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[31]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[30]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[29]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[28]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[27]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[26]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[25]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[24]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[23]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[22]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[21]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[20]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[19]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[18]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[17]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[16]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[15]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[14]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[13]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[12]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[11]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[10]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 466.633 ; gain = 153.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 466.633 ; gain = 153.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 466.633 ; gain = 153.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 824.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "disop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "disop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RAM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'top'
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	  17 Input     19 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  21 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 8     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	  17 Input     19 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      4 Bit        Muxes := 1     
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module signext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module compare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module mips 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     32 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mips/c/md/controls" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[30]' (FDCE) to 'mips/dp/instrDreg/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[10]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[8]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[9]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[7]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[14]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[15]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[4]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[31]' (FDCE) to 'mips/dp/instrDreg/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[27]' (FDCE) to 'mips/dp/instrDreg/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[26]' (FDCE) to 'mips/dp/instrDreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[28]' (FDCE) to 'mips/dp/instrDreg/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[24]' (FDCE) to 'mips/dp/instrDreg/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[25]' (FDCE) to 'mips/dp/instrDreg/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[19]' (FDCE) to 'mips/dp/instrDreg/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/instrDreg/q_reg[20]' (FDCE) to 'mips/dp/instrDreg/q_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips/dp /instrDreg/\q_reg[18] )
INFO: [Synth 8-3886] merging instance 'mips/dp/saEreg/q_reg[4]' (FDC) to 'mips/dp/saEreg/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/dp/saEreg/q_reg[1]' (FDC) to 'mips/dp/saEreg/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips/dp/saEreg/q_reg[2]' (FDC) to 'mips/dp/saEreg/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips/c/regE/q_reg[8]' (FDC) to 'mips/c/regE/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[1]' (FDC) to 'mips/c/regW/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[2]' (FDC) to 'mips/c/regW/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/c/regE/q_reg[12]' (FDC) to 'mips/c/regW/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/c/regE/q_reg[11]' (FDC) to 'mips/c/regW/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/c/regE/q_reg[6]' (FDC) to 'mips/c/regW/q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips/c/regW/q_reg[1] )
INFO: [Synth 8-3886] merging instance 'mips/dp/rdEreg/q_reg[3]' (FDC) to 'mips/dp/rdEreg/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/dp/writeregMreg/q_reg[3]' (FDC) to 'mips/dp/writeregMreg/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/dp/writeregWreg/q_reg[3]' (FDC) to 'mips/dp/writeregWreg/q_reg[4]'
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module flopenrc.
WARNING: [Synth 8-3332] Sequential element (rsEreg/q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (rsEreg/q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (rtEreg/q_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (rtEreg/q_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (rtEreg/q_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (mips/c/regW/q_reg[1]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'mips/dp/saEreg/q_reg[3]' (FDC) to 'mips/dp/rsEreg/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[4]' (FDC) to 'mips/dp/signimmEreg/q_reg[7]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[7]' (FDC) to 'mips/dp/signimmEreg/q_reg[8]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[8]' (FDC) to 'mips/dp/signimmEreg/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[9]' (FDC) to 'mips/dp/signimmEreg/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[10]' (FDC) to 'mips/dp/signimmEreg/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[14]' (FDC) to 'mips/dp/signimmEreg/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[16]' (FDC) to 'mips/dp/signimmEreg/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[17]' (FDC) to 'mips/dp/signimmEreg/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[18]' (FDC) to 'mips/dp/signimmEreg/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[19]' (FDC) to 'mips/dp/signimmEreg/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[20]' (FDC) to 'mips/dp/signimmEreg/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[21]' (FDC) to 'mips/dp/signimmEreg/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[22]' (FDC) to 'mips/dp/signimmEreg/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[23]' (FDC) to 'mips/dp/signimmEreg/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[24]' (FDC) to 'mips/dp/signimmEreg/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[25]' (FDC) to 'mips/dp/signimmEreg/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[26]' (FDC) to 'mips/dp/signimmEreg/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[27]' (FDC) to 'mips/dp/signimmEreg/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[28]' (FDC) to 'mips/dp/signimmEreg/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[29]' (FDC) to 'mips/dp/signimmEreg/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[30]' (FDC) to 'mips/dp/signimmEreg/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/dp/rsEreg/q_reg[2]' (FDC) to 'mips/dp/rdEreg/q_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+--------------+-----------+----------------------+------------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+-------------+--------------+-----------+----------------------+------------------+
|\mips/dp /rf | rf_reg       | Implied   | 32 x 32              | RAM32M x 18      | 
|top          | dmem/RAM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+-------------+--------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 824.816 ; gain = 511.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 867.566 ; gain = 554.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+--------------+-----------+----------------------+------------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+-------------+--------------+-----------+----------------------+------------------+
|\mips/dp /rf | rf_reg       | Implied   | 32 x 32              | RAM32M x 18      | 
|top          | dmem/RAM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+-------------+--------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[12]' (FDC) to 'mips/dp/rdEreg/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[6]' (FDC) to 'mips/dp/saEreg/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[13]' (FDC) to 'mips/dp/rdEreg/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[11]' (FDC) to 'mips/dp/rdEreg/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips/dp/signimmEreg/q_reg[15]' (FDC) to 'mips/dp/rdEreg/q_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    66|
|3     |LUT1      |     6|
|4     |LUT2      |   155|
|5     |LUT3      |   141|
|6     |LUT4      |   285|
|7     |LUT5      |   419|
|8     |LUT6      |   763|
|9     |MUXF7     |   139|
|10    |MUXF8     |     4|
|11    |RAM128X1D |    32|
|12    |RAM32M    |    18|
|13    |FDCE      |   337|
|14    |FDRE      |    93|
|15    |FDSE      |     2|
|16    |IBUF      |    17|
|17    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          |  2510|
|2     |  c1                |clkdiv                    |    39|
|3     |  c3                |disdiv                    |    24|
|4     |  dmem              |dmem                      |   151|
|5     |  mips              |mips                      |  2145|
|6     |    c               |controller                |   346|
|7     |      regE          |floprc                    |   344|
|8     |      regM          |flopr                     |     1|
|9     |      regW          |flopr__parameterized0     |     1|
|10    |    dp              |datapath                  |  1799|
|11    |      aluoutMreg    |flopr__parameterized1     |   196|
|12    |      aluoutWreg    |flopr__parameterized1_0   |    32|
|13    |      forwardaDmux  |mux2                      |    32|
|14    |      forwardaEmux  |mux3                      |    32|
|15    |      forwardbDmux  |mux2_1                    |    31|
|16    |      forwardbEmux  |mux3_2                    |    32|
|17    |      instrDreg     |flopenrc                  |   418|
|18    |      pcFreg        |flopenr                   |    71|
|19    |      pcaddD        |adder                     |    39|
|20    |      pcaddF        |adder_3                   |     9|
|21    |      pcmux         |mux3_4                    |    32|
|22    |      pcplus4Dreg   |flopenr_5                 |    32|
|23    |      pcplus4Ereg   |floprc__parameterized0    |   102|
|24    |      rdEreg        |floprc__parameterized1    |   179|
|25    |      readdataWreg  |flopr__parameterized1_6   |    64|
|26    |      rf            |regfile                   |    87|
|27    |      rsEreg        |floprc__parameterized1_7  |     4|
|28    |      rtEreg        |floprc__parameterized1_8  |    39|
|29    |      saEreg        |floprc__parameterized1_9  |     7|
|30    |      signimmEreg   |floprc__parameterized0_10 |    71|
|31    |      srcaEreg      |floprc__parameterized0_11 |    64|
|32    |      srcamux       |mux4                      |    32|
|33    |      srcbEreg      |floprc__parameterized0_12 |    64|
|34    |      srcbmux       |mux3_13                   |    32|
|35    |      writedataMreg |flopr__parameterized1_14  |    81|
|36    |      writeregMreg  |flopr__parameterized2     |     9|
|37    |      writeregWreg  |flopr__parameterized2_15  |     8|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 906.629 ; gain = 593.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 906.629 ; gain = 235.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 906.629 ; gain = 593.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 906.629 ; gain = 605.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECHOES/Desktop/pipeline_pj/MIPS_pipeline_32bit/MIPS_pipeline_32bit.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 906.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 18 02:13:18 2018...
