[submodule "sim/verilog-axi"]
	path = sim/verilog-axi
	url = https://github.com/alexforencich/verilog-axi
