<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>数字电子技术理论笔记 - Septemus&#39;s Blog</title><meta name="Description" content="This is my cool site"><meta property="og:title" content="数字电子技术理论笔记" />
<meta property="og:description" content="Warning 此笔记由我个人整理，因此相比教材可能有出入，如果您发现有错误，欢迎和我联系！ Note 此笔记针对西南交通大学2022-2023学年上半学期开设的数" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Septemus.github.io/math_electronic/" /><meta property="og:image" content="https://Septemus.github.io/logo.png"/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-14T10:57:02+08:00" />
<meta property="article:modified_time" content="2023-07-26T17:17:49+08:00" /><meta property="og:site_name" content="Septemus" />
<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content="https://Septemus.github.io/logo.png"/>

<meta name="twitter:title" content="数字电子技术理论笔记"/>
<meta name="twitter:description" content="Warning 此笔记由我个人整理，因此相比教材可能有出入，如果您发现有错误，欢迎和我联系！ Note 此笔记针对西南交通大学2022-2023学年上半学期开设的数"/>
<meta name="application-name" content="Septemus">
<meta name="apple-mobile-web-app-title" content="Septemus"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Septemus.github.io/math_electronic/" /><link rel="prev" href="https://Septemus.github.io/webrtc_communication/" /><link rel="next" href="https://Septemus.github.io/computer_organization_exp1/" /><link rel="stylesheet" href="/css/style.min.css"><link rel="preload" href="/lib/fontawesome-free/all.min.css" as="style" onload="this.onload=null;this.rel='stylesheet'">
        <noscript><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"></noscript><link rel="preload" href="/lib/animate/animate.min.css" as="style" onload="this.onload=null;this.rel='stylesheet'">
        <noscript><link rel="stylesheet" href="/lib/animate/animate.min.css"></noscript><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "数字电子技术理论笔记",
        "inLanguage": "en",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Septemus.github.io\/math_electronic\/"
        },"genre": "posts","wordcount":  11646 ,
        "url": "https:\/\/Septemus.github.io\/math_electronic\/","datePublished": "2023-01-14T10:57:02+08:00","dateModified": "2023-07-26T17:17:49+08:00","publisher": {
            "@type": "Organization",
            "name": ""},"author": {
                "@type": "Person",
                "name": "Septemus"
            },"description": ""
    }
    </script></head>
    <body data-header-desktop="fixed" data-header-mobile="auto"><script type="text/javascript">(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('auto' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : 'auto' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Septemus&#39;s Blog"><span class="header-title-pre"><i class='far fa-kiss-wink-heart fa-fw' aria-hidden='true'></i></span>Septemus</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/about/" title="About me"> About </a><a class="menu-item" href="/posts/" title="My blogs"> Posts </a><a class="menu-item" href="/categories/"> Categories </a><a class="menu-item" href="https://github.com/Septemus/Septemus.github.io" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw' aria-hidden='true'></i>  </a><span class="menu-item delimiter"></span><span class="menu-item search" id="search-desktop">
                        <input type="text" placeholder="Search titles or contents..." id="search-input-desktop">
                        <a href="javascript:void(0);" class="search-button search-toggle" id="search-toggle-desktop" title="Search">
                            <i class="fas fa-search fa-fw" aria-hidden="true"></i>
                        </a>
                        <a href="javascript:void(0);" class="search-button search-clear" id="search-clear-desktop" title="Clear">
                            <i class="fas fa-times-circle fa-fw" aria-hidden="true"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-desktop">
                            <i class="fas fa-spinner fa-fw fa-spin" aria-hidden="true"></i>
                        </span>
                    </span><a href="javascript:void(0);" class="menu-item theme-switch" title="Switch Theme">
                    <i class="fas fa-adjust fa-fw" aria-hidden="true"></i>
                </a></div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Septemus&#39;s Blog"><span class="header-title-pre"><i class='far fa-kiss-wink-heart fa-fw' aria-hidden='true'></i></span>Septemus</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><div class="search-wrapper">
                    <div class="search mobile" id="search-mobile">
                        <input type="text" placeholder="Search titles or contents..." id="search-input-mobile">
                        <a href="javascript:void(0);" class="search-button search-toggle" id="search-toggle-mobile" title="Search">
                            <i class="fas fa-search fa-fw" aria-hidden="true"></i>
                        </a>
                        <a href="javascript:void(0);" class="search-button search-clear" id="search-clear-mobile" title="Clear">
                            <i class="fas fa-times-circle fa-fw" aria-hidden="true"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-mobile">
                            <i class="fas fa-spinner fa-fw fa-spin" aria-hidden="true"></i>
                        </span>
                    </div>
                    <a href="javascript:void(0);" class="search-cancel" id="search-cancel-mobile">
                        Cancel
                    </a>
                </div><a class="menu-item" href="/about/" title="About me">About</a><a class="menu-item" href="/posts/" title="My blogs">Posts</a><a class="menu-item" href="/categories/" title="">Categories</a><a class="menu-item" href="https://github.com/Septemus/Septemus.github.io" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw' aria-hidden='true'></i></a><a href="javascript:void(0);" class="menu-item theme-switch" title="Switch Theme">
                <i class="fas fa-adjust fa-fw" aria-hidden="true"></i>
            </a></div>
    </div>
</header><div class="search-dropdown desktop">
        <div id="search-dropdown-desktop"></div>
    </div>
    <div class="search-dropdown mobile">
        <div id="search-dropdown-mobile"></div>
    </div><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">Contents</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single"><h1 class="single-title animate__animated animate__flipInX">数字电子技术理论笔记</h1><div class="post-meta">
            <div class="post-meta-line"><span class="post-author"><a href="/" title="Author" rel="author" class="author"><i class="fas fa-user-circle fa-fw" aria-hidden="true"></i>Septemus</a></span>&nbsp;<span class="post-category">included in <a href="/categories/college/"><i class="far fa-folder fa-fw" aria-hidden="true"></i>college</a></span></div>
            <div class="post-meta-line"><i class="far fa-calendar-alt fa-fw" aria-hidden="true"></i>&nbsp;<time datetime="2023-01-14">2023-01-14</time>&nbsp;<i class="fas fa-pencil-alt fa-fw" aria-hidden="true"></i>&nbsp;11646 words&nbsp;
                <i class="far fa-clock fa-fw" aria-hidden="true"></i>&nbsp;24 minutes&nbsp;</div>
        </div><div class="featured-image"><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/intel.jpg"
        data-srcset="/images/Mathematical_Electronic/intel.jpg, /images/Mathematical_Electronic/intel.jpg 1.5x, /images/Mathematical_Electronic/intel.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/intel.jpg"
        title="/images/Mathematical_Electronic/intel.jpg" /></div><div class="details toc" id="toc-static"  data-kept="true">
                <div class="details-summary toc-title">
                    <span>Contents</span>
                    <span><i class="details-icon fas fa-angle-right" aria-hidden="true"></i></span>
                </div>
                <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#11-数字信号和数字电路">1.1 数字信号和数字电路</a>
      <ul>
        <li><a href="#111-模拟信号和数字信号">1.1.1 模拟信号和数字信号</a>
          <ul>
            <li><a href="#1111-模拟信号">1.1.1.1 模拟信号</a></li>
            <li><a href="#1112-数字信号">1.1.1.2 数字信号</a></li>
            <li><a href="#1113-模拟信号转换为数字信号">1.1.1.3 模拟信号转换为数字信号</a></li>
          </ul>
        </li>
        <li><a href="#112-数字信号的描述方法">1.1.2 数字信号的描述方法</a></li>
      </ul>
    </li>
    <li><a href="#12-数制">1.2 数制</a>
      <ul>
        <li><a href="#121-二进制数和十进制数转换">1.2.1 二进制数和十进制数转换</a>
          <ul>
            <li><a href="#1211-辗转相除法">1.2.1.1 辗转相除法</a></li>
            <li><a href="#1212-从高到低比较大小">1.2.1.2 从高到低比较大小</a></li>
            <li><a href="#1213-小数的转换">1.2.1.3 小数的转换</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#13-算数运算">1.3 算数运算</a>
      <ul>
        <li><a href="#131-原码反码补码">1.3.1 原码、反码、补码</a>
          <ul>
            <li><a href="#1311-原码">1.3.1.1 原码</a></li>
            <li><a href="#1312-反码">1.3.1.2 反码</a></li>
            <li><a href="#1313-补码">1.3.1.3 补码</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#14-二进制代码">1.4 二进制代码</a>
      <ul>
        <li><a href="#141-bcd码">1.4.1 BCD码</a>
          <ul>
            <li><a href="#1411-各编码特点">1.4.1.1 各编码特点</a></li>
            <li><a href="#1412-用bcd码表示十进制数">1.4.1.2 用BCD码表示十进制数</a></li>
            <li><a href="#1413-二进制码与格雷码的转换">1.4.1.3 二进制码与格雷码的转换</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#15-二值逻辑变量与基本逻辑运算">1.5 二值逻辑变量与基本逻辑运算</a>
      <ul>
        <li><a href="#151-各逻辑门">1.5.1 各逻辑门</a></li>
      </ul>
    </li>
    <li><a href="#16-逻辑函数">1.6 逻辑函数</a>
      <ul>
        <li><a href="#161-表示办法">1.6.1 表示办法</a>
          <ul>
            <li><a href="#1611-真值表">1.6.1.1 真值表</a></li>
            <li><a href="#1612-表达式">1.6.1.2 表达式</a></li>
            <li><a href="#1613-逻辑图">1.6.1.3 逻辑图</a></li>
            <li><a href="#1614-波形图">1.6.1.4 波形图</a></li>
          </ul>
        </li>
        <li><a href="#162-转换">1.6.2 转换</a>
          <ul>
            <li><a href="#1621-真值表rightarrow逻辑图">1.6.2.1 真值表$\rightarrow$逻辑图</a></li>
            <li><a href="#1621-逻辑图rightarrow真值表">1.6.2.1 逻辑图$\rightarrow$真值表</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>

  <ul>
    <li><a href="#21-逻辑代数的基本定理和恒等式">2.1 逻辑代数的基本定理和恒等式</a>
      <ul>
        <li><a href="#211-逻辑代数的基本定律和恒等式">2.1.1 逻辑代数的基本定律和恒等式</a></li>
        <li><a href="#212-逻辑代数的基本规则">2.1.2 逻辑代数的基本规则</a>
          <ul>
            <li><a href="#2121-对偶规则">2.1.2.1 对偶规则</a></li>
            <li><a href="#2122-反演规则">2.1.2.2 反演规则</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#22-逻辑函数表达式的形式">2.2 逻辑函数表达式的形式</a>
      <ul>
        <li><a href="#221-基本形式">2.2.1 基本形式</a>
          <ul>
            <li><a href="#2211-与-或表达式">2.2.1.1 与-或表达式</a></li>
            <li><a href="#2212-或-与表达式">2.2.1.2 或-与表达式</a></li>
            <li><a href="#2213-其他表达式">2.2.1.3 其他表达式</a></li>
          </ul>
        </li>
        <li><a href="#222-最小项与最小项表达式">2.2.2 最小项与最小项表达式</a>
          <ul>
            <li><a href="#2221-最小项的定义">2.2.2.1 最小项的定义</a></li>
            <li><a href="#2222-最小项的性质">2.2.2.2 最小项的性质</a></li>
            <li><a href="#2223-最小项的表示">2.2.2.3 最小项的表示</a></li>
          </ul>
        </li>
        <li><a href="#223-最大项与最大项表达式">2.2.3 最大项与最大项表达式</a>
          <ul>
            <li><a href="#2231-最大项的定义">2.2.3.1 最大项的定义</a></li>
            <li><a href="#2232-最大项的性质">2.2.3.2 最大项的性质</a></li>
            <li><a href="#2233-最大项的表示">2.2.3.3 最大项的表示</a></li>
          </ul>
        </li>
        <li><a href="#224-最小项和最大项的关系">2.2.4 最小项和最大项的关系</a></li>
      </ul>
    </li>
    <li><a href="#23-逻辑函数的代数化简法">2.3 逻辑函数的代数化简法</a>
      <ul>
        <li><a href="#231-逻辑函数的最简形式">2.3.1 逻辑函数的最简形式</a></li>
        <li><a href="#232-代数化简法">2.3.2 代数化简法</a>
          <ul>
            <li><a href="#2321-并项">2.3.2.1 并项</a></li>
            <li><a href="#2322-吸收">2.3.2.2 吸收</a></li>
            <li><a href="#2323-消去">2.3.2.3 消去</a></li>
            <li><a href="#233-形式变化">2.3.3 形式变化</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#24-逻辑函数的卡诺图化简法">2.4 逻辑函数的卡诺图化简法</a>
      <ul>
        <li><a href="#241-用卡诺图表示逻辑函数">2.4.1 用卡诺图表示逻辑函数</a>
          <ul>
            <li><a href="#2411-引出原理">2.4.1.1 引出原理</a></li>
            <li><a href="#2412-形式">2.4.1.2 形式</a></li>
            <li><a href="#2413-画法">2.4.1.3 画法</a></li>
          </ul>
        </li>
        <li><a href="#242-化简">2.4.2 化简</a>
          <ul>
            <li><a href="#2421-步骤">2.4.2.1 步骤</a></li>
            <li><a href="#2422-原则">2.4.2.2 原则</a></li>
          </ul>
        </li>
        <li><a href="#243-无关项">2.4.3 无关项</a></li>
      </ul>
    </li>
    <li><a href="#25-硬件描述语言verilog-hdl基础">2.5 硬件描述语言Verilog HDL基础</a>
      <ul>
        <li><a href="#251-基本语法规则">2.5.1 基本语法规则</a>
          <ul>
            <li><a href="#2511-间隔符">2.5.1.1 间隔符</a></li>
            <li><a href="#2512-注释符">2.5.1.2 注释符</a></li>
            <li><a href="#2513-标识符">2.5.1.3 标识符</a></li>
            <li><a href="#2514-关键字">2.5.1.4 关键字</a></li>
            <li><a href="#2515-逻辑值集合">2.5.1.5 逻辑值集合</a></li>
            <li><a href="#2516-常量">2.5.1.6 常量</a></li>
            <li><a href="#2517-变量的数据类型">2.5.1.7 变量的数据类型</a></li>
          </ul>
        </li>
        <li><a href="#253-运算符及优先级">2.5.3 运算符及优先级</a></li>
        <li><a href="#254-门级元件">2.5.4 门级元件</a></li>
        <li><a href="#255-程序的基本结构">2.5.5 程序的基本结构</a>
          <ul>
            <li><a href="#2551-电路模块定义的一般结构">2.5.5.1 电路模块定义的一般结构</a></li>
            <li><a href="#2552-描述风格">2.5.5.2 描述风格</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>

  <ul>
    <li><a href="#41-组合逻辑电路的分析">4.1 组合逻辑电路的分析</a>
      <ul>
        <li><a href="#411-定义">4.1.1 定义</a></li>
        <li><a href="#412-结构特征">4.1.2 结构特征</a></li>
        <li><a href="#413-分析步骤">4.1.3 分析步骤</a></li>
      </ul>
    </li>
    <li><a href="#42-组合逻辑电路的设计">4.2 组合逻辑电路的设计</a>
      <ul>
        <li><a href="#421-步骤">4.2.1 步骤</a></li>
      </ul>
    </li>
    <li><a href="#43-组合逻辑电路中的竞争和冒险">4.3 组合逻辑电路中的竞争和冒险</a>
      <ul>
        <li><a href="#431-原因">4.3.1 原因</a></li>
        <li><a href="#432-检查方法">4.3.2 检查方法</a>
          <ul>
            <li><a href="#4321-代数法">4.3.2.1 代数法</a></li>
            <li><a href="#4322-卡诺图">4.3.2.2 卡诺图</a></li>
          </ul>
        </li>
        <li><a href="#433-消除办法">4.3.3 消除办法</a>
          <ul>
            <li><a href="#4331-发现并消除互补变量">4.3.3.1 发现并消除互补变量</a></li>
            <li><a href="#4332-增加乘积项">4.3.3.2 增加乘积项</a></li>
            <li><a href="#4333-输出端并联电容器">4.3.3.3 输出端并联电容器</a></li>
            <li><a href="#4334-引入选通封锁脉冲">4.3.3.4 引入选通/封锁脉冲</a></li>
            <li><a href="#4335-接入滤波电路">4.3.3.5 接入滤波电路</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#44-若干典型的组合逻辑电路">4.4 若干典型的组合逻辑电路</a>
      <ul>
        <li><a href="#441-编码器">4.4.1 编码器</a>
          <ul>
            <li><a href="#4411-分类">4.4.1.1 分类</a></li>
            <li><a href="#4412-典型">4.4.1.2 典型</a></li>
          </ul>
        </li>
        <li><a href="#442-译码器数据分配器">4.4.2 译码器/数据分配器</a>
          <ul>
            <li><a href="#4421-2线-4线译码器74hc139">4.4.2.1 2线-4线译码器（74HC139）</a></li>
            <li><a href="#4422-3线-8线译码器74hc138">4.4.2.2 3线-8线译码器（74HC138)</a></li>
            <li><a href="#4423-应用">4.4.2.3 应用</a></li>
            <li><a href="#4424-七段显示译码器74hc4511">4.4.2.4 七段显示译码器(74HC4511)</a></li>
          </ul>
        </li>
        <li><a href="#443-数据选择器">4.4.3 数据选择器</a>
          <ul>
            <li><a href="#4431-2选1数据选择器">4.4.3.1 2选1数据选择器</a></li>
            <li><a href="#4432-4选1数据选择器">4.4.3.2 4选1数据选择器</a></li>
            <li><a href="#4433-8选1数据选择器74hc151">4.4.3.3 8选1数据选择器(74HC151)</a></li>
            <li><a href="#4434-数据选择器构成查找表lut">4.4.3.4 数据选择器构成查找表LUT</a></li>
            <li><a href="#4435-利用数据选择器实现函数的一般步骤变量数选通端数">4.4.3.5 利用数据选择器实现函数的一般步骤:（变量数=选通端数）</a></li>
          </ul>
        </li>
        <li><a href="#444-数值比较器">4.4.4 数值比较器</a>
          <ul>
            <li><a href="#4441-一位数值比较器">4.4.4.1 一位数值比较器</a>
              <ul>
                <li><a href="#44411-真值表">4.4.4.1.1 真值表</a></li>
                <li><a href="#44412-表达式">4.4.4.1.2 表达式</a></li>
                <li><a href="#44413-逻辑图">4.4.4.1.3 逻辑图</a></li>
              </ul>
            </li>
            <li><a href="#4442-两位数值比较器">4.4.4.2 两位数值比较器</a>
              <ul>
                <li><a href="#44421-真值表">4.4.4.2.1 真值表</a></li>
                <li><a href="#44422-表达式">4.4.4.2.2 表达式</a></li>
                <li><a href="#44423-逻辑图">4.4.4.2.3 逻辑图</a></li>
              </ul>
            </li>
            <li><a href="#4443-四位数据比较器">4.4.4.3 四位数据比较器</a></li>
          </ul>
        </li>
        <li><a href="#4444-拓展">4.4.4.4 拓展</a>
          <ul>
            <li>
              <ul>
                <li><a href="#44441-串联">4.4.4.4.1 串联</a></li>
                <li><a href="#44442-并联">4.4.4.4.2 并联</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#445-算术运算电路">4.4.5 算术运算电路</a>
          <ul>
            <li><a href="#4451-半加器">4.4.5.1 半加器</a>
              <ul>
                <li><a href="#44511-真值表">4.4.5.1.1 真值表</a></li>
                <li><a href="#44512-表达式">4.4.5.1.2 表达式</a></li>
                <li><a href="#44513-逻辑图">4.4.5.1.3 逻辑图</a></li>
              </ul>
            </li>
            <li><a href="#4452-全加器">4.4.5.2 全加器</a>
              <ul>
                <li><a href="#44521-真值表">4.4.5.2.1 真值表</a></li>
                <li><a href="#44522-表达式">4.4.5.2.2 表达式</a></li>
                <li><a href="#44523-逻辑图">4.4.5.2.3 逻辑图</a></li>
              </ul>
            </li>
            <li><a href="#4453-串行进位多位加法器">4.4.5.3 串行进位多位加法器</a></li>
            <li><a href="#4454-减法器">4.4.5.4 减法器</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#46-组合逻辑电路的行为级建模">4.6 组合逻辑电路的行为级建模</a>
      <ul>
        <li><a href="#461-if-else语句">4.6.1 if-else语句</a></li>
        <li><a href="#462-case语句">4.6.2 case语句</a>
          <ul>
            <li><a href="#4621">4.6.2.1</a></li>
            <li><a href="#4622">4.6.2.2</a></li>
          </ul>
        </li>
        <li><a href="#463-for语句">4.6.3 for语句</a></li>
        <li><a href="#464-条件运算符">4.6.4 条件运算符</a></li>
        <li><a href="#465-模块化设计方法">4.6.5 模块化设计方法</a>
          <ul>
            <li><a href="#4651-四位全加器">4.6.5.1 四位全加器</a>
              <ul>
                <li><a href="#46511-半加器">4.6.5.1.1 半加器</a></li>
                <li><a href="#46512-全加器">4.6.5.1.2 全加器</a></li>
                <li><a href="#46513-四位全加器">4.6.5.1.3 四位全加器</a></li>
              </ul>
            </li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>

  <ul>
    <li><a href="#51-双稳态电路">5.1 双稳态电路</a>
      <ul>
        <li><a href="#511-基本的双稳态电路">5.1.1 基本的双稳态电路</a></li>
      </ul>
    </li>
    <li><a href="#52-sr锁存器">5.2 SR锁存器</a>
      <ul>
        <li><a href="#521-基本sr锁存器">5.2.1 基本SR锁存器</a>
          <ul>
            <li><a href="#5211-工作原理">5.2.1.1 工作原理</a></li>
            <li><a href="#5212-真值表">5.2.1.2 真值表</a></li>
            <li><a href="#5213-变种">5.2.1.3 变种</a></li>
            <li><a href="#5214-规律">5.2.1.4 规律</a></li>
            <li><a href="#5215-运用">5.2.1.5 运用</a></li>
          </ul>
        </li>
        <li><a href="#522-门控sr锁存器">5.2.2 门控SR锁存器</a></li>
      </ul>
    </li>
    <li><a href="#53-d锁存器">5.3 D锁存器</a>
      <ul>
        <li><a href="#531-电路结构">5.3.1 电路结构</a></li>
        <li><a href="#532-逻辑功能">5.3.2 逻辑功能</a></li>
      </ul>
    </li>
    <li><a href="#54-触发器的电路结构和工作原理">5.4 触发器的电路结构和工作原理</a>
      <ul>
        <li><a href="#541-d触发器">5.4.1 D触发器</a>
          <ul>
            <li><a href="#5411-电路结构">5.4.1.1 电路结构</a></li>
            <li><a href="#5412-d触发器工作原理">5.4.1.2 D触发器工作原理</a>
              <ul>
                <li><a href="#54121-特性表">5.4.1.2.1 特性表</a></li>
                <li><a href="#54122-特性方程">5.4.1.2.2 特性方程</a></li>
                <li><a href="#54123-状态图">5.4.1.2.3 状态图</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#542-jk触发器">5.4.2 JK触发器</a>
          <ul>
            <li><a href="#5421-工作原理">5.4.2.1 工作原理</a>
              <ul>
                <li><a href="#54211-特性表">5.4.2.1.1 特性表</a></li>
                <li><a href="#54212-特性方程">5.4.2.1.2 特性方程</a></li>
                <li><a href="#54212-状态转移图">5.4.2.1.2 状态转移图</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#543-t触发器">5.4.3 T触发器</a>
          <ul>
            <li><a href="#5431-工作原理">5.4.3.1 工作原理</a>
              <ul>
                <li><a href="#54311-特性表">5.4.3.1.1 特性表</a></li>
                <li><a href="#54312-特性方程">5.4.3.1.2 特性方程</a></li>
                <li><a href="#54313-状态转移图">5.4.3.1.3 状态转移图</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#544-sr触发器">5.4.4 SR触发器</a>
          <ul>
            <li><a href="#5441-特性表">5.4.4.1 特性表</a></li>
            <li><a href="#5442-特性方程">5.4.4.2 特性方程</a></li>
            <li><a href="#5443-状态转移图">5.4.4.3 状态转移图</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#55-d触发器转换">5.5 D触发器转换</a>
      <ul>
        <li><a href="#551-d触发器构成jk触发器">5.5.1 D触发器构成JK触发器</a></li>
        <li><a href="#552-d触发器构成t触发器">5.5.2 D触发器构成T触发器</a></li>
      </ul>
    </li>
  </ul>

  <ul>
    <li><a href="#61-时序逻辑电路的基本概念">6.1 时序逻辑电路的基本概念</a>
      <ul>
        <li><a href="#611-时序逻辑电路的模型与分类">6.1.1 时序逻辑电路的模型与分类</a>
          <ul>
            <li><a href="#6111-时序电路的基本结构">6.1.1.1 时序电路的基本结构</a></li>
            <li><a href="#6112-时序逻辑电路的分类">6.1.1.2 时序逻辑电路的分类</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#62-同步-时序逻辑电路的分析">6.2 同步 时序逻辑电路的分析</a>
      <ul>
        <li><a href="#621-逻辑方程组">6.2.1 逻辑方程组</a>
          <ul>
            <li><a href="#622-表达过程">6.2.2 表达过程</a></li>
            <li><a href="#6221-例">6.2.2.1 例</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#63-同步-时序逻辑电路的设计">6.3 同步 时序逻辑电路的设计</a>
      <ul>
        <li><a href="#631-设计同步时序逻辑电路的一般步骤">6.3.1 设计同步时序逻辑电路的一般步骤</a>
          <ul>
            <li><a href="#6311-根据给定的逻辑功能建立原始状态图和原始状态表">6.3.1.1 根据给定的逻辑功能建立原始状态图和原始状态表</a></li>
            <li><a href="#6312-状态化简-----求出最简状态图">6.3.1.2 状态化简&mdash;&ndash;求出最简状态图</a></li>
            <li><a href="#6313-状态编码状态分配">6.3.1.3 状态编码（状态分配）</a></li>
            <li><a href="#6314-选择触发器的类型">6.3.1.4 选择触发器的类型</a></li>
            <li><a href="#6315-求出电路的激励方程和输出方程">6.3.1.5 求出电路的激励方程和输出方程</a></li>
            <li><a href="#6316-画出逻辑图并检查自启动能力">6.3.1.6 画出逻辑图并检查自启动能力</a></li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#65-若干典型的时序逻辑电路">6.5 若干典型的时序逻辑电路</a>
      <ul>
        <li><a href="#651-寄存器和移位寄存器">6.5.1 寄存器和移位寄存器</a>
          <ul>
            <li><a href="#6511-8位cmos寄存器74hc374">6.5.1.1 8位CMOS寄存器74HC374</a></li>
            <li><a href="#6512-移位寄存器">6.5.1.2 移位寄存器</a>
              <ul>
                <li><a href="#65121-基本移位寄存器">6.5.1.2.1 基本移位寄存器</a></li>
                <li><a href="#65122-多功能双向移位寄存器">6.5.1.2.2 多功能双向移位寄存器</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#652-计数器">6.5.2 计数器</a>
          <ul>
            <li><a href="#6521-二进制计数器">6.5.2.1 二进制计数器</a>
              <ul>
                <li><a href="#65211-74lvc161">6.5.2.1.1 74LVC161</a></li>
              </ul>
            </li>
          </ul>
        </li>
      </ul>
    </li>
    <li><a href="#67-用verilog-hdl描述时序逻辑电路">6.7 用Verilog HDL描述时序逻辑电路</a>
      <ul>
        <li><a href="#671-移位寄存器">6.7.1 移位寄存器</a></li>
        <li><a href="#672-计数器">6.7.2 计数器</a></li>
        <li><a href="#673-状态转换图">6.7.3 状态转换图</a></li>
      </ul>
    </li>
  </ul>

  <ul>
    <li><a href="#71-只读存储器-rom">7.1 只读存储器 (ROM）</a>
      <ul>
        <li><a href="#711-基本概念">7.1.1 基本概念</a></li>
      </ul>
    </li>
    <li><a href="#72-随机存取存储器-ram">7.2 随机存取存储器 (RAM)</a>
      <ul>
        <li><a href="#721-静态随机存取存储器sram">7.2.1 静态随机存取存储器(SRAM)</a></li>
        <li><a href="#723-动态随机存取存储器dram">7.2.3 动态随机存取存储器(DRAM)</a>
          <ul>
            <li><a href="#7231-写操作">7.2.3.1 写操作</a></li>
            <li><a href="#7232-读操作">7.2.3.2 读操作</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
            </div><div class="content" id="content"><p><div class="details admonition warning">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-exclamation-triangle fa-fw" aria-hidden="true"></i>Warning<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">此笔记由我个人整理，因此相比教材可能有出入，如果您发现有错误，欢迎和我联系！</div>
        </div>
    </div>
<div class="details admonition note">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-pencil-alt fa-fw" aria-hidden="true"></i>Note<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">此笔记针对西南交通大学2022-2023学年上半学期开设的数电理论课。</div>
        </div>
    </div></p>
<blockquote>
<h1 id="1-数字逻辑概论">1 数字逻辑概论</h1>
</blockquote>
<blockquote>
<h2 id="11-数字信号和数字电路">1.1 数字信号和数字电路</h2>
</blockquote>
<blockquote>
<h3 id="111-模拟信号和数字信号">1.1.1 模拟信号和数字信号</h3>
</blockquote>
<blockquote>
<h4 id="1111-模拟信号">1.1.1.1 模拟信号</h4>
</blockquote>
<p>模拟信号是时间和数值均连续变化的电信号，如正弦波、三角波等</p>
<blockquote>
<h4 id="1112-数字信号">1.1.1.2 数字信号</h4>
</blockquote>
<p>数字信号是在时间上和数值上均是离散的信号。</p>
<blockquote>
<h4 id="1113-模拟信号转换为数字信号">1.1.1.3 模拟信号转换为数字信号</h4>
</blockquote>
<p>处理过程包括：采样、量化、编码。</p>
<blockquote>
<h3 id="112-数字信号的描述方法">1.1.2 数字信号的描述方法</h3>
</blockquote>
<p>周期 (T) &mdash;- 表示两个相邻脉冲之间的时间间隔</p>
<p>脉冲宽度 ($t_{w}$)&mdash;- 脉冲幅值的50%的两个时间所跨越的时间</p>
<p>占空比 Q &mdash;&ndash; 表示脉冲宽度占整个周期的百分比</p>
<p>上升时间$t_{r}$ 和下降时间$t_{f}$ &mdash;-从脉冲幅值的10%到90% 上升</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/wave1.jpg"
        data-srcset="/images/Mathematical_Electronic/wave1.jpg, /images/Mathematical_Electronic/wave1.jpg 1.5x, /images/Mathematical_Electronic/wave1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/wave1.jpg"
        title="wave1" /></p>
<blockquote>
<h2 id="12-数制">1.2 数制</h2>
</blockquote>
<blockquote>
<h3 id="121-二进制数和十进制数转换">1.2.1 二进制数和十进制数转换</h3>
</blockquote>
<blockquote>
<h4 id="1211-辗转相除法">1.2.1.1 辗转相除法</h4>
</blockquote>
<p>将十进制数连续不断地除以2 , 直至商为零，所得余数由低位到高位排列，即为所求二进制数。</p>
<blockquote>
<h4 id="1212-从高到低比较大小">1.2.1.2 从高到低比较大小</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg2.jpg"
        data-srcset="/images/Mathematical_Electronic/eg2.jpg, /images/Mathematical_Electronic/eg2.jpg 1.5x, /images/Mathematical_Electronic/eg2.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg2.jpg"
        title="eg2" /></p>
<blockquote>
<h4 id="1213-小数的转换">1.2.1.3 小数的转换</h4>
</blockquote>
<p>对于二进制的小数部分可写成
$$N_{D} = b_{-1} \times 2^{-1} + b_{-2} \times 2^{-2} + \cdots + b_{-(n-1)} \times 2^{-(n-1)} + b_{-n} \times 2^{-n} \tag{1} $$</p>
<p>将上式两边分别乘以2，得</p>
<p>$$2 \times N_{D} = b_{-1} \times 2^{0} + b_{-2} \times 2^{-1} + \cdots + b_{-(n-1)} \times 2^{-(n-2)} + b_{-n} \times 2^{-(n-1)} \tag{2} $$</p>
<p>由此可见，将十进制小数乘以2，所得乘积的整数即为 $b_1$,不难推知，将十进制小数每次减掉上次所得积中的整数再乘以2，直到满足误差要求进行“四舍五入&quot;为止，就可完成由十进制小数转换成二进制小数。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg1.jpg"
        data-srcset="/images/Mathematical_Electronic/eg1.jpg, /images/Mathematical_Electronic/eg1.jpg 1.5x, /images/Mathematical_Electronic/eg1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg1.jpg"
        title="eg1" /></p>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">对于八进制和十六进制小数，转换时，由小数点开始，整数部分自右向左，小数部分自左向右，三/四位一组，不够三/四位的添零补齐，则每三/四位二进制数表示一位八/十六进制数</div>
        </div>
    </div>
<blockquote>
<h2 id="13-算数运算">1.3 算数运算</h2>
</blockquote>
<blockquote>
<h3 id="131-原码反码补码">1.3.1 原码、反码、补码</h3>
</blockquote>
<blockquote>
<h4 id="1311-原码">1.3.1.1 原码</h4>
</blockquote>
<p>原码表示办法：正数符号位是0，负数符号位是1，数值用其绝对值的二进制数表示。例如
$$ +5 = \boxed{0}101 \tag{1}$$
$$ -5 = \boxed{1}101 \tag{2}$$</p>
<blockquote>
<h4 id="1312-反码">1.3.1.2 反码</h4>
</blockquote>
<p>反码又称为“1的补码”，正数的反码与正码相同。求二进制负数的反码的简单办法是，符号位不变，将原码的数值逐位求反得到。</p>
<blockquote>
<h4 id="1313-补码">1.3.1.3 补码</h4>
</blockquote>
<p>补码即为反码的最低位加1所得的数</p>
<blockquote>
<h2 id="14-二进制代码">1.4 二进制代码</h2>
</blockquote>
<p>编码:以一定的规则编制代码来区分和表示不同的数值、字母、符号等信息的过程。</p>
<p>二进制代码的位数(n),与需要编码的事件（或信息）的个数(N)之间应满足以下关系： $$2^{n-1}≤N≤2^{n}$$</p>
<blockquote>
<h3 id="141-bcd码">1.4.1 BCD码</h3>
</blockquote>
<p>从4 位二进制数16种代码中,选择10种来表示0~9个数码的方案有很多种。每种方案产生一种BCD码。</p>
<table>
<thead>
<tr>
<th>BCD码十进制数码</th>
<th>8421码</th>
<th>2421 码</th>
<th>5421 码</th>
<th>余3码</th>
<th>余3循环码</th>
<th>格雷码</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0011</td>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0001</td>
<td>0001</td>
<td>0100</td>
<td>0110</td>
<td>0001</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0010</td>
<td>0010</td>
<td>0101</td>
<td>0111</td>
<td>0011</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0011</td>
<td>0011</td>
<td>0110</td>
<td>0101</td>
<td>0010</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0100</td>
<td>0100</td>
<td>0111</td>
<td>0100</td>
<td>0110</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>1011</td>
<td>1000</td>
<td>1000</td>
<td>1100</td>
<td>0111</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>1100</td>
<td>1001</td>
<td>1001</td>
<td>1101</td>
<td>0101</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>1101</td>
<td>1010</td>
<td>1010</td>
<td>1111</td>
<td>0100</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>1110</td>
<td>1011</td>
<td>1011</td>
<td>1110</td>
<td>1100</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1111</td>
<td>1100</td>
<td>1100</td>
<td>1010</td>
<td>1101</td>
</tr>
<tr>
<td>10</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1111</td>
</tr>
<tr>
<td>11</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1110</td>
</tr>
<tr>
<td>12</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1010</td>
</tr>
<tr>
<td>13</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1011</td>
</tr>
<tr>
<td>14</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1001</td>
</tr>
<tr>
<td>15</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>\</td>
<td>1000</td>
</tr>
</tbody>
</table>
<blockquote>
<h4 id="1411-各编码特点">1.4.1.1 各编码特点</h4>
</blockquote>
<ul>
<li>
<p>有权码：编码的每一位有固定的权值</p>
</li>
<li>
<p>无权码：编码没有固定的权值</p>
<ul>
<li>余3码的特点:当两个十进制的和是10时，相应的二进制和正
好是16，于是可自动产生进位信号,而不需修正.1和9, 2和8,…..6和
4的余3码。便于求10的补码。（本质上一个数的余3码就是这个数加上3的8421码）</li>
<li>格雷码：任何两个相邻代码之间仅有一位不同。</li>
<li>余3码循环码：相邻的两个代码之间仅一位的状态不同。按余3
码循环码组成计数器时，每次转换过程只有一个触发器翻转，译
码时不会发生竞争－冒险现象。（本质上一个数的余3循环码就是这个数加上3的格雷码）</li>
</ul>
</li>
</ul>
<blockquote>
<h4 id="1412-用bcd码表示十进制数">1.4.1.2 用BCD码表示十进制数</h4>
</blockquote>
<p>对于一个多位的十进制数，需要有与十进制位数相同的几组BCD代码来表示。例如：</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg3.jpg"
        data-srcset="/images/Mathematical_Electronic/eg3.jpg, /images/Mathematical_Electronic/eg3.jpg 1.5x, /images/Mathematical_Electronic/eg3.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg3.jpg"
        title="eg3" /></p>
<blockquote>
<h4 id="1413-二进制码与格雷码的转换">1.4.1.3 二进制码与格雷码的转换</h4>
</blockquote>
<ol>
<li>
<p>二进制码$\rightarrow$格雷码</p>
<ul>
<li>
<p>格雷码的最高位（最左边）与二进制码的最高位相同。</p>
</li>
<li>
<p>从左到右，逐一将二进制码相邻的两位相加（舍去进位），作为格雷码的下一位。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg4.jpg"
        data-srcset="/images/Mathematical_Electronic/eg4.jpg, /images/Mathematical_Electronic/eg4.jpg 1.5x, /images/Mathematical_Electronic/eg4.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg4.jpg"
        title="eg4" /></p>
</li>
</ul>
</li>
<li>
<p>格雷码$\rightarrow$二进制码</p>
<ul>
<li>
<p>二进制码的最高位（最左边）与格雷码的最高位相同。</p>
</li>
<li>
<p>将产生的每一位二进制码，与下一位相邻的格雷码相加（舍去进位），作为二进制码的下一位。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg5.jpg"
        data-srcset="/images/Mathematical_Electronic/eg5.jpg, /images/Mathematical_Electronic/eg5.jpg 1.5x, /images/Mathematical_Electronic/eg5.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg5.jpg"
        title="eg5" /></p>
</li>
</ul>
</li>
</ol>
<blockquote>
<h2 id="15-二值逻辑变量与基本逻辑运算">1.5 二值逻辑变量与基本逻辑运算</h2>
</blockquote>
<p>逻辑运算的描述方式:逻辑代数表达式、真值表、逻辑图、卡诺图、波形图和硬件描述语言（HDL) 等。</p>
<blockquote>
<h3 id="151-各逻辑门">1.5.1 各逻辑门</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/logicdoor1.webp"
        data-srcset="/images/Mathematical_Electronic/logicdoor1.webp, /images/Mathematical_Electronic/logicdoor1.webp 1.5x, /images/Mathematical_Electronic/logicdoor1.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/logicdoor1.webp"
        title="ld1" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/logicdoor2.webp"
        data-srcset="/images/Mathematical_Electronic/logicdoor2.webp, /images/Mathematical_Electronic/logicdoor2.webp 1.5x, /images/Mathematical_Electronic/logicdoor2.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/logicdoor2.webp"
        title="ld2" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/logicdoor3.webp"
        data-srcset="/images/Mathematical_Electronic/logicdoor3.webp, /images/Mathematical_Electronic/logicdoor3.webp 1.5x, /images/Mathematical_Electronic/logicdoor3.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/logicdoor3.webp"
        title="ld3" /></p>
<blockquote>
<h2 id="16-逻辑函数">1.6 逻辑函数</h2>
</blockquote>
<p>描述输入变量和输出变量之间的因果关系称为逻辑函数</p>
<blockquote>
<h3 id="161-表示办法">1.6.1 表示办法</h3>
</blockquote>
<blockquote>
<h4 id="1611-真值表">1.6.1.1 真值表</h4>
</blockquote>
<blockquote>
<h4 id="1612-表达式">1.6.1.2 表达式</h4>
</blockquote>
<p>逻辑表达式是用与、或、非等运算组合起来，表示逻辑函数与逻辑变量之间关系的逻辑代数式。</p>
<ol>
<li>只写使输出变量为1的项</li>
<li>每项之中，变量之间是与的关系</li>
<li>变量为1的用原变量，变量为0的用反变量</li>
<li>项与项之间是或的关系</li>
</ol>
<blockquote>
<h4 id="1613-逻辑图">1.6.1.3 逻辑图</h4>
</blockquote>
<p>用与、或、非等逻辑符号表示逻辑函数中各变量之间的逻辑关系所得到的图形称为逻辑图</p>
<p>思路：将逻辑函数式中所有的与、或、非运算符号用相应的逻辑符号代替，并按照逻辑运算的先后次序将这些逻辑符号连接起来，就得到图电路所对应的逻辑图</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg6.jpg"
        data-srcset="/images/Mathematical_Electronic/eg6.jpg, /images/Mathematical_Electronic/eg6.jpg 1.5x, /images/Mathematical_Electronic/eg6.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg6.jpg"
        title="eg6" /></p>
<blockquote>
<h4 id="1614-波形图">1.6.1.4 波形图</h4>
</blockquote>
<p>用输入端在不同逻辑信号作用下所对应的输出信号的波形图，表示电路的逻辑关系</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg7.jpg"
        data-srcset="/images/Mathematical_Electronic/eg7.jpg, /images/Mathematical_Electronic/eg7.jpg 1.5x, /images/Mathematical_Electronic/eg7.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg7.jpg"
        title="eg7" /></p>
<blockquote>
<h3 id="162-转换">1.6.2 转换</h3>
</blockquote>
<blockquote>
<h4 id="1621-真值表rightarrow逻辑图">1.6.2.1 真值表$\rightarrow$逻辑图</h4>
</blockquote>
<ol>
<li>根据真值表写出逻辑表达式</li>
<li>化简逻辑表达式</li>
<li>根据表达式画出逻辑图</li>
</ol>
<blockquote>
<h4 id="1621-逻辑图rightarrow真值表">1.6.2.1 逻辑图$\rightarrow$真值表</h4>
</blockquote>
<ol>
<li>根据逻辑图逐级写出表达式</li>
<li>化简变换求最简与或式</li>
<li>将输入变量的所有取值逐一代入表达式得真值表</li>
</ol>
<blockquote>
<h1 id="2-逻辑代数与硬件描述语言">2 逻辑代数与硬件描述语言</h1>
</blockquote>
<blockquote>
<h2 id="21-逻辑代数的基本定理和恒等式">2.1 逻辑代数的基本定理和恒等式</h2>
</blockquote>
<blockquote>
<h3 id="211-逻辑代数的基本定律和恒等式">2.1.1 逻辑代数的基本定律和恒等式</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/logic_algebra_rules.jpg"
        data-srcset="/images/Mathematical_Electronic/logic_algebra_rules.jpg, /images/Mathematical_Electronic/logic_algebra_rules.jpg 1.5x, /images/Mathematical_Electronic/logic_algebra_rules.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/logic_algebra_rules.jpg"
        title="rules" /></p>
<blockquote>
<h3 id="212-逻辑代数的基本规则">2.1.2 逻辑代数的基本规则</h3>
</blockquote>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">对偶和反演的区别在于对偶不会把原变量换成反变量</div>
        </div>
    </div>
<blockquote>
<h4 id="2121-对偶规则">2.1.2.1 对偶规则</h4>
</blockquote>
<p>对于任何逻辑函数式，若将其中的与（•）换成或（+），或（+）换成与（•）；并将1换成0，0换成1；那么，所得的新的函数式就是L的对偶式，记作$L&rsquo;$。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg8.jpg"
        data-srcset="/images/Mathematical_Electronic/eg8.jpg, /images/Mathematical_Electronic/eg8.jpg 1.5x, /images/Mathematical_Electronic/eg8.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg8.jpg"
        title="eg8" /></p>
<p>当某个逻辑恒等式成立时，则该恒等式两侧的对偶式也相等。这就是对偶规则。利用对偶规则，可从已知公式中得到更多的运算公式.</p>
<blockquote>
<h4 id="2122-反演规则">2.1.2.2 反演规则</h4>
</blockquote>
<p>对于任意一个逻辑表达式L，若将其中所有的与（•）换成或（+），或（+）换成与（•）；原变量换为反变量，反变量换为原变量；将1换成0，0换成1；则得到的结果就是原函数的反函数。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg_re.jpg"
        data-srcset="/images/Mathematical_Electronic/eg_re.jpg, /images/Mathematical_Electronic/eg_re.jpg 1.5x, /images/Mathematical_Electronic/eg_re.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg_re.jpg"
        title="eg_re" /></p>
<blockquote>
<h2 id="22-逻辑函数表达式的形式">2.2 逻辑函数表达式的形式</h2>
</blockquote>
<blockquote>
<h3 id="221-基本形式">2.2.1 基本形式</h3>
</blockquote>
<blockquote>
<h4 id="2211-与-或表达式">2.2.1.1 与-或表达式</h4>
</blockquote>
<p>若干与项进行或逻辑运算构成的表达式。由与运算符和或运算符连接起来。如：
$$ L = A \cdot C + \bar{C} \cdot D $$</p>
<blockquote>
<h4 id="2212-或-与表达式">2.2.1.2 或-与表达式</h4>
</blockquote>
<p>若干或项进行与逻辑运算构成的表达式。由或运算符和与运算符连接起来。如：
$$ L = ( A + C ) \cdot ( B + \bar{C} ) \cdot D $$</p>
<blockquote>
<h4 id="2213-其他表达式">2.2.1.3 其他表达式</h4>
</blockquote>
<blockquote>
<h3 id="222-最小项与最小项表达式">2.2.2 最小项与最小项表达式</h3>
</blockquote>
<blockquote>
<h4 id="2221-最小项的定义">2.2.2.1 最小项的定义</h4>
</blockquote>
<p>n个变量$X_{1}, X_{2}, …, X_{n}$的最小项是n个因子的乘积，乘积中包含了全部n个变量，每个变量都以它的原变量或非变量的形式在乘积项中出现，且仅出现一次。一般n个变量的最小项应有$2^{n}$个</p>
<blockquote>
<h4 id="2222-最小项的性质">2.2.2.2 最小项的性质</h4>
</blockquote>
<ul>
<li>对于任意一个最小项，只有一组变量取值使得它的值为1</li>
<li>任意两个最小项的乘积为0</li>
<li>全体最小项之和为1</li>
<li>使最小项为1的一组二进制数所对应的十进制数即为最小项的编号值。</li>
<li>若干个最小项的和等于其余最小项和的反。</li>
<li>两个最小式表达式的与的结果是他们的公共项的并。</li>
</ul>
<blockquote>
<h4 id="2223-最小项的表示">2.2.2.3 最小项的表示</h4>
</blockquote>
<p>通常用$m_i$表示最小项，m 表示最小项,下标i为最小项编号。</p>
<blockquote>
<h3 id="223-最大项与最大项表达式">2.2.3 最大项与最大项表达式</h3>
</blockquote>
<blockquote>
<h4 id="2231-最大项的定义">2.2.3.1 最大项的定义</h4>
</blockquote>
<p>n个变量$X_1, X_2, …, X_n$的最大项是n个因子或项，每个变量都以它的原变量或非变量的形式在或项中出现，且仅出现一次。一般n个变量的最大项应有$2^n$个</p>
<blockquote>
<h4 id="2232-最大项的性质">2.2.3.2 最大项的性质</h4>
</blockquote>
<ul>
<li>对于任意一个最大项，只有一组变量取值使得它的值为0</li>
<li>任意两个最大项的之和为1</li>
<li>全体最大项之积为0</li>
</ul>
<blockquote>
<h4 id="2233-最大项的表示">2.2.3.3 最大项的表示</h4>
</blockquote>
<p>通常用$M_i$表示最大项，M 表示最大项,下标i为最大项号。</p>
<blockquote>
<h3 id="224-最小项和最大项的关系">2.2.4 最小项和最大项的关系</h3>
</blockquote>
<p>两者之间为互补关系：$m_i = \overline{M_i} ，或者M_i = \overline{m_i}$</p>
<blockquote>
<h2 id="23-逻辑函数的代数化简法">2.3 逻辑函数的代数化简法</h2>
</blockquote>
<blockquote>
<h3 id="231-逻辑函数的最简形式">2.3.1 逻辑函数的最简形式</h3>
</blockquote>
<p>逻辑函数有不同形式，将其中包含的与项数最少，且每个与项中变量数最少的与-或表达式称为最简与-或表达式</p>
<blockquote>
<h3 id="232-代数化简法">2.3.2 代数化简法</h3>
</blockquote>
<p>运用逻辑代数的基本定律和恒等式进行化简的方法</p>
<blockquote>
<h4 id="2321-并项">2.3.2.1 并项</h4>
</blockquote>
<p>$$ A + \bar{A} = 1 $$
$$ L = \bar{A} \bar{B} C + \bar{A} \bar{B} \bar{C} = \bar{A} \bar{B} ( C + \bar{C} ) = \bar{A} \bar{B} $$</p>
<blockquote>
<h4 id="2322-吸收">2.3.2.2 吸收</h4>
</blockquote>
<p>$$ A + AB = A $$
$$ L = \bar{A} B + \bar{A} BCD ( E + F ) = AB $$</p>
<blockquote>
<h4 id="2323-消去">2.3.2.3 消去</h4>
</blockquote>
<p>$$ A + \bar{A} B = A + B $$
$$ L = AB + \bar{A}C + \bar{B}C = AB + ( \bar{A} + \bar{B} ) C = AB + \overline{AB} C = AB + C $$</p>
<blockquote>
<h4 id="233-形式变化">2.3.3 形式变化</h4>
</blockquote>
<p>通常在一片集成电路芯片中只有一种门电路，为了减少门电路的种类，需要对逻辑函数表达式进行变换。一般通过两次取反可变化。</p>
<blockquote>
<h2 id="24-逻辑函数的卡诺图化简法">2.4 逻辑函数的卡诺图化简法</h2>
</blockquote>
<blockquote>
<h3 id="241-用卡诺图表示逻辑函数">2.4.1 用卡诺图表示逻辑函数</h3>
</blockquote>
<blockquote>
<h4 id="2411-引出原理">2.4.1.1 引出原理</h4>
</blockquote>
<ul>
<li>逻辑函数可以表达为若干最小项相“或”的形式；</li>
<li>逻辑相邻的最小项：如果两个最小项只有一个变量互为反变量，那么，就称这两个最小项在逻辑上相邻;</li>
</ul>
<blockquote>
<h4 id="2412-形式">2.4.1.2 形式</h4>
</blockquote>
<p>卡诺图：将n变量的全部最小项都填在小方格阵中，并使具有逻辑相邻的最小项在几何位置上也相邻地排列起来，这样,所得到的图形叫n变量的卡诺图。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/karnaugh.jpg"
        data-srcset="/images/Mathematical_Electronic/karnaugh.jpg, /images/Mathematical_Electronic/karnaugh.jpg 1.5x, /images/Mathematical_Electronic/karnaugh.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/karnaugh.jpg"
        title="karnaugh" /></p>
<p>各小方格对应于各变量不同的组合，而且上下左右在几何上相邻的方格内只有一个因子有差别，这个重要特点成为卡诺图化简逻辑函数的主要依据。</p>
<blockquote>
<h4 id="2413-画法">2.4.1.3 画法</h4>
</blockquote>
<p>当逻辑函数为最小项表达式时，在卡诺图中找出和表达式中最小项对应的小方格填上1，其余的小方格填上0（有时也可用空格表示），就可以得到相应的卡诺图。任何逻辑函数都等于其卡诺图中为1的方格所对应的最小项之和。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg9.jpg"
        data-srcset="/images/Mathematical_Electronic/eg9.jpg, /images/Mathematical_Electronic/eg9.jpg 1.5x, /images/Mathematical_Electronic/eg9.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg9.jpg"
        title="eg9" /></p>
<blockquote>
<h3 id="242-化简">2.4.2 化简</h3>
</blockquote>
<blockquote>
<h4 id="2421-步骤">2.4.2.1 步骤</h4>
</blockquote>
<ol>
<li>将逻辑函数写成最小项表达式</li>
<li>按最小项表达式填卡诺图，凡式中包含了的最小项，其对应方格填1，其余方格填0，如果是无关项填d或x。</li>
<li>合并最小项，即将相邻的1方格圈成一组(包围圈)，每一组含$2^n$个方格，对应每个包围圈写成一个新的乘积项。</li>
<li>将所有包围圈对应的乘积项相加。</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg10.jpg"
        data-srcset="/images/Mathematical_Electronic/eg10.jpg, /images/Mathematical_Electronic/eg10.jpg 1.5x, /images/Mathematical_Electronic/eg10.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg10.jpg"
        title="eg10" /></p>
<blockquote>
<h4 id="2422-原则">2.4.2.2 原则</h4>
</blockquote>
<ol>
<li>包围圈内的方格数一定是$2^n$个，且包围圈必须呈矩形。</li>
<li>循环相邻特性包括上下底相邻，左右边相邻和四角相邻。</li>
<li>同一方格可以被不同的包围圈重复包围多次，但新增的包围圈中一定要有原有包围圈未曾包围的方格。</li>
<li>一个包围圈的方格数要尽可能多,包围圈的数目要可能少</li>
<li>当卡诺图中1的个数明显多于0的个数时，可以采取圈0的方式化简，得到原逻辑函数L的反函数，然后再求反，得到L。</li>
</ol>
<blockquote>
<h3 id="243-无关项">2.4.3 无关项</h3>
</blockquote>
<p>在真值表内对应于变量的某些取值下，
函数的值可以是任意的，或者这些变量的取值根本不会出现，这些变量取值所对应的最小项称为无关项。
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">在含有无关项逻辑函数的卡诺图化简中，它的值可以取0或取1，具体取什么值，可以根据使函数尽量得到简化而定。</div>
        </div>
    </div></p>
<blockquote>
<h2 id="25-硬件描述语言verilog-hdl基础">2.5 硬件描述语言Verilog HDL基础</h2>
</blockquote>
<blockquote>
<h3 id="251-基本语法规则">2.5.1 基本语法规则</h3>
</blockquote>
<blockquote>
<h4 id="2511-间隔符">2.5.1.1 间隔符</h4>
</blockquote>
<p>Verilog 的间隔符主要起分隔文本的作用，可以使文本错落有致，便于阅读与修改。间隔符包括空格符（\b）、TAB 键（\t）、换行符（\n）及换页符。</p>
<blockquote>
<h4 id="2512-注释符">2.5.1.2 注释符</h4>
</blockquote>
<p>注释只是为了改善程序的可读性,在编译时不起作用。多行注释符(用于写多行注释): /* &mdash; */；单行注释符 :以//开始到行尾结束为注释文字</p>
<blockquote>
<h4 id="2513-标识符">2.5.1.3 标识符</h4>
</blockquote>
<p>给对象（如模块名、电路的输入与输出端口、变量等）取名所用的字符串。以英文字母或下划线开始如，clk、counter8、_net、bus_A 。</p>
<blockquote>
<h4 id="2514-关键字">2.5.1.4 关键字</h4>
</blockquote>
<p>是Verilog语言本身规定的特殊字符串，用来定义语言的结构。例如，module、endmodule、input、output、wire、reg、and等都是关键词。关键词都是小写，关键词不能作为标识符使用 。</p>
<blockquote>
<h4 id="2515-逻辑值集合">2.5.1.5 逻辑值集合</h4>
</blockquote>
<p>为了表示数字逻辑电路的逻辑状态，Verilog语言规定了4种基本的逻辑值。</p>
<table>
<thead>
<tr>
<th>val</th>
<th>含义</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>逻辑0、逻辑假</td>
</tr>
<tr>
<td>1</td>
<td>逻辑1、逻辑真</td>
</tr>
<tr>
<td>x/X</td>
<td>不确定</td>
</tr>
<tr>
<td>z/Z</td>
<td>高阻态</td>
</tr>
</tbody>
</table>
<blockquote>
<h4 id="2516-常量">2.5.1.6 常量</h4>
</blockquote>
<div class="mermaid" id="id-1"></div>
<p>Verilog允许用参数定义语句定义一个标识符来代表一个常量，称为符号常量。定义的格式为：parameter 参数名1＝常量表达式1，参数名2＝常量表达式2，……；如 parameter BIT=1, BYTE=8, PI=3.14;</p>
<blockquote>
<h4 id="2517-变量的数据类型">2.5.1.7 变量的数据类型</h4>
</blockquote>
<ol>
<li>线网类型:是指输出始终根据输入的变化而更新其值的变量,它一般指的是硬件电路中的各种物理连接,常用的网络类型由关键词wire定义wire型变量的定义格式如下：wire [n-1:0] 变量名1，变量名2，…，变量名n；
例:</li>
</ol>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-Verilog" data-lang="Verilog"><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">L</span><span class="p">;</span> <span class="c1">//将上述电路的输出信号L声明为网络型变量   
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data</span> <span class="n">bus</span><span class="p">;</span> <span class="c1">//声明一个8-bit宽的网络型总线变量 
</span></span></span></code></pre></td></tr></table>
</div>
</div><p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg11.PNG"
        data-srcset="/images/Mathematical_Electronic/eg11.PNG, /images/Mathematical_Electronic/eg11.PNG 1.5x, /images/Mathematical_Electronic/eg11.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg11.PNG"
        title="eg11" /></p>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">wire型变量未赋值的话缺省值为高阻态Z。</div>
        </div>
    </div>
<ol start="2">
<li>寄存器类型:寄存器型变量对应的是具有状态保持作用的电等路元件,如触发器寄存器。寄存器型变量只能在initial或always内部被赋值</li>
</ol>
<table>
<thead>
<tr>
<th>寄存器类型(不对应具体硬件)</th>
<th>功能说明</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg</td>
<td>常用的寄存器型变量</td>
</tr>
<tr>
<td>integer</td>
<td>32位带符号的整数型变量</td>
</tr>
<tr>
<td>real</td>
<td>64位带符号的实数型变量</td>
</tr>
<tr>
<td>time</td>
<td>64位无符号的时间变量</td>
</tr>
</tbody>
</table>
<p>例:</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="kt">reg</span> <span class="n">clock</span><span class="p">;</span><span class="c1">//定义一个1位寄存器变量
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">counter</span><span class="p">;</span> <span class="c1">//定义一个4位寄存器变量
</span></span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="253-运算符及优先级">2.5.3 运算符及优先级</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg12.PNG"
        data-srcset="/images/Mathematical_Electronic/eg12.PNG, /images/Mathematical_Electronic/eg12.PNG 1.5x, /images/Mathematical_Electronic/eg12.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg12.PNG"
        title="eg11" /></p>
<blockquote>
<h3 id="254-门级元件">2.5.4 门级元件</h3>
</blockquote>
<table>
<thead>
<tr>
<th>元件符号</th>
<th>功能说明</th>
<th>元件符号</th>
<th>功能说明</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>多输入端的与门</td>
<td>nand</td>
<td>多输入端的与非门</td>
</tr>
<tr>
<td>or</td>
<td>多输入端的或门</td>
<td>nor</td>
<td>多输入端的或非门</td>
</tr>
<tr>
<td>xor</td>
<td>多输入端的异或门</td>
<td>xnor</td>
<td>多输入端的异或非门</td>
</tr>
<tr>
<td>buf</td>
<td>多输出端的缓冲器</td>
<td>not</td>
<td>多输出端的反相器</td>
</tr>
<tr>
<td>bufif1</td>
<td>控制信号高电平有效的三态缓冲器</td>
<td>notif1</td>
<td>控制信号高电平有效的三态反相器</td>
</tr>
<tr>
<td>bufif0</td>
<td>控制信号低电平有效的三态缓冲器</td>
<td>notif0</td>
<td>控制信号低电平有效的三态反相器</td>
</tr>
</tbody>
</table>
<blockquote>
<h3 id="255-程序的基本结构">2.5.5 程序的基本结构</h3>
</blockquote>
<p>模块是Verilog描述电路的基本单元。对数字电路建模时，用一个或多个模块。不同模块之间通过端口进行连接。</p>
<ol>
<li>每个模块以关键词module开始，以endmodule结束。</li>
<li>每个模块先要进行端口的定义，并说明输入（input)和输出（output),然后对模块功能进行描述。</li>
<li>除了endmodule语句外，每个语句后必须有分号。</li>
<li>可以用/* &mdash; */和//…..对程序的任何部分做注释。</li>
<li>逻辑功能的描述方式有三种不同风格：结构描述方式（门级描述方式,元件列表）、数据流描述方式(assign)，行为描述方式(always)</li>
</ol>
<blockquote>
<h4 id="2551-电路模块定义的一般结构">2.5.5.1 电路模块定义的一般结构</h4>
</blockquote>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-Verilog" data-lang="Verilog"><span class="line"><span class="cl"><span class="k">module</span> <span class="err">模块名（端口名</span><span class="mh">1</span><span class="p">,</span> <span class="err">端口名</span><span class="mh">2</span><span class="p">,</span> <span class="err">端口名</span><span class="mh">3</span><span class="p">,</span><span class="err">…）；</span> 
</span></span><span class="line"><span class="cl">    <span class="err">端口类型说明</span><span class="p">(</span><span class="k">input</span><span class="p">,</span> <span class="k">output</span><span class="p">,</span> <span class="k">inout</span><span class="p">)</span><span class="err">；</span> 
</span></span><span class="line"><span class="cl">    <span class="err">参数定义</span><span class="p">(</span><span class="err">可选</span><span class="p">)</span><span class="err">；</span> 
</span></span><span class="line"><span class="cl">    <span class="err">数据类型定义</span><span class="p">(</span><span class="kt">wire</span><span class="p">,</span> <span class="n">reg</span><span class="err">等</span><span class="p">)</span><span class="err">；</span> 
</span></span><span class="line"><span class="cl">    
</span></span><span class="line"><span class="cl">    <span class="err">实例化低层模块和基本门级元件；</span> 
</span></span><span class="line"><span class="cl">    <span class="err">连续赋值语句（</span><span class="k">assign</span><span class="err">）；</span> 
</span></span><span class="line"><span class="cl">    <span class="err">过程块结构（</span><span class="n">initial</span><span class="err">和</span><span class="k">always</span><span class="err">）</span> 
</span></span><span class="line"><span class="cl">    <span class="err">行为描述语句；</span> 
</span></span><span class="line"><span class="cl"><span class="k">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h4 id="2552-描述风格">2.5.5.2 描述风格</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg13.jpg"
        data-srcset="/images/Mathematical_Electronic/eg13.jpg, /images/Mathematical_Electronic/eg13.jpg 1.5x, /images/Mathematical_Electronic/eg13.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg13.jpg"
        title="eg13" /></p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg14.jpg"
        data-srcset="/images/Mathematical_Electronic/eg14.jpg, /images/Mathematical_Electronic/eg14.jpg 1.5x, /images/Mathematical_Electronic/eg14.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg14.jpg"
        title="eg14" /></p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg15.jpg"
        data-srcset="/images/Mathematical_Electronic/eg15.jpg, /images/Mathematical_Electronic/eg15.jpg 1.5x, /images/Mathematical_Electronic/eg15.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg15.jpg"
        title="eg15" /></p>
<blockquote>
<h1 id="4-组合逻辑电路">4 组合逻辑电路</h1>
</blockquote>
<blockquote>
<h2 id="41-组合逻辑电路的分析">4.1 组合逻辑电路的分析</h2>
</blockquote>
<blockquote>
<h3 id="411-定义">4.1.1 定义</h3>
</blockquote>
<p>其输出状态在任何时刻只取决于同一时刻的输入状态，而与电路原来的状态无关的逻辑电路。</p>
<blockquote>
<h3 id="412-结构特征">4.1.2 结构特征</h3>
</blockquote>
<ol>
<li>输出、输入之间没有反馈延迟通路，</li>
<li>不含记忆单元</li>
</ol>
<blockquote>
<h3 id="413-分析步骤">4.1.3 分析步骤</h3>
</blockquote>
<ol>
<li>由逻辑图写出各输出端的逻辑表达式；</li>
<li>化简和变换逻辑表达式；</li>
<li>列出真值表；</li>
<li>根据真值表或逻辑表达式，经分析最后确定其功能。</li>
</ol>
<blockquote>
<h2 id="42-组合逻辑电路的设计">4.2 组合逻辑电路的设计</h2>
<h3 id="421-步骤">4.2.1 步骤</h3>
</blockquote>
<ol>
<li>逻辑抽象：根据实际逻辑问题的因果关系确定输入、输出变量，并定义逻辑状态的含义；</li>
<li>根据逻辑描述列出真值表；</li>
<li>由真值表写出逻辑表达式;</li>
<li>简化和变换逻辑表达式，画出逻辑图。</li>
</ol>
<blockquote>
<h2 id="43-组合逻辑电路中的竞争和冒险">4.3 组合逻辑电路中的竞争和冒险</h2>
</blockquote>
<blockquote>
<h3 id="431-原因">4.3.1 原因</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/reason_cp.jpg"
        data-srcset="/images/Mathematical_Electronic/reason_cp.jpg, /images/Mathematical_Electronic/reason_cp.jpg 1.5x, /images/Mathematical_Electronic/reason_cp.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/reason_cp.jpg"
        title="reason_cp" /></p>
<blockquote>
<h3 id="432-检查方法">4.3.2 检查方法</h3>
</blockquote>
<blockquote>
<h4 id="4321-代数法">4.3.2.1 代数法</h4>
</blockquote>
<p>对具备竞争条件的某变量，将除该变量外其他变量取0或1，若原函数可化成 A+$\bar{A}$或A$\cdot \bar{A}$的形式,则A存在冒险。</p>
<blockquote>
<h4 id="4322-卡诺图">4.3.2.2 卡诺图</h4>
</blockquote>
<p>画出卡诺图，若存在两个相切的卡诺圈，且这个相切的部分没有被另外的卡诺圈包围，则必定存在冒险。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg16.jpg"
        data-srcset="/images/Mathematical_Electronic/eg16.jpg, /images/Mathematical_Electronic/eg16.jpg 1.5x, /images/Mathematical_Electronic/eg16.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg16.jpg"
        title="eg16" /></p>
<blockquote>
<h3 id="433-消除办法">4.3.3 消除办法</h3>
<h4 id="4331-发现并消除互补变量">4.3.3.1 发现并消除互补变量</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg17.jpg"
        data-srcset="/images/Mathematical_Electronic/eg17.jpg, /images/Mathematical_Electronic/eg17.jpg 1.5x, /images/Mathematical_Electronic/eg17.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg17.jpg"
        title="eg17" /></p>
<blockquote>
<h4 id="4332-增加乘积项">4.3.3.2 增加乘积项</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg18.jpg"
        data-srcset="/images/Mathematical_Electronic/eg18.jpg, /images/Mathematical_Electronic/eg18.jpg 1.5x, /images/Mathematical_Electronic/eg18.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg18.jpg"
        title="eg18" /></p>
<blockquote>
<h4 id="4333-输出端并联电容器">4.3.3.3 输出端并联电容器</h4>
</blockquote>
<p>如果逻辑电路在较慢速度下工作，为了消去竞争冒险，可以在输出端并联一电容器，致使输出波形上升沿和下降沿变化比较缓慢，可对于很窄的负跳变脉冲起到平波的作用。</p>
<blockquote>
<h4 id="4334-引入选通封锁脉冲">4.3.3.4 引入选通/封锁脉冲</h4>
</blockquote>
<p>加封锁脉冲/选通脉冲。在输入信号产生竞争冒险的时间内，1在输出端引入一个逻辑封锁/选通门和控制信号，对脉冲将1可能产生的尖峰干扰脉冲进行屏蔽。1控制信号可由one shot电路产生。</p>
<blockquote>
<h4 id="4335-接入滤波电路">4.3.3.5 接入滤波电路</h4>
</blockquote>
<blockquote>
<h2 id="44-若干典型的组合逻辑电路">4.4 若干典型的组合逻辑电路</h2>
<h3 id="441-编码器">4.4.1 编码器</h3>
</blockquote>
<p>能将每一个编码输入信号变换为不同的二进制的代码输出。
<div class="details admonition warning">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-exclamation-triangle fa-fw" aria-hidden="true"></i>Warning<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">普通编码器不能有两个或以上有效输入。</div>
        </div>
    </div></p>
<blockquote>
<h4 id="4411-分类">4.4.1.1 分类</h4>
</blockquote>
<ul>
<li>普通编码器：任何时候只允许输入一个有效信号，否则输出就会发生混乱。</li>
<li>优先编码器：允许同时输入两个以上的有效编码信号。当同时输入几个有效编码信号时，优先编码器能按预先设定的优先级别，只对其中优先权最高的一个进行编码。</li>
</ul>
<blockquote>
<h4 id="4412-典型">4.4.1.2 典型</h4>
</blockquote>
<p><figure><img src="/images/Mathematical_Electronic/4-2coder.jpg"/><figcaption>
            <h4>4线─2线普通二进制编码器</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/keyborad1.jpg"/><figcaption>
            <h4>键盘电路图</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/keyborad2.jpg"/><figcaption>
            <h4>键盘真值表</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/cd4532_1.jpg"/><figcaption>
            <h4>cd4532优先编码器示意图</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/cd4532_2.jpg"/><figcaption>
            <h4>cd4532优先编码器真值表</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/16-4coder.jpg"/><figcaption>
            <h4>用二片CD4532构成16线-4线优先编码器</h4>
        </figcaption>
</figure>

<figure><img src="/images/Mathematical_Electronic/74HC147.jpg"/><figcaption>
            <h4>74HC147真值表</h4>
        </figcaption>
</figure>
</p>
<blockquote>
<h3 id="442-译码器数据分配器">4.4.2 译码器/数据分配器</h3>
</blockquote>
<p>译码：译码是编码的逆过程，它能将二进制码翻译成代表某一特定含义的信号.(高低电平信号)</p>
<p>译码器：具有译码功能的逻辑电路称为译码器。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/bi_trans.jpg"
        data-srcset="/images/Mathematical_Electronic/bi_trans.jpg, /images/Mathematical_Electronic/bi_trans.jpg 1.5x, /images/Mathematical_Electronic/bi_trans.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/bi_trans.jpg"
        title="bi_trans" /></p>
<blockquote>
<h4 id="4421-2线-4线译码器74hc139">4.4.2.1 2线-4线译码器（74HC139）</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/2_4trans_anal.jpg"
        data-srcset="/images/Mathematical_Electronic/2_4trans_anal.jpg, /images/Mathematical_Electronic/2_4trans_anal.jpg 1.5x, /images/Mathematical_Electronic/2_4trans_anal.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/2_4trans_anal.jpg"
        title="2_4_anal" /></p>
<blockquote>
<h4 id="4422-3线-8线译码器74hc138">4.4.2.2 3线-8线译码器（74HC138)</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/3_8_1.jpg"
        data-srcset="/images/Mathematical_Electronic/3_8_1.jpg, /images/Mathematical_Electronic/3_8_1.jpg 1.5x, /images/Mathematical_Electronic/3_8_1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/3_8_1.jpg"
        title="3_8_1" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/3_8_2.jpg"
        data-srcset="/images/Mathematical_Electronic/3_8_2.jpg, /images/Mathematical_Electronic/3_8_2.jpg 1.5x, /images/Mathematical_Electronic/3_8_2.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/3_8_2.jpg"
        title="3_8_2" /></p>
<blockquote>
<h4 id="4423-应用">4.4.2.3 应用</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg19.jpg"
        data-srcset="/images/Mathematical_Electronic/eg19.jpg, /images/Mathematical_Electronic/eg19.jpg 1.5x, /images/Mathematical_Electronic/eg19.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg19.jpg"
        title="eg19" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg20.jpg"
        data-srcset="/images/Mathematical_Electronic/eg20.jpg, /images/Mathematical_Electronic/eg20.jpg 1.5x, /images/Mathematical_Electronic/eg20.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg20.jpg"
        title="eg20" />
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">$D_i$是$A_i$和$B_i+C_{i-1}$的差关于2的模。<br>
$C_i$是借位标志。</div>
        </div>
    </div>
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg21.jpg"
        data-srcset="/images/Mathematical_Electronic/eg21.jpg, /images/Mathematical_Electronic/eg21.jpg 1.5x, /images/Mathematical_Electronic/eg21.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg21.jpg"
        title="eg21" /></p>
<blockquote>
<h4 id="4424-七段显示译码器74hc4511">4.4.2.4 七段显示译码器(74HC4511)</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg22.jpg"
        data-srcset="/images/Mathematical_Electronic/eg22.jpg, /images/Mathematical_Electronic/eg22.jpg 1.5x, /images/Mathematical_Electronic/eg22.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg22.jpg"
        title="eg22" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg23.jpg"
        data-srcset="/images/Mathematical_Electronic/eg23.jpg, /images/Mathematical_Electronic/eg23.jpg 1.5x, /images/Mathematical_Electronic/eg23.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg23.jpg"
        title="eg23" /></p>
<blockquote>
<h3 id="443-数据选择器">4.4.3 数据选择器</h3>
</blockquote>
<p>数据选择器：能实现数据选择功能的逻辑电路。它的作用相当于多个输入的单刀多掷开关，又称“多路开关” 。</p>
<p>数据选择的功能：在通道选择信号的作用下，将多个通道的数据分时传送到公共的数据通道上去的。</p>
<blockquote>
<h4 id="4431-2选1数据选择器">4.4.3.1 2选1数据选择器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg24.jpg"
        data-srcset="/images/Mathematical_Electronic/eg24.jpg, /images/Mathematical_Electronic/eg24.jpg 1.5x, /images/Mathematical_Electronic/eg24.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg24.jpg"
        title="eg24" /></p>
<blockquote>
<h4 id="4432-4选1数据选择器">4.4.3.2 4选1数据选择器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg25.jpg"
        data-srcset="/images/Mathematical_Electronic/eg25.jpg, /images/Mathematical_Electronic/eg25.jpg 1.5x, /images/Mathematical_Electronic/eg25.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg25.jpg"
        title="eg25" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg26.jpg"
        data-srcset="/images/Mathematical_Electronic/eg26.jpg, /images/Mathematical_Electronic/eg26.jpg 1.5x, /images/Mathematical_Electronic/eg26.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg26.jpg"
        title="eg26" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg27.jpg"
        data-srcset="/images/Mathematical_Electronic/eg27.jpg, /images/Mathematical_Electronic/eg27.jpg 1.5x, /images/Mathematical_Electronic/eg27.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg27.jpg"
        title="eg27" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg28.jpg"
        data-srcset="/images/Mathematical_Electronic/eg28.jpg, /images/Mathematical_Electronic/eg28.jpg 1.5x, /images/Mathematical_Electronic/eg28.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg28.jpg"
        title="eg28" /></p>
<blockquote>
<h4 id="4433-8选1数据选择器74hc151">4.4.3.3 8选1数据选择器(74HC151)</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74hc151.jpg"
        data-srcset="/images/Mathematical_Electronic/74hc151.jpg, /images/Mathematical_Electronic/74hc151.jpg 1.5x, /images/Mathematical_Electronic/74hc151.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74hc151.jpg"
        title="74hc151" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74hc151_graph.jpg"
        data-srcset="/images/Mathematical_Electronic/74hc151_graph.jpg, /images/Mathematical_Electronic/74hc151_graph.jpg 1.5x, /images/Mathematical_Electronic/74hc151_graph.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74hc151_graph.jpg"
        title="74hc151_g" />
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">L是低电平。<br>
H是高电平。</div>
        </div>
    </div>
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg30.jpg"
        data-srcset="/images/Mathematical_Electronic/eg30.jpg, /images/Mathematical_Electronic/eg30.jpg 1.5x, /images/Mathematical_Electronic/eg30.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg30.jpg"
        title="eg30" /></p>
<blockquote>
<h4 id="4434-数据选择器构成查找表lut">4.4.3.4 数据选择器构成查找表LUT</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/lut1.jpg"
        data-srcset="/images/Mathematical_Electronic/lut1.jpg, /images/Mathematical_Electronic/lut1.jpg 1.5x, /images/Mathematical_Electronic/lut1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/lut1.jpg"
        title="lut1" />
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/lut2.jpg"
        data-srcset="/images/Mathematical_Electronic/lut2.jpg, /images/Mathematical_Electronic/lut2.jpg 1.5x, /images/Mathematical_Electronic/lut2.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/lut2.jpg"
        title="lut2" /></p>
<blockquote>
<h4 id="4435-利用数据选择器实现函数的一般步骤变量数选通端数">4.4.3.5 利用数据选择器实现函数的一般步骤:（变量数=选通端数）</h4>
</blockquote>
<ol>
<li>将函数变换成最小项表达式</li>
<li>选择输入信号S2、S1、S0作为函数的输入变量</li>
<li>处理数据输入D0~D7信号电平。逻辑表达式中有$m_i$ ,则相应$D_i$ =1，其他的数据输入端均为0。当变量数&gt;选通端数，考虑如何将某些变量接入数据端。
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg29.jpg"
        data-srcset="/images/Mathematical_Electronic/eg29.jpg, /images/Mathematical_Electronic/eg29.jpg 1.5x, /images/Mathematical_Electronic/eg29.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg29.jpg"
        title="eg29" /></li>
</ol>
<blockquote>
<h3 id="444-数值比较器">4.4.4 数值比较器</h3>
</blockquote>
<blockquote>
<h4 id="4441-一位数值比较器">4.4.4.1 一位数值比较器</h4>
</blockquote>
<blockquote>
<h5 id="44411-真值表">4.4.4.1.1 真值表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>$F_{A&gt;B}$</th>
<th>$F_{A=B}$</th>
<th>$F_{A&lt;B}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="44412-表达式">4.4.4.1.2 表达式</h5>
</blockquote>
<p>$$
F_{A&gt;B}=A\overline{B}
$$</p>
<p>$$
F_{A&lt;B}=\overline{A}B
$$</p>
<p>$$
F_{A=B}=A\odot B
$$</p>
<blockquote>
<h5 id="44413-逻辑图">4.4.4.1.3 逻辑图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/1dcomp.png"
        data-srcset="/images/Mathematical_Electronic/1dcomp.png, /images/Mathematical_Electronic/1dcomp.png 1.5x, /images/Mathematical_Electronic/1dcomp.png 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/1dcomp.png"
        title="1dcomp" /></p>
<blockquote>
<h4 id="4442-两位数值比较器">4.4.4.2 两位数值比较器</h4>
</blockquote>
<blockquote>
<h5 id="44421-真值表">4.4.4.2.1 真值表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>A1      B1</th>
<th>A0     B0</th>
<th>$F_{A&gt;B}$</th>
<th>$F_{A&lt;B}$</th>
<th>$F_{A=B}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1&gt;B1</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A1&lt;B1</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A1=B1</td>
<td>A0&gt;B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A1=B1</td>
<td>A0=B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A1=B1</td>
<td>A0&lt;B0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="44422-表达式">4.4.4.2.2 表达式</h5>
</blockquote>
<p>$$
F_{A&gt;B}=F_{A1&gt;B1}+F_{A1=B1} \cdot  F_{A0&gt;B0}
$$</p>
<p>$$
F_{A&lt;B}=F_{A1&lt;B1}+F_{A1=B1} \cdot  F_{A0&lt;B0}
$$</p>
<p>$$
F_{A=B}=F_{A1=B1} \cdot  F_{A0=B0}
$$</p>
<blockquote>
<h5 id="44423-逻辑图">4.4.4.2.3 逻辑图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/2dcomp.webp"
        data-srcset="/images/Mathematical_Electronic/2dcomp.webp, /images/Mathematical_Electronic/2dcomp.webp 1.5x, /images/Mathematical_Electronic/2dcomp.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/2dcomp.webp"
        title="2dcomp" /></p>
<blockquote>
<h4 id="4443-四位数据比较器">4.4.4.3 四位数据比较器</h4>
</blockquote>
<p>原理和二位比较器相同，从最高位到最低位一次比较。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74hc85.gif"
        data-srcset="/images/Mathematical_Electronic/74hc85.gif, /images/Mathematical_Electronic/74hc85.gif 1.5x, /images/Mathematical_Electronic/74hc85.gif 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74hc85.gif"
        title="74hc85" /></p>
<p>74HC85还有3个拓展输入端:$ I_{A&gt;B},I_{A&lt;B},I_{A=B}  $,可以与低位输出连接组成位数更多的比较器。</p>
<blockquote>
<h3 id="4444-拓展">4.4.4.4 拓展</h3>
</blockquote>
<blockquote>
<h5 id="44441-串联">4.4.4.4.1 串联</h5>
</blockquote>
<ol>
<li>有I端</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/series.png"
        data-srcset="/images/Mathematical_Electronic/series.png, /images/Mathematical_Electronic/series.png 1.5x, /images/Mathematical_Electronic/series.png 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/series.png"
        title="series" /></p>
<p>先对低位进行比较，将比较结果输给高位的I端。再在高位进行比较。</p>
<ol start="2">
<li>无I端</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/series1.jpeg"
        data-srcset="/images/Mathematical_Electronic/series1.jpeg, /images/Mathematical_Electronic/series1.jpeg 1.5x, /images/Mathematical_Electronic/series1.jpeg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/series1.jpeg"
        title="series1" /></p>
<blockquote>
<h5 id="44442-并联">4.4.4.4.2 并联</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/parallel.webp"
        data-srcset="/images/Mathematical_Electronic/parallel.webp, /images/Mathematical_Electronic/parallel.webp 1.5x, /images/Mathematical_Electronic/parallel.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/parallel.webp"
        title="parallel" /></p>
<blockquote>
<h3 id="445-算术运算电路">4.4.5 算术运算电路</h3>
</blockquote>
<blockquote>
<h4 id="4451-半加器">4.4.5.1 半加器</h4>
</blockquote>
<p>只考虑了两个加数本身，而没有考虑低位进位的加法运算叫做半加。</p>
<blockquote>
<h5 id="44511-真值表">4.4.5.1.1 真值表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="44512-表达式">4.4.5.1.2 表达式</h5>
</blockquote>
<p>$$
S=A\oplus B
$$</p>
<p>$$
C=AB
$$</p>
<blockquote>
<h5 id="44513-逻辑图">4.4.5.1.3 逻辑图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/half_adder.jpg"
        data-srcset="/images/Mathematical_Electronic/half_adder.jpg, /images/Mathematical_Electronic/half_adder.jpg 1.5x, /images/Mathematical_Electronic/half_adder.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/half_adder.jpg"
        title="half_adder" /></p>
<blockquote>
<h4 id="4452-全加器">4.4.5.2 全加器</h4>
</blockquote>
<blockquote>
<h5 id="44521-真值表">4.4.5.2.1 真值表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>$C_i$</th>
<th>S</th>
<th>$C_O$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="44522-表达式">4.4.5.2.2 表达式</h5>
</blockquote>
<p>$$
S=A\oplus B \oplus C_i
$$</p>
<p>$$
C_o=AB+(A\oplus B)C_i
$$</p>
<blockquote>
<h5 id="44523-逻辑图">4.4.5.2.3 逻辑图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/full_adder.jpg"
        data-srcset="/images/Mathematical_Electronic/full_adder.jpg, /images/Mathematical_Electronic/full_adder.jpg 1.5x, /images/Mathematical_Electronic/full_adder.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/full_adder.jpg"
        title="full_adder" /></p>
<blockquote>
<h4 id="4453-串行进位多位加法器">4.4.5.3 串行进位多位加法器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/series_add.webp"
        data-srcset="/images/Mathematical_Electronic/series_add.webp, /images/Mathematical_Electronic/series_add.webp 1.5x, /images/Mathematical_Electronic/series_add.webp 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/series_add.webp"
        title="series_add" /></p>
<blockquote>
<h4 id="4454-减法器">4.4.5.4 减法器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/substracter.jpg"
        data-srcset="/images/Mathematical_Electronic/substracter.jpg, /images/Mathematical_Electronic/substracter.jpg 1.5x, /images/Mathematical_Electronic/substracter.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/substracter.jpg"
        title="substracter" /></p>
<blockquote>
<h2 id="46-组合逻辑电路的行为级建模">4.6 组合逻辑电路的行为级建模</h2>
</blockquote>
<blockquote>
<h3 id="461-if-else语句">4.6.1 if-else语句</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/if_eg.jpg"
        data-srcset="/images/Mathematical_Electronic/if_eg.jpg, /images/Mathematical_Electronic/if_eg.jpg 1.5x, /images/Mathematical_Electronic/if_eg.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/if_eg.jpg"
        title="if_eg" /></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">chooser_4</span><span class="p">(</span><span class="nc">S</span><span class="p">,</span><span class="nc">D</span><span class="p">,</span><span class="nc">Y</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">1</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">S</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">D</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">D</span><span class="p">,</span><span class="nc">S</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">        <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">            <span class="k">if</span><span class="p">(</span><span class="nc">S</span><span class="o">==</span><span class="mi">2</span><span class="s1">&#39;b00) Y=D[0];
</span></span></span><span class="line"><span class="cl"><span class="s1">            else if(S==2&#39;</span><span class="nv">b01</span><span class="p">)</span> <span class="nc">Y</span><span class="o">=</span><span class="nc">D</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">            <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="nc">S</span><span class="o">==</span><span class="mi">2</span><span class="s1">&#39;b10) Y=D[2];
</span></span></span><span class="line"><span class="cl"><span class="s1">            else Y=D[3];
</span></span></span><span class="line"><span class="cl"><span class="s1">        end
</span></span></span><span class="line"><span class="cl"><span class="s1">endmodule
</span></span></span></code></pre></td></tr></table>
</div>
</div><div class="details admonition warning">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-exclamation-triangle fa-fw" aria-hidden="true"></i>Warning<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">注意，过程赋值语句只能给寄存器型变量赋值，因此，输出变量Y的数据类型定义为reg。</div>
        </div>
    </div>
<blockquote>
<h3 id="462-case语句">4.6.2 case语句</h3>
</blockquote>
<p><div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">用关键词casex和casez表示含有无关项x和高阻z的情况。</div>
        </div>
    </div>
<div class="details admonition warning">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-exclamation-triangle fa-fw" aria-hidden="true"></i>Warning<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">当分支项中的语句是多条语句，必须在最前面写上关键词begin，在最后写上关键词end，成为顺序语句块。</div>
        </div>
    </div></p>
<blockquote>
<h4 id="4621">4.6.2.1</h4>
</blockquote>
<p>对具有使能端$E_n$的4选1数据选择器行为进行Verilog描述。当$E_n$=0时，数据选择器工作，$E_n$=1时，禁止工作，输出为0。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">choose_4</span><span class="p">(</span><span class="nc">S</span><span class="p">,</span><span class="nc">D</span><span class="p">,</span><span class="nc">Y</span><span class="p">,</span><span class="nc">E</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">1</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nc">S</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nc">D</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nc">E</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">S</span><span class="p">,</span><span class="nc">D</span><span class="p">,</span><span class="nc">E</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="k">if</span><span class="p">(</span><span class="nc">E</span><span class="o">==</span><span class="mi">1</span><span class="s1">&#39;b1)
</span></span></span><span class="line"><span class="cl"><span class="s1">        begin
</span></span></span><span class="line"><span class="cl"><span class="s1">            case(S)
</span></span></span><span class="line"><span class="cl"><span class="s1">                2&#39;</span><span class="nv">b00</span><span class="p">:</span><span class="nc">Y</span><span class="o">&lt;=</span><span class="nc">D</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">                <span class="mi">2</span><span class="s1">&#39;b01:Y&lt;=D[1];
</span></span></span><span class="line"><span class="cl"><span class="s1">                2&#39;</span><span class="nv">b10</span><span class="p">:</span><span class="nc">Y</span><span class="o">&lt;=</span><span class="nc">D</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">                <span class="mi">2</span><span class="s1">&#39;b11:Y&lt;=D[3];
</span></span></span><span class="line"><span class="cl"><span class="s1">            endcase
</span></span></span><span class="line"><span class="cl"><span class="s1">        end
</span></span></span><span class="line"><span class="cl"><span class="s1">        else Y&lt;=1&#39;</span><span class="nv">b0</span>
</span></span><span class="line"><span class="cl">    <span class="nv">end</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h4 id="4622">4.6.2.2</h4>
</blockquote>
<p>对基本的4线-2线优先编码器的行为进行Verilog描述。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">coder_4_2</span><span class="p">(</span><span class="nc">I</span><span class="p">,</span><span class="nc">Y</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">I</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">I</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="nf">casex</span><span class="p">(</span><span class="nc">I</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">            <span class="mi">4</span><span class="s1">&#39;b1xxx:Y&lt;=2&#39;</span><span class="nv">b11</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">            <span class="mi">4</span><span class="s1">&#39;b01xx:Y&lt;=2&#39;</span><span class="nv">b10</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">            <span class="mi">4</span><span class="s1">&#39;b001x:Y&lt;=2&#39;</span><span class="nv">b01</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">            <span class="mi">4</span><span class="s1">&#39;b0001:Y&lt;=2&#39;</span><span class="nv">b00</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">            <span class="nv">default</span><span class="p">:</span><span class="nc">Y</span><span class="o">&lt;=</span><span class="mi">2</span><span class="s1">&#39;bx;
</span></span></span><span class="line"><span class="cl"><span class="s1">        endcase
</span></span></span><span class="line"><span class="cl"><span class="s1">    end
</span></span></span><span class="line"><span class="cl"><span class="s1">endmodule
</span></span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="463-for语句">4.6.3 for语句</h3>
</blockquote>
<p>试用Verilog语言描述具有高电平使能的3线-8线译码器.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">trans_3_8</span><span class="p">(</span><span class="nc">I</span><span class="p">,</span><span class="nc">Y</span><span class="p">,</span><span class="nc">E</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">2</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">I</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nc">E</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span><span class="p">[</span><span class="mi">7</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">integar</span> <span class="nv">k</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">I</span><span class="p">,</span><span class="nc">E</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="nc">Y</span><span class="o">=</span><span class="mi">8</span><span class="s1">&#39;b1111_1111;
</span></span></span><span class="line"><span class="cl"><span class="s1">        for(k=0;k&lt;8;k=k+1)
</span></span></span><span class="line"><span class="cl"><span class="s1">        begin
</span></span></span><span class="line"><span class="cl"><span class="s1">            if(k==I&amp;&amp;E) Y[k]=0;
</span></span></span><span class="line"><span class="cl"><span class="s1">            else Y[k]=1;
</span></span></span><span class="line"><span class="cl"><span class="s1">        end
</span></span></span><span class="line"><span class="cl"><span class="s1">    end
</span></span></span><span class="line"><span class="cl"><span class="s1">endmodule
</span></span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="464-条件运算符">4.6.4 条件运算符</h3>
</blockquote>
<p>例：用条件运算符描述了一个2选1的数据选择器</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">chooser_2_1</span><span class="p">(</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">1</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">D</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nv">sel</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">D</span><span class="p">,</span><span class="nv">sel</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="nc">Y</span><span class="o">&lt;=</span><span class="nv">sel</span><span class="kd">?</span><span class="nc">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]:</span><span class="nc">D</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
</span></span><span class="line"><span class="cl">    <span class="nv">end</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">choose_2_1</span><span class="p">(</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">1</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">D</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nv">sel</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nc">Y</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">assign</span> <span class="nc">Y</span><span class="o">&lt;=</span><span class="nv">sel</span><span class="kd">?</span><span class="nc">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]:</span><span class="nc">D</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="465-模块化设计方法">4.6.5 模块化设计方法</h3>
</blockquote>
<p>分层次的电路设计:在电路设计中，将两个或多个模块组合起来描述电路逻辑功能的设计方法。</p>
<p>设计方法：自顶向下和自底向上两种常用的设计方法。</p>
<blockquote>
<h4 id="4651-四位全加器">4.6.5.1 四位全加器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg31.jpg"
        data-srcset="/images/Mathematical_Electronic/eg31.jpg, /images/Mathematical_Electronic/eg31.jpg 1.5x, /images/Mathematical_Electronic/eg31.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg31.jpg"
        title="eg31" /></p>
<blockquote>
<h5 id="46511-半加器">4.6.5.1.1 半加器</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/half_adder.jpg"
        data-srcset="/images/Mathematical_Electronic/half_adder.jpg, /images/Mathematical_Electronic/half_adder.jpg 1.5x, /images/Mathematical_Electronic/half_adder.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/half_adder.jpg"
        title="half_adder" /></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">half_adder</span><span class="p">(</span><span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">,</span><span class="nc">S</span><span class="p">,</span><span class="nc">C</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="nc">S</span><span class="p">,</span><span class="nc">C</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="nc">S</span><span class="o">&lt;=</span><span class="nc">A</span><span class="o">^</span><span class="nc">B</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="nc">C</span><span class="o">&lt;=</span><span class="nc">A</span><span class="o">&amp;</span><span class="nc">B</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">end</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h5 id="46512-全加器">4.6.5.1.2 全加器</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/full_adder.jpg"
        data-srcset="/images/Mathematical_Electronic/full_adder.jpg, /images/Mathematical_Electronic/full_adder.jpg 1.5x, /images/Mathematical_Electronic/full_adder.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/full_adder.jpg"
        title="full_adder" /></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">full_adder</span><span class="p">(</span><span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">,</span><span class="nc">Ci</span><span class="p">,</span><span class="nc">S</span><span class="p">,</span><span class="nc">C0</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">,</span><span class="nc">Ci</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nc">S</span><span class="p">,</span><span class="nc">C0</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">wire</span> <span class="nc">S1</span><span class="p">,</span><span class="nc">D1</span><span class="p">,</span><span class="nc">D2</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">half_adder</span> <span class="nc">HA1</span><span class="p">(</span><span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">,</span><span class="nc">S1</span><span class="p">,</span><span class="nc">D1</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">half_adder</span> <span class="nc">HA2</span><span class="p">(</span><span class="nc">S1</span><span class="p">,</span><span class="nc">Ci</span><span class="p">,</span><span class="nc">S</span><span class="p">,</span><span class="nc">D2</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="k">or</span><span class="p">(</span><span class="nc">C0</span><span class="p">,</span><span class="nc">D1</span><span class="p">,</span><span class="nc">D2</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h5 id="46513-四位全加器">4.6.5.1.3 四位全加器</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/4badd.jpg"
        data-srcset="/images/Mathematical_Electronic/4badd.jpg, /images/Mathematical_Electronic/4badd.jpg 1.5x, /images/Mathematical_Electronic/4badd.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/4badd.jpg"
        title="4badd" /></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">adder_4_dig</span><span class="p">(</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">A</span><span class="p">,</span><span class="nc">B</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nc">CI</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">S</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nc">CO</span>
</span></span><span class="line"><span class="cl"><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">wire</span> <span class="p">[</span><span class="err">2</span><span class="p">:</span><span class="s">0</span><span class="p">]</span><span class="nc">C</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">full_adder</span> <span class="nf">fa0</span><span class="p">(</span><span class="nc">A</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="nc">B</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="nc">CI</span><span class="p">,</span><span class="nc">S</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">full_adder</span> <span class="nf">fa1</span><span class="p">(</span><span class="nc">A</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nc">B</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span><span class="nc">S</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">full_adder</span> <span class="nf">fa2</span><span class="p">(</span><span class="nc">A</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span><span class="nc">B</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span><span class="nc">S</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">full_adder</span> <span class="nf">fa3</span><span class="p">(</span><span class="nc">A</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span><span class="nc">B</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span><span class="nc">C</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span><span class="nc">S</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span><span class="nc">CO</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h1 id="5-锁存器和触发器">5 锁存器和触发器</h1>
</blockquote>
<blockquote>
<h2 id="51-双稳态电路">5.1 双稳态电路</h2>
</blockquote>
<blockquote>
<h3 id="511-基本的双稳态电路">5.1.1 基本的双稳态电路</h3>
</blockquote>
<p>双稳态电路是锁存器和触发器的结构组成、功能实现的基础.</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/bi_stable.jpg"
        data-srcset="/images/Mathematical_Electronic/bi_stable.jpg, /images/Mathematical_Electronic/bi_stable.jpg 1.5x, /images/Mathematical_Electronic/bi_stable.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/bi_stable.jpg"
        title="bi_stable" /></p>
<blockquote>
<h2 id="52-sr锁存器">5.2 SR锁存器</h2>
</blockquote>
<blockquote>
<h3 id="521-基本sr锁存器">5.2.1 基本SR锁存器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr1.jpg"
        data-srcset="/images/Mathematical_Electronic/sr1.jpg, /images/Mathematical_Electronic/sr1.jpg 1.5x, /images/Mathematical_Electronic/sr1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr1.jpg"
        title="sr1" /></p>
<blockquote>
<h4 id="5211-工作原理">5.2.1.1 工作原理</h4>
</blockquote>
<ol>
<li></li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr2.jpg"
        data-srcset="/images/Mathematical_Electronic/sr2.jpg, /images/Mathematical_Electronic/sr2.jpg 1.5x, /images/Mathematical_Electronic/sr2.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr2.jpg"
        title="sr2" /></p>
<ol>
<li></li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr3.jpg"
        data-srcset="/images/Mathematical_Electronic/sr3.jpg, /images/Mathematical_Electronic/sr3.jpg 1.5x, /images/Mathematical_Electronic/sr3.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr3.jpg"
        title="sr3" /></p>
<ol>
<li></li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr4.jpg"
        data-srcset="/images/Mathematical_Electronic/sr4.jpg, /images/Mathematical_Electronic/sr4.jpg 1.5x, /images/Mathematical_Electronic/sr4.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr4.jpg"
        title="sr4" /></p>
<ol>
<li></li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr5.jpg"
        data-srcset="/images/Mathematical_Electronic/sr5.jpg, /images/Mathematical_Electronic/sr5.jpg 1.5x, /images/Mathematical_Electronic/sr5.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr5.jpg"
        title="sr5" /></p>
<blockquote>
<h4 id="5212-真值表">5.2.1.2 真值表</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr6.jpg"
        data-srcset="/images/Mathematical_Electronic/sr6.jpg, /images/Mathematical_Electronic/sr6.jpg 1.5x, /images/Mathematical_Electronic/sr6.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr6.jpg"
        title="sr6" /></p>
<blockquote>
<h4 id="5213-变种">5.2.1.3 变种</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr7.jpg"
        data-srcset="/images/Mathematical_Electronic/sr7.jpg, /images/Mathematical_Electronic/sr7.jpg 1.5x, /images/Mathematical_Electronic/sr7.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr7.jpg"
        title="sr7" /></p>
<blockquote>
<h4 id="5214-规律">5.2.1.4 规律</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr8.jpg"
        data-srcset="/images/Mathematical_Electronic/sr8.jpg, /images/Mathematical_Electronic/sr8.jpg 1.5x, /images/Mathematical_Electronic/sr8.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr8.jpg"
        title="sr8" /></p>
<blockquote>
<h4 id="5215-运用">5.2.1.5 运用</h4>
</blockquote>
<p>运用基本SR锁存器消除机械开关触点抖动引起的脉冲输出。
<img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr9.jpg"
        data-srcset="/images/Mathematical_Electronic/sr9.jpg, /images/Mathematical_Electronic/sr9.jpg 1.5x, /images/Mathematical_Electronic/sr9.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr9.jpg"
        title="sr9" /></p>
<blockquote>
<h3 id="522-门控sr锁存器">5.2.2 门控SR锁存器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/ensr.jpg"
        data-srcset="/images/Mathematical_Electronic/ensr.jpg, /images/Mathematical_Electronic/ensr.jpg 1.5x, /images/Mathematical_Electronic/ensr.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/ensr.jpg"
        title="ensr" /></p>
<blockquote>
<h2 id="53-d锁存器">5.3 D锁存器</h2>
<h3 id="531-电路结构">5.3.1 电路结构</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/D1.jpg"
        data-srcset="/images/Mathematical_Electronic/D1.jpg, /images/Mathematical_Electronic/D1.jpg 1.5x, /images/Mathematical_Electronic/D1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/D1.jpg"
        title="D1" />
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">没有圆圈的一侧是高电平的时候TG就是通路。</div>
        </div>
    </div></p>
<blockquote>
<h3 id="532-逻辑功能">5.3.2 逻辑功能</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/d_func.jpg"
        data-srcset="/images/Mathematical_Electronic/d_func.jpg, /images/Mathematical_Electronic/d_func.jpg 1.5x, /images/Mathematical_Electronic/d_func.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/d_func.jpg"
        title="d_func" /></p>
<blockquote>
<h2 id="54-触发器的电路结构和工作原理">5.4 触发器的电路结构和工作原理</h2>
</blockquote>
<div class="details admonition tip">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-lightbulb fa-fw" aria-hidden="true"></i>Tip<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">在逻辑图中触发器的时钟信号接口处有三角</div>
        </div>
    </div>
<p>共同点：</p>
<p>具有0 和1两个稳定状态，一旦状态被确定，就能自行保持。一个锁存器或触发器能存储一位二进制码。</p>
<p>不同点：</p>
<p>锁存器&mdash;对脉冲电平敏感的存储电路，在特定输入脉冲电平作用下改变状态。</p>
<p>触发器&mdash;对脉冲边沿敏感的存储电路，在时钟脉冲的上升沿或下降沿的变化瞬间改变状态</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/triggers.jpg"
        data-srcset="/images/Mathematical_Electronic/triggers.jpg, /images/Mathematical_Electronic/triggers.jpg 1.5x, /images/Mathematical_Electronic/triggers.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/triggers.jpg"
        title="triggers" /></p>
<blockquote>
<h3 id="541-d触发器">5.4.1 D触发器</h3>
</blockquote>
<blockquote>
<h4 id="5411-电路结构">5.4.1.1 电路结构</h4>
</blockquote>
<p>两个D锁存器级联构成一个主从D触发器</p>
<p>主锁存器与从锁存器结构相同(但使能信号相反)</p>
<p>TG1和TG4的工作状态相同</p>
<p>TG2和TG3的工作状态相同</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/locker1.jpg"
        data-srcset="/images/Mathematical_Electronic/locker1.jpg, /images/Mathematical_Electronic/locker1.jpg 1.5x, /images/Mathematical_Electronic/locker1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/locker1.jpg"
        title="locker1" /></p>
<blockquote>
<h4 id="5412-d触发器工作原理">5.4.1.2 D触发器工作原理</h4>
</blockquote>
<ol>
<li>
<p>CP=0时：</p>
<p>TG1导通，TG2断开——输入信号D 送入主锁存器。</p>
<p>Q&rsquo;跟随D端的状态变化，使Q&rsquo;=D</p>
<p>TG3断开，TG4导通——从锁存器维持在原来的状态不变。</p>
</li>
<li>
<p>CP=1时：</p>
<p>TG1断开，TG2导通——输入信号D 不能送入主锁存器。主锁存器维持原态不变。</p>
<p>TG3导通，TG4断开——主锁存器Q&rsquo;的信号送从锁存器Q端。使Q=D。</p>
<p>触发器的状态仅仅取决于CP信号上升沿到达前瞬间的D信号！</p>
</li>
</ol>
<blockquote>
<h5 id="54121-特性表">5.4.1.2.1 特性表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>D</th>
<th>$Q_n$</th>
<th>$Q_{n+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="54122-特性方程">5.4.1.2.2 特性方程</h5>
</blockquote>
<p>$$ Q^{n+1} = D $$</p>
<blockquote>
<h5 id="54123-状态图">5.4.1.2.3 状态图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/d_pic.jpg"
        data-srcset="/images/Mathematical_Electronic/d_pic.jpg, /images/Mathematical_Electronic/d_pic.jpg 1.5x, /images/Mathematical_Electronic/d_pic.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/d_pic.jpg"
        title="d_pic" /></p>
<blockquote>
<h3 id="542-jk触发器">5.4.2 JK触发器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/jk_trigger.jpg"
        data-srcset="/images/Mathematical_Electronic/jk_trigger.jpg, /images/Mathematical_Electronic/jk_trigger.jpg 1.5x, /images/Mathematical_Electronic/jk_trigger.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/jk_trigger.jpg"
        title="jk_trigger" /></p>
<div class="details admonition tip">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-lightbulb fa-fw" aria-hidden="true"></i>Tip<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">本质上JK触发器就是升级版的SR触发器，多了个翻转功能。</div>
        </div>
    </div>
<blockquote>
<h4 id="5421-工作原理">5.4.2.1 工作原理</h4>
</blockquote>
<blockquote>
<h5 id="54211-特性表">5.4.2.1.1 特性表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>$Q_n$</th>
<th>$Q_{n+1}$</th>
<th>说明</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>保持</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>保持</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>置0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>置0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>置1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>置1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>翻转</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>翻转</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="54212-特性方程">5.4.2.1.2 特性方程</h5>
</blockquote>
<p>$$ Q_{n+1} = J\overline{ Q_{n} } + \overline{K}Q_{n} $$</p>
<blockquote>
<h5 id="54212-状态转移图">5.4.2.1.2 状态转移图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/jk_pic.jpg"
        data-srcset="/images/Mathematical_Electronic/jk_pic.jpg, /images/Mathematical_Electronic/jk_pic.jpg 1.5x, /images/Mathematical_Electronic/jk_pic.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/jk_pic.jpg"
        title="jk_pic" /></p>
<blockquote>
<h3 id="543-t触发器">5.4.3 T触发器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/T_trigger.jpg"
        data-srcset="/images/Mathematical_Electronic/T_trigger.jpg, /images/Mathematical_Electronic/T_trigger.jpg 1.5x, /images/Mathematical_Electronic/T_trigger.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/T_trigger.jpg"
        title="T_trigger" /></p>
<blockquote>
<h4 id="5431-工作原理">5.4.3.1 工作原理</h4>
</blockquote>
<blockquote>
<h5 id="54311-特性表">5.4.3.1.1 特性表</h5>
</blockquote>
<table>
<thead>
<tr>
<th>T</th>
<th>Qn</th>
<th>Qn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
<blockquote>
<h5 id="54312-特性方程">5.4.3.1.2 特性方程</h5>
</blockquote>
<p>$$ Q_{n+1} = T\overline{ Q_{n} } + \overline{T}Q_{n} $$</p>
<blockquote>
<h5 id="54313-状态转移图">5.4.3.1.3 状态转移图</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/t_pic.jpg"
        data-srcset="/images/Mathematical_Electronic/t_pic.jpg, /images/Mathematical_Electronic/t_pic.jpg 1.5x, /images/Mathematical_Electronic/t_pic.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/t_pic.jpg"
        title="t_pic" /></p>
<blockquote>
<h3 id="544-sr触发器">5.4.4 SR触发器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr_trigger.jpg"
        data-srcset="/images/Mathematical_Electronic/sr_trigger.jpg, /images/Mathematical_Electronic/sr_trigger.jpg 1.5x, /images/Mathematical_Electronic/sr_trigger.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr_trigger.jpg"
        title="sr_trigger" /></p>
<blockquote>
<h4 id="5441-特性表">5.4.4.1 特性表</h4>
</blockquote>
<table>
<thead>
<tr>
<th>Qn</th>
<th>S</th>
<th>R</th>
<th>Qn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>x</td>
</tr>
</tbody>
</table>
<blockquote>
<h4 id="5442-特性方程">5.4.4.2 特性方程</h4>
</blockquote>
<p>$$Q_{n+1} = S + R\overline{ Q_{n} }$$
$$ SR = 0 $$</p>
<blockquote>
<h4 id="5443-状态转移图">5.4.4.3 状态转移图</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sr_pic.jpg"
        data-srcset="/images/Mathematical_Electronic/sr_pic.jpg, /images/Mathematical_Electronic/sr_pic.jpg 1.5x, /images/Mathematical_Electronic/sr_pic.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sr_pic.jpg"
        title="sr_pic" /></p>
<blockquote>
<h2 id="55-d触发器转换">5.5 D触发器转换</h2>
</blockquote>
<blockquote>
<h3 id="551-d触发器构成jk触发器">5.5.1 D触发器构成JK触发器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/d2jk.jpg"
        data-srcset="/images/Mathematical_Electronic/d2jk.jpg, /images/Mathematical_Electronic/d2jk.jpg 1.5x, /images/Mathematical_Electronic/d2jk.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/d2jk.jpg"
        title="d2jk" /></p>
<blockquote>
<h3 id="552-d触发器构成t触发器">5.5.2 D触发器构成T触发器</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/d2t.jpg"
        data-srcset="/images/Mathematical_Electronic/d2t.jpg, /images/Mathematical_Electronic/d2t.jpg 1.5x, /images/Mathematical_Electronic/d2t.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/d2t.jpg"
        title="d2t" /></p>
<blockquote>
<h1 id="6-时序逻辑电路">6 时序逻辑电路</h1>
</blockquote>
<p>时序逻辑电路的工作特点是任意时刻的输出状态不仅与该当前的输入信号有关，而且与此前电路的状态有关。</p>
<blockquote>
<h2 id="61-时序逻辑电路的基本概念">6.1 时序逻辑电路的基本概念</h2>
</blockquote>
<blockquote>
<h3 id="611-时序逻辑电路的模型与分类">6.1.1 时序逻辑电路的模型与分类</h3>
</blockquote>
<blockquote>
<h4 id="6111-时序电路的基本结构">6.1.1.1 时序电路的基本结构</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/time_circuit.jpg"
        data-srcset="/images/Mathematical_Electronic/time_circuit.jpg, /images/Mathematical_Electronic/time_circuit.jpg 1.5x, /images/Mathematical_Electronic/time_circuit.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/time_circuit.jpg"
        title="time_circuit" /></p>
<blockquote>
<h4 id="6112-时序逻辑电路的分类">6.1.1.2 时序逻辑电路的分类</h4>
</blockquote>
<p>按状态变化分类：</p>
<ol>
<li>同步时序电路:电路状态的变化在同一时钟脉冲作用下发生，即存储电路里所有触发器有一个统一的时钟源，它们的状态在同一时刻更新。</li>
<li>异步时序电路:没有统一的时钟脉冲或没有时钟脉冲，电路的状态更新不是同时发生的。</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/classfication2.jpg"
        data-srcset="/images/Mathematical_Electronic/classfication2.jpg, /images/Mathematical_Electronic/classfication2.jpg 1.5x, /images/Mathematical_Electronic/classfication2.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/classfication2.jpg"
        title="classfication2" /></p>
<p>按输出信号分类：</p>
<ol>
<li>米利（Mealy）型时序电路:电路的输出是输入变量及触发器输出Q1、Q0 的函数，这类时序电路亦称为米利型电路</li>
<li>穆尔（ Moore）型时序电路:电路输出仅仅取决于各触发器的状态，而不受电路当时的输入信号影响或没有输入变量，这类电路称为穆尔型电路</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/classfication1.jpg"
        data-srcset="/images/Mathematical_Electronic/classfication1.jpg, /images/Mathematical_Electronic/classfication1.jpg 1.5x, /images/Mathematical_Electronic/classfication1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/classfication1.jpg"
        title="classfication1" /></p>
<blockquote>
<h2 id="62-同步-时序逻辑电路的分析">6.2 同步 时序逻辑电路的分析</h2>
</blockquote>
<blockquote>
<h3 id="621-逻辑方程组">6.2.1 逻辑方程组</h3>
</blockquote>
<p>输出方程: $O＝f_1(I,S)$</p>
<p>表达输出信号与输入信号、状态变量的关系式</p>
<p>激励方程: $E＝f_2(I,S)$</p>
<p>表达了激励信号与输入信号、状态变量的关系式</p>
<p>状态方程: $S^{n+1}＝f_3(E,S^n)$</p>
<p>表达存储电路从现态到次态的转换关系式</p>
<div class="details admonition note">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-pencil-alt fa-fw" aria-hidden="true"></i>Note<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">状态方程是由激励方程和所用的触发器的类型决定的</div>
        </div>
    </div>
<blockquote>
<h4 id="622-表达过程">6.2.2 表达过程</h4>
</blockquote>
<ol>
<li>列出逻辑方程组</li>
<li>根据方程组列出状态转换真值表</li>
<li>将状态转换真值表化为转换表</li>
<li>根据转换表得状态表</li>
<li>根据状态表画状态转移图</li>
</ol>
<blockquote>
<h4 id="6221-例">6.2.2.1 例</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg32.jpg"
        data-srcset="/images/Mathematical_Electronic/eg32.jpg, /images/Mathematical_Electronic/eg32.jpg 1.5x, /images/Mathematical_Electronic/eg32.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg32.jpg"
        title="eg32" /></p>
<ol>
<li>
<p>列出逻辑方程组：</p>
<ul>
<li>
<p>输出方程：$$X = Q_0\overline{ Q_1 }$$
$$Y = \overline{A} ( Q_0 + Q_1 ) $$</p>
</li>
<li>
<p>激励方程：$$ D_0 = A ( Q_0 + Q_1 ) $$
$$ D_1 = A \overline{Q_0} $$</p>
</li>
<li>
<p>状态方程：
$$
Q^{n+1}_{0} = A ( Q^{n}_0 + Q^{n}_1 )
$$</p>
<p>$$
Q_{1}^{n+1} = A \overline{ Q_{0}^{n} }
$$</p>
</li>
</ul>
</li>
<li>
<p>根据方程组列出状态转换真值表:</p>
</li>
</ol>
<table>
<thead>
<tr>
<th>A</th>
<th>$Q_0^n$</th>
<th>$Q_1^n$</th>
<th>$Q_0^{n+1}$</th>
<th>$Q_1^{n+1}$</th>
<th>X</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
<ol start="3">
<li>将状态转换真值表化为转换表</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg33.jpg"
        data-srcset="/images/Mathematical_Electronic/eg33.jpg, /images/Mathematical_Electronic/eg33.jpg 1.5x, /images/Mathematical_Electronic/eg33.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg33.jpg"
        title="eg33" /></p>
<ol start="4">
<li>根据转换表得状态表</li>
</ol>
<p>令$S^n$为$Q_0^nQ_1^n$，$S^{n+1}$为$Q_0^{n+1}Q_0^{n+1}$，4个状态为00=a，01=b，10=c，11=d，得：</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg34.jpg"
        data-srcset="/images/Mathematical_Electronic/eg34.jpg, /images/Mathematical_Electronic/eg34.jpg 1.5x, /images/Mathematical_Electronic/eg34.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg34.jpg"
        title="eg34" /></p>
<ol start="5">
<li>根据状态表画状态转移图</li>
</ol>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg35.jpg"
        data-srcset="/images/Mathematical_Electronic/eg35.jpg, /images/Mathematical_Electronic/eg35.jpg 1.5x, /images/Mathematical_Electronic/eg35.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg35.jpg"
        title="eg35" /></p>
<blockquote>
<h2 id="63-同步-时序逻辑电路的设计">6.3 同步 时序逻辑电路的设计</h2>
</blockquote>
<div class="details admonition note">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-pencil-alt fa-fw" aria-hidden="true"></i>Note<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">同步时序逻辑电路的设计是分析的逆过程,其任务是根据实际逻辑问题的要求，设计出能实现给定逻辑功能的电路。</div>
        </div>
    </div>
<blockquote>
<h3 id="631-设计同步时序逻辑电路的一般步骤">6.3.1 设计同步时序逻辑电路的一般步骤</h3>
</blockquote>
<blockquote>
<h4 id="6311-根据给定的逻辑功能建立原始状态图和原始状态表">6.3.1.1 根据给定的逻辑功能建立原始状态图和原始状态表</h4>
</blockquote>
<ol>
<li>明确电路的输入条件和相应的输出要求，分别确定输入变量和输出变量的数目和符号。</li>
<li>找出所有可能的状态和状态转换之间的关系。</li>
<li>根据原始状态图建立原始状态表。</li>
</ol>
<blockquote>
<h4 id="6312-状态化简-----求出最简状态图">6.3.1.2 状态化简&mdash;&ndash;求出最简状态图</h4>
</blockquote>
<p>合并等价状态，消去多余状态的过程称为状态化简</p>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">等价状态：在相同的输入下有相同的输出，并转换到同一个次态去的两个状态称为等价状态。</div>
        </div>
    </div>
<blockquote>
<h4 id="6313-状态编码状态分配">6.3.1.3 状态编码（状态分配）</h4>
</blockquote>
<p>给每个状态赋以二进制代码的过程。</p>
<p>$2^{n-1}$ &lt; M $\leq 2^n$ （M:状态数;n:触发器的个数）</p>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">状态编码的位数即为触发器的个数</div>
        </div>
    </div>
<blockquote>
<h4 id="6314-选择触发器的类型">6.3.1.4 选择触发器的类型</h4>
<h4 id="6315-求出电路的激励方程和输出方程">6.3.1.5 求出电路的激励方程和输出方程</h4>
</blockquote>
<blockquote>
<h4 id="6316-画出逻辑图并检查自启动能力">6.3.1.6 画出逻辑图并检查自启动能力</h4>
</blockquote>
<blockquote>
<h2 id="65-若干典型的时序逻辑电路">6.5 若干典型的时序逻辑电路</h2>
</blockquote>
<blockquote>
<h3 id="651-寄存器和移位寄存器">6.5.1 寄存器和移位寄存器</h3>
</blockquote>
<p>在数字电路系统中，把需要处理的二进制数据或代码暂时存储起来，以便在需要的时候随时取用，这样的操作叫做寄存</p>
<blockquote>
<h4 id="6511-8位cmos寄存器74hc374">6.5.1.1 8位CMOS寄存器74HC374</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74HC374.jpg"
        data-srcset="/images/Mathematical_Electronic/74HC374.jpg, /images/Mathematical_Electronic/74HC374.jpg 1.5x, /images/Mathematical_Electronic/74HC374.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74HC374.jpg"
        title="74HC374" /></p>
<blockquote>
<h4 id="6512-移位寄存器">6.5.1.2 移位寄存器</h4>
</blockquote>
<p>移位寄存器是既能寄存数码，又能在时钟脉冲的作用下使数码在高低位之间移动的逻辑功能部件。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/reg_classfication.jpg"
        data-srcset="/images/Mathematical_Electronic/reg_classfication.jpg, /images/Mathematical_Electronic/reg_classfication.jpg 1.5x, /images/Mathematical_Electronic/reg_classfication.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/reg_classfication.jpg"
        title="reg_classfication" /></p>
<blockquote>
<h5 id="65121-基本移位寄存器">6.5.1.2.1 基本移位寄存器</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/move_reg.jpg"
        data-srcset="/images/Mathematical_Electronic/move_reg.jpg, /images/Mathematical_Electronic/move_reg.jpg 1.5x, /images/Mathematical_Electronic/move_reg.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/move_reg.jpg"
        title="move_reg" /></p>
<blockquote>
<h5 id="65122-多功能双向移位寄存器">6.5.1.2.2 多功能双向移位寄存器</h5>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74HC194.jpg"
        data-srcset="/images/Mathematical_Electronic/74HC194.jpg, /images/Mathematical_Electronic/74HC194.jpg 1.5x, /images/Mathematical_Electronic/74HC194.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74HC194.jpg"
        title="74hc194" /></p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74hc194_tab.jpg"
        data-srcset="/images/Mathematical_Electronic/74hc194_tab.jpg, /images/Mathematical_Electronic/74hc194_tab.jpg 1.5x, /images/Mathematical_Electronic/74hc194_tab.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74hc194_tab.jpg"
        title="74hc194_tab" /></p>
<blockquote>
<h3 id="652-计数器">6.5.2 计数器</h3>
</blockquote>
<p>计数器的基本功能是对输入时钟脉冲进行计数。它也可用于分频、定时、产生节拍脉冲和脉冲序列及进行数字运算等等。</p>
<blockquote>
<h4 id="6521-二进制计数器">6.5.2.1 二进制计数器</h4>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/binary_counter.jpg"
        data-srcset="/images/Mathematical_Electronic/binary_counter.jpg, /images/Mathematical_Electronic/binary_counter.jpg 1.5x, /images/Mathematical_Electronic/binary_counter.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/binary_counter.jpg"
        title="bi_cnt" /></p>
<div class="details admonition note">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-pencil-alt fa-fw" aria-hidden="true"></i>Note<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">$Q_0$在每个CP都翻转一次，$FF_0$可采用T=1的T触发器。<br>
$Q_1$仅在$Q_0$=1后的下一个CP到来时翻转，$FF_1$可采用T= $Q_0$的T触发器。<br>
$Q_2$仅在$Q_0$=$Q_1$=1后的下一个CP到来时翻转。$FF_2$可采用T= $Q_0Q_1$的T触发器。<br>
$Q_3$仅在$Q_0$=$Q_1$=$Q_2$=1后的下一个CP到来时翻转。$FF_3$可采用T= $Q_0Q_1Q_2$的T触发器。</div>
        </div>
    </div>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/4d_bi_cnt.jpg"
        data-srcset="/images/Mathematical_Electronic/4d_bi_cnt.jpg, /images/Mathematical_Electronic/4d_bi_cnt.jpg 1.5x, /images/Mathematical_Electronic/4d_bi_cnt.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/4d_bi_cnt.jpg"
        title="4d_bi_cnt" /></p>
<blockquote>
<h5 id="65211-74lvc161">6.5.2.1.1 74LVC161</h5>
</blockquote>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">一个变量与0异或等于本身，与1异或等于它的取反。</div>
        </div>
    </div>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/4d_bi_cnt1.jpg"
        data-srcset="/images/Mathematical_Electronic/4d_bi_cnt1.jpg, /images/Mathematical_Electronic/4d_bi_cnt1.jpg 1.5x, /images/Mathematical_Electronic/4d_bi_cnt1.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/4d_bi_cnt1.jpg"
        title="4d_bi_cnt1" /></p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/74LVC161.PNG"
        data-srcset="/images/Mathematical_Electronic/74LVC161.PNG, /images/Mathematical_Electronic/74LVC161.PNG 1.5x, /images/Mathematical_Electronic/74LVC161.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/74LVC161.PNG"
        title="74LVC161" /></p>
<p>用74LVC161构成九进制加计数器:</p>
<ol>
<li>
<p>反馈清零法：利用异步置零输入端，在M进制计数器的计数过程中，跳过M-N个状态，得到N进制计数器的方法。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/9D74LVC161.PNG"
        data-srcset="/images/Mathematical_Electronic/9D74LVC161.PNG, /images/Mathematical_Electronic/9D74LVC161.PNG 1.5x, /images/Mathematical_Electronic/9D74LVC161.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/9D74LVC161.PNG"
        title="9D74LVC161" /></p>
</li>
<li>
<p>反馈置数法:利用同步置数端，在M进制计数器的计数过程中，跳过M-N个状态，得到N进制计数器的方法。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/9D74LVC161_1.PNG"
        data-srcset="/images/Mathematical_Electronic/9D74LVC161_1.PNG, /images/Mathematical_Electronic/9D74LVC161_1.PNG 1.5x, /images/Mathematical_Electronic/9D74LVC161_1.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/9D74LVC161_1.PNG"
        title="9D74LVC161_1" /></p>
</li>
</ol>
<p>用74VC161组成256进制计数器:</p>
<ol>
<li>
<p>并行进位：低位片的进位作为高位片的使能</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/256cnt1.PNG"
        data-srcset="/images/Mathematical_Electronic/256cnt1.PNG, /images/Mathematical_Electronic/256cnt1.PNG 1.5x, /images/Mathematical_Electronic/256cnt1.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/256cnt1.PNG"
        title="256cnt1" /></p>
</li>
<li>
<p>串行进位：低位片的进位作为高位片的时钟</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/256cnt2.PNG"
        data-srcset="/images/Mathematical_Electronic/256cnt2.PNG, /images/Mathematical_Electronic/256cnt2.PNG 1.5x, /images/Mathematical_Electronic/256cnt2.PNG 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/256cnt2.PNG"
        title="256cnt2" /></p>
</li>
</ol>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">如果不加反相器，00001110的下个状态不再是00001111而是00011111。加了反相器使得00001110的下个状态时00001111，然后00001111的下个状态是00010000。</div>
        </div>
    </div>
<blockquote>
<h2 id="67-用verilog-hdl描述时序逻辑电路">6.7 用Verilog HDL描述时序逻辑电路</h2>
</blockquote>
<blockquote>
<h3 id="671-移位寄存器">6.7.1 移位寄存器</h3>
</blockquote>
<p>用行为级描述always描述一个４位双向移位寄存器，有异步清零、同步置数、左移、右移和保持。功能同74HC194。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">reg4</span><span class="p">(</span><span class="nv">clk</span><span class="p">,</span><span class="nv">clr</span><span class="p">,</span><span class="nc">S</span><span class="p">,</span><span class="nv">data</span><span class="p">,</span><span class="nv">left0</span><span class="p">,</span><span class="nv">right0</span><span class="p">,</span><span class="nv">en</span><span class="p">,</span><span class="nc">Q</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nv">clk</span><span class="p">,</span><span class="nv">clr</span><span class="p">,</span><span class="nv">left0</span><span class="p">,</span><span class="nv">right0</span><span class="p">,</span><span class="nv">en</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">1</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nc">S</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nv">data</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nc">Q</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nv">posedge</span> <span class="nv">clk</span> <span class="k">or</span> <span class="nv">posedge</span> <span class="nv">clr</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="k">if</span><span class="p">(</span><span class="nv">clr</span><span class="p">)</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="mi">4</span><span class="s1">&#39;b0000;
</span></span></span><span class="line"><span class="cl"><span class="s1">        else if(en)
</span></span></span><span class="line"><span class="cl"><span class="s1">        begin
</span></span></span><span class="line"><span class="cl"><span class="s1">            case(S)
</span></span></span><span class="line"><span class="cl"><span class="s1">            2&#39;</span><span class="nv">b00</span><span class="p">:</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="nc">Q</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">            <span class="mi">2</span><span class="s1">&#39;b01: Q&lt;={Q[2:0],right0};
</span></span></span><span class="line"><span class="cl"><span class="s1">            2&#39;</span><span class="nv">b10</span><span class="p">:</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="p">{</span><span class="nv">left0</span><span class="p">,</span><span class="nc">Q</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">1</span><span class="p">]};</span>
</span></span><span class="line"><span class="cl">            <span class="mi">2</span><span class="s1">&#39;b11: Q&lt;=data;     
</span></span></span><span class="line"><span class="cl"><span class="s1">            endcase
</span></span></span><span class="line"><span class="cl"><span class="s1">        end
</span></span></span><span class="line"><span class="cl"><span class="s1">    end
</span></span></span><span class="line"><span class="cl"><span class="s1">endmodule
</span></span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="672-计数器">6.7.2 计数器</h3>
</blockquote>
<p>用Verilog描述带使能端和同步置数端的可逆4位二进制计数器</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">counter</span><span class="p">(</span><span class="nv">clk</span><span class="p">,</span><span class="nv">en</span><span class="p">,</span><span class="nv">set</span><span class="p">,</span><span class="nv">data</span><span class="p">,</span><span class="nc">Q</span><span class="p">,</span><span class="nv">flag</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="nv">en</span><span class="p">,</span><span class="nv">set</span><span class="p">,</span><span class="nv">flag</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">input</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nv">data</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">output</span> <span class="nv">reg</span> <span class="p">[</span><span class="err">3</span><span class="p">:</span><span class="s">0</span><span class="p">]</span> <span class="nc">Q</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">always</span><span class="o">@</span><span class="p">(</span><span class="nv">posedge</span> <span class="nv">clk</span><span class="p">)</span>
</span></span><span class="line"><span class="cl">    <span class="nv">begin</span>
</span></span><span class="line"><span class="cl">        <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="nv">en</span><span class="p">)</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="nc">Q</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="nv">set</span><span class="p">)</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="nv">data</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="nv">flag</span><span class="o">==</span><span class="mi">1</span><span class="p">)</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="nc">Q</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">        <span class="k">else</span> <span class="nc">Q</span><span class="o">&lt;=</span><span class="nc">Q</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">    <span class="nv">end</span>
</span></span><span class="line"><span class="cl"><span class="nv">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h3 id="673-状态转换图">6.7.3 状态转换图</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/eg36.jpg"
        data-srcset="/images/Mathematical_Electronic/eg36.jpg, /images/Mathematical_Electronic/eg36.jpg 1.5x, /images/Mathematical_Electronic/eg36.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/eg36.jpg"
        title="eg36" /></p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-v" data-lang="v"><span class="line"><span class="cl"><span class="kn">module</span> <span class="nf">loop</span><span class="p">(</span><span class="nc">A</span><span class="p">,</span><span class="nc">Y</span><span class="p">,</span><span class="nv">clk</span><span class="p">,</span><span class="nv">clr</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="nv">parameter</span> <span class="nc">S0</span><span class="o">=</span><span class="mi">2</span><span class="s1">&#39;b00,S1=2&#39;</span><span class="nv">b01</span><span class="p">,</span><span class="nc">S2</span><span class="o">=</span><span class="mi">2</span><span class="s1">&#39;b11;
</span></span></span><span class="line"><span class="cl"><span class="s1">    input A,clk;
</span></span></span><span class="line"><span class="cl"><span class="s1">    reg [1:0] cur,next;
</span></span></span><span class="line"><span class="cl"><span class="s1">    output reg Y;
</span></span></span><span class="line"><span class="cl"><span class="s1">    always@(posedge clk,negedge clr)
</span></span></span><span class="line"><span class="cl"><span class="s1">    begin
</span></span></span><span class="line"><span class="cl"><span class="s1">        if(clr) cur&lt;=S0;
</span></span></span><span class="line"><span class="cl"><span class="s1">        else if(clk) cur&lt;=next;
</span></span></span><span class="line"><span class="cl"><span class="s1">    end
</span></span></span><span class="line"><span class="cl"><span class="s1">    always@(posedge clk)
</span></span></span><span class="line"><span class="cl"><span class="s1">    begin
</span></span></span><span class="line"><span class="cl"><span class="s1">        Y&lt;=0;
</span></span></span><span class="line"><span class="cl"><span class="s1">        case(cur)
</span></span></span><span class="line"><span class="cl"><span class="s1">            S0: next&lt;=A?S1:S2;
</span></span></span><span class="line"><span class="cl"><span class="s1">            S1: next&lt;=A?S0:S2;
</span></span></span><span class="line"><span class="cl"><span class="s1">            S2: if(A) next&lt;=S2;
</span></span></span><span class="line"><span class="cl"><span class="s1">                else begin next&lt;=S0;Y&lt;=1;
</span></span></span><span class="line"><span class="cl"><span class="s1">            default: next&lt;=S0;
</span></span></span><span class="line"><span class="cl"><span class="s1">        endcase
</span></span></span><span class="line"><span class="cl"><span class="s1">    end
</span></span></span><span class="line"><span class="cl"><span class="s1">endmodule
</span></span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<h1 id="7-半导体存储器">7 半导体存储器</h1>
</blockquote>
<blockquote>
<h2 id="71-只读存储器-rom">7.1 只读存储器 (ROM）</h2>
</blockquote>
<p>ROM是一种永久性数据存储器，其中的数据一般由专用的装置写入，数据一旦写入，不能随意改写，在切断电源之后，数据也不会消失。</p>
<p>ROM主要由地址译码器、存储矩阵和输出控制电路三部分组成。</p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/rom_struct.jpg"
        data-srcset="/images/Mathematical_Electronic/rom_struct.jpg, /images/Mathematical_Electronic/rom_struct.jpg 1.5x, /images/Mathematical_Electronic/rom_struct.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/rom_struct.jpg"
        title="rom_struct" /></p>
<blockquote>
<h3 id="711-基本概念">7.1.1 基本概念</h3>
</blockquote>
<ol>
<li>存储容量（M)：存储单元的数目。</li>
<li>字：存储器中作为一个整体被存取传送处理的一组数据 。</li>
<li>字长：一个字所含的位数称为字长。</li>
<li>字数：字的总量。</li>
<li>地址线个数/地址码位数n：字数=$2^n$</li>
<li>数据位数=位数。</li>
</ol>
<p>例：容量为64K ×1的存储系统有多少个存储单元？其地址码需要几位？数据位是几位？</p>
<p>存储单元数=字数×位数=64K×1=64K个=$2^{16}$个</p>
<p>地址线数：</p>
<p>因为字数为64K=$2^{16}$个，即n=16，所以地址线数为16位而数据线数等于位数，故数据线为1位</p>
<div class="details admonition info">
        <div class="details-summary admonition-title">
            <i class="icon fas fa-info-circle fa-fw" aria-hidden="true"></i>Info<i class="details-icon fas fa-angle-right fa-fw" aria-hidden="true"></i>
        </div>
        <div class="details-content">
            <div class="admonition-content">1K=1024=$2^{10}$<br>
1M=1024K=$2^{20}$<br>
1G=1024M=$2^{30}$</div>
        </div>
    </div>
<blockquote>
<h2 id="72-随机存取存储器-ram">7.2 随机存取存储器 (RAM)</h2>
</blockquote>
<p>在正常工作状态只能读出信息。断电后信息不会丢失，常用于存放固定信息(如程序、常数等)。</p>
<blockquote>
<h3 id="721-静态随机存取存储器sram">7.2.1 静态随机存取存储器(SRAM)</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sram.jpg"
        data-srcset="/images/Mathematical_Electronic/sram.jpg, /images/Mathematical_Electronic/sram.jpg 1.5x, /images/Mathematical_Electronic/sram.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sram.jpg"
        title="sram" /></p>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/sram_workmode.jpg"
        data-srcset="/images/Mathematical_Electronic/sram_workmode.jpg, /images/Mathematical_Electronic/sram_workmode.jpg 1.5x, /images/Mathematical_Electronic/sram_workmode.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/sram_workmode.jpg"
        title="sram_workmode" /></p>
<blockquote>
<h3 id="723-动态随机存取存储器dram">7.2.3 动态随机存取存储器(DRAM)</h3>
</blockquote>
<p><img
        class="lazyload"
        src="/svg/loading.min.svg"
        data-src="/images/Mathematical_Electronic/dram.jpg"
        data-srcset="/images/Mathematical_Electronic/dram.jpg, /images/Mathematical_Electronic/dram.jpg 1.5x, /images/Mathematical_Electronic/dram.jpg 2x"
        data-sizes="auto"
        alt="/images/Mathematical_Electronic/dram.jpg"
        title="dram" /></p>
<blockquote>
<h4 id="7231-写操作">7.2.3.1 写操作</h4>
</blockquote>
<p>X=1 $\overline{WE}$=0  T导通，电容器C与位线B连通。</p>
<p>输入缓冲器被选通，数据$D_I$经缓冲器和位线写入存储单元如果$D_I$为1，则向电容器充电，C存1;反之电容器放电,C存0 。</p>
<blockquote>
<h4 id="7232-读操作">7.2.3.2 读操作</h4>
</blockquote>
<p>X=1 $\overline{WE}$=1</p>
<p>T导通，电容器C与位线B连通</p>
<p>输出缓冲器/灵敏放大器被选通，C中存储的数据通过位线和缓冲器由D0输出</p>
<p>每次读出后，必须及时对读出单元刷新，即此时刷新控制R也为高电平，则读出的数据又经刷新缓冲器和位线对电容器C进行刷新。</p>
</div><div class="post-footer" id="post-footer">
    <div class="post-info">
        <div class="post-info-line">
            <div class="post-info-mod">
                <span>Updated on 2023-07-26</span>
            </div></div>
        <div class="post-info-line">
            <div class="post-info-md"><span>
                            <a class="link-to-markdown" href="/math_electronic/index.md" target="_blank">Read Markdown</a>
                        </span></div>
            <div class="post-info-share">
                <span><a href="javascript:void(0);" title="Share on Twitter" data-sharer="twitter" data-url="https://Septemus.github.io/math_electronic/" data-title="数字电子技术理论笔记"><i class="fab fa-twitter fa-fw" aria-hidden="true"></i></a><a href="javascript:void(0);" title="Share on Facebook" data-sharer="facebook" data-url="https://Septemus.github.io/math_electronic/"><i class="fab fa-facebook-square fa-fw" aria-hidden="true"></i></a><a href="javascript:void(0);" title="Share on Hacker News" data-sharer="hackernews" data-url="https://Septemus.github.io/math_electronic/" data-title="数字电子技术理论笔记"><i class="fab fa-hacker-news fa-fw" aria-hidden="true"></i></a><a href="javascript:void(0);" title="Share on Line" data-sharer="line" data-url="https://Septemus.github.io/math_electronic/" data-title="数字电子技术理论笔记"><i data-svg-src="/lib/simple-icons/icons/line.min.svg" aria-hidden="true"></i></a><a href="javascript:void(0);" title="Share on 微博" data-sharer="weibo" data-url="https://Septemus.github.io/math_electronic/" data-title="数字电子技术理论笔记" data-image="/images/Mathematical_Electronic/intel.jpg"><i class="fab fa-weibo fa-fw" aria-hidden="true"></i></a><a href="javascript:void(0);" title="Share on 百度" data-sharer="baidu" data-url="https://Septemus.github.io/math_electronic/" data-title="数字电子技术理论笔记"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg" aria-hidden="true"></i></a></span>
            </div>
        </div>
    </div>

    <div class="post-info-more">
        <section class="post-tags"></section>
        <section>
            <span><a href="javascript:void(0);" onclick="window.history.back();">Back</a></span>&nbsp;|&nbsp;<span><a href="/">Home</a></span>
        </section>
    </div>

    <div class="post-nav"><a href="/webrtc_communication/" class="prev" rel="prev" title="基于局域网的音视频即时聊天客户端及服务器软件设计与开发"><i class="fas fa-angle-left fa-fw" aria-hidden="true"></i>基于局域网的音视频即时聊天客户端及服务器软件设计与开发</a>
            <a href="/computer_organization_exp1/" class="next" rel="next" title="西南交通大学计组实验1-四位全加器设计">西南交通大学计组实验1-四位全加器设计<i class="fas fa-angle-right fa-fw" aria-hidden="true"></i></a></div>
</div>
<div id="comments"><div id="gitalk" class="comment"></div><noscript>
                Please enable JavaScript to view the comments powered by <a href="https://github.com/gitalk/gitalk"></a>Gitalk</a>.
            </noscript></div></article></div>
            </main><footer class="footer">
        <div class="footer-container"><div class="footer-line">Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.111.3">Hugo</a> | Theme - <a href="https://github.com/dillonzq/LoveIt" target="_blank" rel="noopener noreffer" title="LoveIt 0.2.11"><i class="far fa-kiss-wink-heart fa-fw" aria-hidden="true"></i> LoveIt</a>
                </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw" aria-hidden="true"></i><span itemprop="copyrightYear">2019 - 2023</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="/" target="_blank">Septemus</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
        </div>
    </footer></div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="Back to Top">
                <i class="fas fa-arrow-up fa-fw" aria-hidden="true"></i>
            </a><a href="#" id="view-comments" class="fixed-button" title="View Comments">
                <i class="fas fa-comment fa-fw" aria-hidden="true"></i>
            </a>
        </div><link rel="stylesheet" href="/lib/gitalk/gitalk.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/cookieconsent/cookieconsent.min.css"><script type="text/javascript" src="/lib/gitalk/gitalk.min.js"></script><script type="text/javascript" src="/lib/autocomplete/autocomplete.min.js"></script><script type="text/javascript" src="/lib/lunr/lunr.min.js"></script><script type="text/javascript" src="/lib/lazysizes/lazysizes.min.js"></script><script type="text/javascript" src="/lib/twemoji/twemoji.min.js"></script><script type="text/javascript" src="/lib/clipboard/clipboard.min.js"></script><script type="text/javascript" src="/lib/sharer/sharer.min.js"></script><script type="text/javascript" src="/lib/katex/katex.min.js"></script><script type="text/javascript" src="/lib/katex/contrib/auto-render.min.js"></script><script type="text/javascript" src="/lib/katex/contrib/copy-tex.min.js"></script><script type="text/javascript" src="/lib/katex/contrib/mhchem.min.js"></script><script type="text/javascript" src="/lib/mermaid/mermaid.min.js"></script><script type="text/javascript" src="/lib/cookieconsent/cookieconsent.min.js"></script><script type="text/javascript">window.config={"code":{"copyTitle":"Copy to clipboard","maxShownLines":5000},"comment":{"gitalk":{"admin":["Septemus"],"clientID":"27884c3fdf05fa87d8b5","clientSecret":"48cca20f9dde1fb315eabd987387efc894db330a","id":"2023-01-14T10:57:02+08:00","owner":"Septemus","repo":"comment_rep","title":"数字电子技术理论笔记"}},"cookieconsent":{"content":{"dismiss":"Got it!","link":"Learn more","message":"This website uses Cookies to improve your experience."},"enable":true,"palette":{"button":{"background":"#f0f0f0"},"popup":{"background":"#1aa3ff"}},"theme":"edgeless"},"data":{"id-1":"\r\n    graph LR\r\n\t常量--\u003e A(整数型)\r\n\tA--\u003e十进制数的形式的表示方法:表示有符号常量例如:30,-2\r\n    A--\u003e带基数的形式的表示方法:表示常量格式为:+/-_二进制位宽'基数符号_数值,例如:3'b101,5'o37,8'he3,8'b1001_0011\r\n\t常量--\u003e 实数型\r\n\t实数型--\u003e十进制记数法如:0.1,2.0,5.67\r\n    实数型--\u003e科学记数法如:23_5.1e2,5E-4,23510.0,0.0005\r"},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":true,"left":"\\begin{equation}","right":"\\end{equation}"},{"display":true,"left":"\\begin{equation*}","right":"\\end{equation*}"},{"display":true,"left":"\\begin{align}","right":"\\end{align}"},{"display":true,"left":"\\begin{align*}","right":"\\end{align*}"},{"display":true,"left":"\\begin{alignat}","right":"\\end{alignat}"},{"display":true,"left":"\\begin{alignat*}","right":"\\end{alignat*}"},{"display":true,"left":"\\begin{gather}","right":"\\end{gather}"},{"display":true,"left":"\\begin{CD}","right":"\\end{CD}"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false},"search":{"highlightTag":"em","lunrIndexURL":"/index.json","maxResultLength":10,"noResultsFound":"No results found","snippetLength":30,"type":"lunr"},"twemoji":true};</script><script type="text/javascript" src="/js/theme.min.js"></script></body>
</html>
