#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Aug 20 10:35:31 2018
# Process ID: 4000
# Log file: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/vivado.log
# Journal file: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_swap_rgb_to_rbg_0_2/design_1_swap_rgb_to_rbg_0_2.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0' generated file not found 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/ipshared/xilinx.com/axi_convolution_fixed_point_3x3_v1_0/18129aee/drivers/AXI_Convolution_Fixed_Point_3x3_v1_0/src/AXI_Convolution_Fixed_Point_3x3_selftest.c'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 749.410 ; gain = 166.367
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AXI_Convolution_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj AXI_Convolution_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qmults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmults
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto deee76ed711b4a7fba80966b0fc65c30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_Convolution_testbench_behav xil_defaultlib.AXI_Convolution_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:99]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift(IMAGE_WIDTH=640,KERNEL_SIZ...
Compiling module xil_defaultlib.line_buffer(IMAGE_WIDTH=640,KERN...
Compiling module xil_defaultlib.qmults(FP_WORD_LENGTH=11,FP_FRAC...
Compiling module xil_defaultlib.qadd(FP_WORD_LENGTH=11,FP_FRAC_L...
Compiling module xil_defaultlib.mac(FP_WORD_LENGTH=11,FP_FRAC_LE...
Compiling module xil_defaultlib.conv(IMAGE_HEIGHT=480,IMAGE_WIDT...
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.AXI_Convolution_testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_Convolution_testbench_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/xsim.dir/AXI_Convolution_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3103296761 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 10:37:01 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_Convolution_testbench_behav -key {Behavioral:sim_1:Functional:AXI_Convolution_testbench} -tclbatch {AXI_Convolution_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
ERROR: [Simtcl 6-50] Simulation engine failed to start: Cannot create simualtion database drawing file.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 802.223 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AXI_Convolution_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj AXI_Convolution_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qmults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmults
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto deee76ed711b4a7fba80966b0fc65c30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_Convolution_testbench_behav xil_defaultlib.AXI_Convolution_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:99]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift(IMAGE_WIDTH=640,KERNEL_SIZ...
Compiling module xil_defaultlib.line_buffer(IMAGE_WIDTH=640,KERN...
Compiling module xil_defaultlib.qmults(FP_WORD_LENGTH=11,FP_FRAC...
Compiling module xil_defaultlib.qadd(FP_WORD_LENGTH=11,FP_FRAC_L...
Compiling module xil_defaultlib.mac(FP_WORD_LENGTH=11,FP_FRAC_LE...
Compiling module xil_defaultlib.conv(IMAGE_HEIGHT=480,IMAGE_WIDT...
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.AXI_Convolution_testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_Convolution_testbench_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/xsim.dir/AXI_Convolution_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 987777378 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_c..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 10:39:01 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_Convolution_testbench_behav -key {Behavioral:sim_1:Functional:AXI_Convolution_testbench} -tclbatch {AXI_Convolution_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
ERROR: [Simtcl 6-50] Simulation engine failed to start: Cannot create simualtion database drawing file.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.750 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AXI_Convolution_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj AXI_Convolution_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qmults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmults
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto deee76ed711b4a7fba80966b0fc65c30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_Convolution_testbench_behav xil_defaultlib.AXI_Convolution_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:99]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift(IMAGE_WIDTH=640,KERNEL_SIZ...
Compiling module xil_defaultlib.line_buffer(IMAGE_WIDTH=640,KERN...
Compiling module xil_defaultlib.qmults(FP_WORD_LENGTH=11,FP_FRAC...
Compiling module xil_defaultlib.qadd(FP_WORD_LENGTH=11,FP_FRAC_L...
Compiling module xil_defaultlib.mac(FP_WORD_LENGTH=11,FP_FRAC_LE...
Compiling module xil_defaultlib.conv(IMAGE_HEIGHT=480,IMAGE_WIDT...
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.AXI_Convolution_testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_Convolution_testbench_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/xsim.dir/AXI_Convolution_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 849338980 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_c..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 10:39:37 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_Convolution_testbench_behav -key {Behavioral:sim_1:Functional:AXI_Convolution_testbench} -tclbatch {AXI_Convolution_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
ERROR: [Simtcl 6-50] Simulation engine failed to start: Cannot create simualtion database drawing file.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.750 ; gain = 0.000
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'FP_WORD_LENGTH' has its value changed from '11' to '24'.
WARNING: [IP_Flow 19-4300] HDL parameter 'FP_FRAC_LENGTH' has its value changed from '0' to '15'.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXIS_TDATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_M_AXIS_TDATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:165]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v:1]
[Mon Aug 20 10:46:05 2018] Launched synth_1...
Run output will be captured here: c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v:1]
[Mon Aug 20 10:46:48 2018] Launched synth_1...
Run output will be captured here: c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:169]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:175]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v:1]
[Mon Aug 20 10:50:20 2018] Launched synth_1...
Run output will be captured here: c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v:1]
[Mon Aug 20 10:50:43 2018] Launched synth_1...
Run output will be captured here: c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/conv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/line_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/mac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qadd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/qmults.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v" into library work [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0/hdl/shift.v:1]
[Mon Aug 20 10:51:35 2018] Launched synth_1...
Run output will be captured here: c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AXI_Convolution_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj AXI_Convolution_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qmults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmults
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto deee76ed711b4a7fba80966b0fc65c30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_Convolution_testbench_behav xil_defaultlib.AXI_Convolution_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:99]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift(IMAGE_WIDTH=640,KERNEL_SIZ...
Compiling module xil_defaultlib.line_buffer(IMAGE_WIDTH=640,KERN...
Compiling module xil_defaultlib.qmults(FP_WORD_LENGTH=24,FP_FRAC...
Compiling module xil_defaultlib.qadd(FP_WORD_LENGTH=24,FP_FRAC_L...
Compiling module xil_defaultlib.mac(FP_WORD_LENGTH=24,FP_FRAC_LE...
Compiling module xil_defaultlib.conv(IMAGE_HEIGHT=480,IMAGE_WIDT...
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.AXI_Convolution_testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_Convolution_testbench_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/xsim.dir/AXI_Convolution_testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1787638429 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 10:52:29 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_Convolution_testbench_behav -key {Behavioral:sim_1:Functional:AXI_Convolution_testbench} -tclbatch {AXI_Convolution_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
ERROR: [Simtcl 6-50] Simulation engine failed to start: Cannot create simualtion database drawing file.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 919.109 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 95.273 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 1440490178 -regid "211455396_0_0_626" -xml c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_..."
    (file "c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3..." line 26)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 20 10:54:05 2018...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 919.109 ; gain = 0.000
set_property  ip_repo_paths  {c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
open_bd_design {C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_40M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 - AXI_Convolution_Fixed_Point_3x3_0
Adding component instance block -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding component instance block -- xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0 - AXIS_Swap_RGB_To_RBG_0
Successfully read diagram <design_1> from BD file <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
set_property -dict [list CONFIG.FP_WORD_LENGTH {24} CONFIG.FP_FRAC_LENGTH {15}] [get_bd_cells convolution_unit/AXI_Convolution_Fixed_Point_3x3_0]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 [get_ips  design_1_AXI_Convolution_Fixed_Point_3x3_0_0]
Upgrading 'C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI_Convolution_Fixed_Point_3x3_0_0 from AXI_Convolution_Fixed_Point_3x3 1.0 to AXI_Convolution_Fixed_Point_3x3 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXI_Convolution_Fixed_Point_3x3_0_0/design_1_AXI_Convolution_Fixed_Point_3x3_0_0.upgrade_log'.
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
set_property -dict [list CONFIG.FP_WORD_LENGTH {24} CONFIG.FP_FRAC_LENGTH {15}] [get_bd_cells convolution_unit/AXI_Convolution_Fixed_Point_3x3_0]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
set_property widget {textEdit} [ipgui::get_guiparamspec -name "FP_WORD_LENGTH" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "FP_FRAC_LENGTH" -component [ipx::current_core] ]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tung/desktop/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
regenerate_bd_layout
open_bd_design {C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 [get_ips  design_1_AXI_Convolution_Fixed_Point_3x3_0_0]
Upgrading 'C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI_Convolution_Fixed_Point_3x3_0_0 from AXI_Convolution_Fixed_Point_3x3 1.0 to AXI_Convolution_Fixed_Point_3x3 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXI_Convolution_Fixed_Point_3x3_0_0/design_1_AXI_Convolution_Fixed_Point_3x3_0_0.upgrade_log'.
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_40M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_40M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_40M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/rst_processing_system7_0_40M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_vdma_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_rgb2ycrcb_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_rgb2ycrcb_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_cresample_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_cresample_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'v_cresample@2013.03' is enabled with a Hardware_Evaluation license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_cresample_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_tc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_v_tc_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_zed_hdmi_out_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_zed_hdmi_out_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_iic_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_iic_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_iic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/axi_iic_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/vcc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/gnd .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/AXI_Convolution_Fixed_Point_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/AXIS_Swap_RGB_To_RBG_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/cpu/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_40M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_40M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_40M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/rst_processing_system7_0_40M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_vdma_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_data_fifo_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/axis_data_fifo_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_v_rgb2ycrcb_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_rgb2ycrcb_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_v_cresample_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_cresample_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_v_tc_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_tc_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_v_axi4s_vid_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_zed_hdmi_out_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/zed_hdmi_out_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_iic_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_iic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/axi_iic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/vcc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/gnd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_AXI_Convolution_Fixed_Point_3x3_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block convolution_unit/AXI_Convolution_Fixed_Point_3x3_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_AXIS_Swap_RGB_To_RBG_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_display/AXIS_Swap_RGB_To_RBG_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_us_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu/axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Aug 20 10:57:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/synth_1/runme.log
[Mon Aug 20 10:57:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1227.781 ; gain = 146.504
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
write_hwdef -force  -file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
write_hwdef -force  -file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
write_hwdef -force  -file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
write_hwdef -force  -file C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2070 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper.xdc]
Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc:7]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.520 ; gain = 485.117
Finished Parsing XDC File [c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/.Xil/Vivado-4000-Tung-PC/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.055 ; gain = 1.535
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.055 ; gain = 1.535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2128.906 ; gain = 866.645
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2170.535 ; gain = 25.875
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/Tung/Desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tung/desktop/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vdma_hdmi_conv_v1/useripp'.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 11:34:04 2018...
