library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all; 

Entity Reg_aleatorio is 

Port(Clock,Reset,Enable,Load : 	IN std_logic;
	A0,A1,A2,A3: In std_logic_vector (4 downto 0);
	Reg_R, Reg_V, Reg_Am, Reg_Az: Out std_logic_vector (4 downto 0));
End Reg_aleatorio;

Architecture sol of Reg_aleatorio is 
Begin 
end sol;
