INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_EX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_IF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_IF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_MEM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_WB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_WB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sources_1/new/riscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JoeyD/riscv/riscv.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
