INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sources_1/new/key_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sources_1/new/key_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sources_1/new/tim_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tim_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:44]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:48]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:50]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:52]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:57]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:62]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:64]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:40]
ERROR: [VRFC 10-2865] module 'test_bench' ignored due to previous errors [C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sim_1/new/test_bench.v:3]
