M:___hal_Core8051s_SDCC_hw_reg_access
F:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),Z,0,0,0,0,0
F:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),Z,0,0,0,0,0
F:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),Z,0,0,0,0,0
S:LHW_set_32bit_reg_field$sloc0$1$0({2}SI:U),E,0,0
S:LHW_set_32bit_reg_field$sloc1$1$0({4}SL:U),E,0,0
S:LHW_set_32bit_reg_field$sloc2$1$0({1}SC:S),E,0,0
S:LHW_set_16bit_reg_field$sloc0$1$0({1}SC:S),E,0,0
S:LHW_set_32bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_set_32bit_reg_field$mask$1$1({4}SL:U),F,0,0
S:LHW_set_32bit_reg_field$value$1$1({4}SL:U),F,0,0
S:LHW_set_32bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_set_32bit_reg_field$temp32$1$1({4}SL:U),F,0,0
S:LHW_get_32bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_get_32bit_reg_field$mask$1$1({4}SL:U),F,0,0
S:LHW_get_32bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_get_32bit_reg_field$temp32$1$1({4}SL:U),F,0,0
S:LHW_set_16bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_set_16bit_reg_field$mask$1$1({2}SI:U),F,0,0
S:LHW_set_16bit_reg_field$in_value16$1$1({2}SI:U),F,0,0
S:LHW_set_16bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_set_16bit_reg_field$temp16$1$1({2}SI:U),F,0,0
S:LHW_get_16bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_get_16bit_reg_field$mask$1$1({2}SI:U),F,0,0
S:LHW_get_16bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_get_16bit_reg_field$temp16$1$1({2}SI:U),F,0,0
S:LHW_set_8bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_set_8bit_reg_field$mask$1$1({1}SC:U),F,0,0
S:LHW_set_8bit_reg_field$value$1$1({1}SC:U),F,0,0
S:LHW_set_8bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_set_8bit_reg_field$temp8$1$1({1}SC:U),F,0,0
S:LHW_get_8bit_reg_field$shift$1$1({1}SC:S),F,0,0
S:LHW_get_8bit_reg_field$mask$1$1({1}SC:U),F,0,0
S:LHW_get_8bit_reg_field$reg_addr$1$1({2}SI:U),F,0,0
S:LHW_get_8bit_reg_field$temp8$1$1({1}SC:U),F,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
