{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79779,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.000471805,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00220684,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00209643,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000483405,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00209643,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.133422,
	"finish__clock__skew__setup": 1.34993,
	"finish__clock__skew__hold": 1.77628,
	"finish__timing__drv__max_slew_limit": -2.92631,
	"finish__timing__drv__max_slew": 1020,
	"finish__timing__drv__max_cap_limit": -2.56624,
	"finish__timing__drv__max_cap": 320,
	"finish__timing__drv__max_fanout_limit": 10,
	"finish__timing__drv__max_fanout": 820,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 359,
	"finish__power__internal__total": 0.0431678,
	"finish__power__switching__total": 0.0509492,
	"finish__power__leakage__total": 3.16791e-07,
	"finish__power__total": 0.0941173,
	"finish__design__io": 141,
	"finish__design__die__area": 1.02784e+07,
	"finish__design__core__area": 1.01434e+07,
	"finish__design__instance__count": 158419,
	"finish__design__instance__area": 4.83121e+06,
	"finish__design__instance__count__stdcell": 158413,
	"finish__design__instance__area__stdcell": 904733,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 3.92647e+06,
	"finish__design__instance__utilization": 0.47629,
	"finish__design__instance__utilization__stdcell": 0.145527
}