$version Generated by VerilatedVcd $end
$timescale 10ps $end
 $scope module TOP $end
  $scope module $unit $end
   $var real 64 # compute_exp__Vstatic__sum $end
   $var wire 32 % compute_exp__Vstatic__term_idx [31:0] $end
   $var real 64 & pow__Vstatic__result1 $end
   $var wire 32 ( pow__Vstatic__p [31:0] $end
   $var real 64 ) fact__Vstatic__result2 $end
   $var wire 32 + fact__Vstatic__j [31:0] $end
  $upscope $end
  $var real 64 , input_val $end
  $var real 64 . output_val $end
  $scope module exp $end
   $var real 64 , input_val $end
   $var real 64 . output_val $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
r148.4131470673818 #
b00000000000000000000000000010101 %
r95367431640625 &
b00000000000000000000000000000000 (
r2.43290200817664e+18 )
b00000000000000000000000000010101 +
r5 ,
r148.4131470673818 .
#500
r54.59814992814881 #
r1099511627776 &
r4 ,
r54.59814992814881 .
#1000
r20.08553692295084 #
r3486784401 &
r3 ,
r20.08553692295084 .
#1500
r7.389056098930604 #
r1048576 &
r2 ,
r7.389056098930604 .
#2000
r2.718281828459046 #
r1 &
r1 ,
r2.718281828459046 .
#2500
