m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests
valuGroupDecoder
Z1 !s110 1696442080
!i10b 1
!s100 =zFTPIW?oNJ]jH`Gg3g7P1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IeViEWn[E_kDfbKWh6SeB<0
R0
w1696439912
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 18
L0 34 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1696442080.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nalu@group@decoder
valuGroupDecoderTests
R1
!i10b 1
!s100 :R:;]WH;eYE0RKiTI5aDo1
R2
I3;KQ6Z:dB@c<:>OdRH::>2
R0
w1696442077
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
!i122 20
L0 5 209
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 5@l3U>EnGM<Tm=5AmbCNG3
R2
I0RX>>[GE;^956EMkLNEHG0
R0
w1695665975
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 19
L0 3 63
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
