TimeQuest Timing Analyzer report for demo
Thu May 04 10:57:09 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Minimum Pulse Width: 'ip_pll_one|altpll_component|pll|clk[0]'
 12. Slow Model Minimum Pulse Width: 'clk'
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Minimum Pulse Width: 'ip_pll_one|altpll_component|pll|clk[0]'
 23. Fast Model Minimum Pulse Width: 'clk'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Multicorner Timing Analysis Summary
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Clock Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; demo                                                ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C8Q208C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+----------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------+
; Clock Name                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                   ; Targets                                    ;
+----------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------+
; clk                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                          ; { clk }                                    ;
; ip_pll_one|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; ip_pll_one|altpll_component|pll|inclk[0] ; { ip_pll_one|altpll_component|pll|clk[0] } ;
; ip_pll_one|altpll_component|pll|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; ip_pll_one|altpll_component|pll|inclk[0] ; { ip_pll_one|altpll_component|pll|clk[1] } ;
; ip_pll_one|altpll_component|pll|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 5.000 ; 9.000  ; 20.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk    ; ip_pll_one|altpll_component|pll|inclk[0] ; { ip_pll_one|altpll_component|pll|clk[2] } ;
+----------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------+


---------------------------
; Slow Model Fmax Summary ;
---------------------------
No paths to report.


----------------------------
; Slow Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Slow Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ip_pll_one|altpll_component|pll|clk[0] ; 2.223  ; 0.000         ;
; clk                                    ; 10.000 ; 0.000         ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ip_pll_one|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.223 ; 5.000        ; 2.777          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.223 ; 5.000        ; 2.777          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|inclk[0] ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; clk   ; Rise       ; clk                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; addr[*]   ; clk        ; 8.101 ; 8.101 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; 7.345 ; 7.345 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; 8.101 ; 8.101 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; 7.490 ; 7.490 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; 2.840 ; 2.840 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; 2.875 ; 2.875 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; 2.822 ; 2.822 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; 7.344 ; 7.344 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; 7.346 ; 7.346 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; addr[*]   ; clk        ; -2.509 ; -2.509 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; -7.032 ; -7.032 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; -7.788 ; -7.788 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; -7.177 ; -7.177 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; -2.527 ; -2.527 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; -2.562 ; -2.562 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; -2.509 ; -2.509 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; -7.031 ; -7.031 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; -7.033 ; -7.033 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 1.555 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 9.596 ; 9.596 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 9.335 ; 9.335 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 9.596 ; 9.596 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 9.219 ; 9.219 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 8.828 ; 8.828 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 9.554 ; 9.554 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 9.340 ; 9.340 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 9.226 ; 9.226 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 8.932 ; 8.932 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 1.555 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 3.033 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 3.033 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 8.297 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 8.297 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 1.555 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 8.828 ; 8.828 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 9.335 ; 9.335 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 9.596 ; 9.596 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 9.219 ; 9.219 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 8.828 ; 8.828 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 9.554 ; 9.554 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 9.340 ; 9.340 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 9.226 ; 9.226 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 8.932 ; 8.932 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 1.555 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 3.033 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 3.033 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 8.297 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 8.297 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


----------------------------
; Fast Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Fast Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ip_pll_one|altpll_component|pll|clk[0] ; 3.077  ; 0.000         ;
; clk                                    ; 10.000 ; 0.000         ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ip_pll_one|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 3.077 ; 5.000        ; 1.923          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 3.077 ; 5.000        ; 1.923          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom:ip_rom_inst|altsyncram:altsyncram_component|altsyncram_gj71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_pll_one|altpll_component|_clk0~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; ip_pll_one|altpll_component|pll|clk[0] ; Rise       ; ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ip_pll_one|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; addr[*]   ; clk        ; 3.969 ; 3.969 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; 3.690 ; 3.690 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; 3.969 ; 3.969 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; 3.737 ; 3.737 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; 1.237 ; 1.237 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; 1.256 ; 1.256 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; 1.232 ; 1.232 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; 3.684 ; 3.684 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; 3.686 ; 3.686 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; addr[*]   ; clk        ; -1.093 ; -1.093 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; -3.551 ; -3.551 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; -3.830 ; -3.830 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; -3.598 ; -3.598 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; -1.098 ; -1.098 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; -1.117 ; -1.117 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; -1.093 ; -1.093 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; -3.545 ; -3.545 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; -3.547 ; -3.547 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 0.522 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 4.278 ; 4.278 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 4.076 ; 4.076 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 4.278 ; 4.278 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 4.161 ; 4.161 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 4.039 ; 4.039 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 4.243 ; 4.243 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 4.077 ; 4.077 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 4.166 ; 4.166 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 3.950 ; 3.950 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 0.522 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 1.201 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 1.201 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 6.395 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 6.395 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 0.522 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 3.950 ; 3.950 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 4.076 ; 4.076 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 4.278 ; 4.278 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 4.161 ; 4.161 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 4.039 ; 4.039 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 4.243 ; 4.243 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 4.077 ; 4.077 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 4.166 ; 4.166 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 3.950 ; 3.950 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 0.522 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 1.201 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 1.201 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 6.395 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 6.395 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+-----------------------------------------+-------+------+----------+---------+---------------------+
; Clock                                   ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack                        ; N/A   ; N/A  ; N/A      ; N/A     ; 2.223               ;
;  clk                                    ; N/A   ; N/A  ; N/A      ; N/A     ; 10.000              ;
;  ip_pll_one|altpll_component|pll|clk[0] ; N/A   ; N/A  ; N/A      ; N/A     ; 2.223               ;
; Design-wide TNS                         ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                    ; N/A   ; N/A  ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_one|altpll_component|pll|clk[0] ; N/A   ; N/A  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------+-------+------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; addr[*]   ; clk        ; 8.101 ; 8.101 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; 7.345 ; 7.345 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; 8.101 ; 8.101 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; 7.490 ; 7.490 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; 2.840 ; 2.840 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; 2.875 ; 2.875 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; 2.822 ; 2.822 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; 7.344 ; 7.344 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; 7.346 ; 7.346 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+------------+--------+--------+------------+----------------------------------------+
; addr[*]   ; clk        ; -1.093 ; -1.093 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[0]  ; clk        ; -3.551 ; -3.551 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[1]  ; clk        ; -3.830 ; -3.830 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[2]  ; clk        ; -3.598 ; -3.598 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[3]  ; clk        ; -1.098 ; -1.098 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[4]  ; clk        ; -1.117 ; -1.117 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[5]  ; clk        ; -1.093 ; -1.093 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[6]  ; clk        ; -3.545 ; -3.545 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  addr[7]  ; clk        ; -3.547 ; -3.547 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 1.555 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 9.596 ; 9.596 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 9.335 ; 9.335 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 9.596 ; 9.596 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 9.219 ; 9.219 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 8.828 ; 8.828 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 9.554 ; 9.554 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 9.340 ; 9.340 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 9.226 ; 9.226 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 8.932 ; 8.932 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 1.555 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 3.033 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 3.033 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 8.297 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 8.297 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+------------+-------+-------+------------+----------------------------------------+
; c0_clk    ; clk        ; 0.522 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; data[*]   ; clk        ; 3.950 ; 3.950 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[0]  ; clk        ; 4.076 ; 4.076 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[1]  ; clk        ; 4.278 ; 4.278 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[2]  ; clk        ; 4.161 ; 4.161 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[3]  ; clk        ; 4.039 ; 4.039 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[4]  ; clk        ; 4.243 ; 4.243 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[5]  ; clk        ; 4.077 ; 4.077 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[6]  ; clk        ; 4.166 ; 4.166 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
;  data[7]  ; clk        ; 3.950 ; 3.950 ; Rise       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c0_clk    ; clk        ;       ; 0.522 ; Fall       ; ip_pll_one|altpll_component|pll|clk[0] ;
; c1_clk    ; clk        ; 1.201 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c1_clk    ; clk        ;       ; 1.201 ; Fall       ; ip_pll_one|altpll_component|pll|clk[1] ;
; c2_clk    ; clk        ; 6.395 ;       ; Rise       ; ip_pll_one|altpll_component|pll|clk[2] ;
; c2_clk    ; clk        ;       ; 6.395 ; Fall       ; ip_pll_one|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu May 04 10:57:09 2023
Info: Command: quartus_sta demo -c demo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {ip_pll_one|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ip_pll_one|altpll_component|pll|clk[0]} {ip_pll_one|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll_one|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ip_pll_one|altpll_component|pll|clk[1]} {ip_pll_one|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {ip_pll_one|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 20.00 -name {ip_pll_one|altpll_component|pll|clk[2]} {ip_pll_one|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.223         0.000 ip_pll_one|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.077         0.000 ip_pll_one|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4574 megabytes
    Info: Processing ended: Thu May 04 10:57:09 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


