[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13156, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13189, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13222, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13255, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13288, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13321, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 13354, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14748, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14781, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_SS_nldm_211120.lib.gz line 14814, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-1212] ./asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ODB-0227] LEF file: ./asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: ./asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
-- Before --

Cell type report:                       Count       Area
  Buffer                                 1081      78.80
  Inverter                                458      20.03
  Sequential cell                         562     163.88
  Multi-Input combinational cell         9806    1050.62
  Total                                 11907    1313.34
[-30.917,  54.906): ***** (21)
[ 54.906, 140.728): ********************** (92)
[140.728, 226.551): *********** (47)
[226.551, 312.373): ************************************************** (212)
[312.373, 398.196): ******* (29)
[398.196, 484.018): **** (19)
[484.018, 569.841): ** (10)
[569.841, 655.664): * (3)
[655.664, 741.486): ****************************** (129)
[741.486, 827.309]: ****************************** (129)
Startpoint: ld (input port clocked by core_clock)
Endpoint: u0/subword[19]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
 200.00  200.00 ^ input external delay
   0.00  200.00 ^ ld (in)
  43.55  243.55 ^ _12054_/Y (BUFx2_ASAP7_75t_R)
  61.28  304.83 ^ _12066_/Y (BUFx2_ASAP7_75t_R)
  61.08  365.91 ^ _12067_/Y (BUFx2_ASAP7_75t_R)
  48.16  414.07 ^ _12197_/Y (OA21x2_ASAP7_75t_R)
  65.83  479.90 ^ _12198_/Y (BUFx2_ASAP7_75t_R)
  78.77  558.68 v _13022_/Y (INVx1_ASAP7_75t_R)
  85.51  644.19 ^ _23139_/CON (HAxp5_ASAP7_75t_R)
  39.37  683.56 v _23139_/SN (HAxp5_ASAP7_75t_R)
  56.95  740.51 v _13045_/Y (BUFx2_ASAP7_75t_R)
  53.72  794.23 v _13111_/Y (OA21x2_ASAP7_75t_R)
  46.41  840.64 v _13289_/Y (AO221x1_ASAP7_75t_R)
  52.20  892.84 v _13290_/Y (OA211x2_ASAP7_75t_R)
  42.82  935.66 v _13295_/Y (OR3x1_ASAP7_75t_R)
  52.15  987.81 v _13296_/Y (OA211x2_ASAP7_75t_R)
  33.57 1021.38 v _13297_/Y (AO21x1_ASAP7_75t_R)
   0.00 1021.38 v u0/subword[19]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
        1021.38   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ u0/subword[19]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
  -9.54  990.46   library setup time
         990.46   data required time
---------------------------------------------------------
         990.46   data required time
        -1021.38   data arrival time
---------------------------------------------------------
         -30.92   slack (VIOLATED)


wns max -30.92
tns max -191.30
-- After --

[INFO RMP-0059] Resynthesis: starting tuning algorithm, Worst slack is 3.7464665e-10
Derived GENLIB library "asap7sc7p5t_AO_RVT_SS_nldm_211120" with 169 gates.
[INFO RMP-0052] Resynthesis: starting simulated annealing
[INFO RMP-0053] Initial temperature: 9.697355e-10, worst slack: 3.3361197e-10
[INFO RMP-0054] Iteration: 10, temperature: 6.7881484e-10, best worst slack: 3.45377e-10
[INFO RMP-0054] Iteration: 20, temperature: 3.5556968e-10, best worst slack: 3.45377e-10
[INFO RMP-0054] Iteration: 30, temperature: 3.2324518e-11, best worst slack: 3.9225734e-10
[INFO RMP-0067] Resynthesis: End of slack tuning, applying ABC operations
[INFO RMP-0068] Resynthesis: Worst slack is 3.9225734e-10
[-35.249,  51.006): *** (11)
[ 51.006, 137.262): ************************* (95)
[137.262, 223.518): ************** (54)
[223.518, 309.774):  (0)
[309.774, 396.030):  (0)
[396.030, 482.286): ************************************************** (190)
[482.286, 568.541): ******************* (73)
[568.541, 654.797): ** (9)
[654.797, 741.053): ********************************** (130)
[741.053, 827.309]: ********************************** (129)
Cell type report:                       Count       Area
  Buffer                                  990      72.03
  Inverter                                553      25.22
  Sequential cell                         562     163.88
  Multi-Input combinational cell        10118    1050.08
  Total                                 12223    1311.21
Startpoint: u0/w[0][9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0/subword[18]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0/w[0][9]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
  86.37   86.37 v u0/w[0][9]$_DFF_P_/QN (DFFHQNx1_ASAP7_75t_R)
  55.92  142.29 v cut_71134/Y (XNOR2xp5_ASAP7_75t_R)
  63.13  205.41 v cut_71135/Y (XNOR2xp5_ASAP7_75t_R)
  43.42  248.84 v cut_71136/Y (XNOR2xp5_ASAP7_75t_R)
 190.48  439.32 ^ cut_71138/Y (AOI21xp33_ASAP7_75t_R)
 150.43  589.75 v cut_71139/Y (INVx1_ASAP7_75t_R)
  72.55  662.29 ^ _23145_/CON (HAxp5_ASAP7_75t_R)
  73.43  735.72 v cut_71072/Y (NAND2xp33_ASAP7_75t_R)
  53.90  789.63 ^ cut_71337/Y (NOR2xp33_ASAP7_75t_R)
  52.29  841.92 v cut_71338/Y (NOR2xp33_ASAP7_75t_R)
  31.56  873.49 ^ cut_71339/Y (OAI21xp33_ASAP7_75t_R)
  20.47  893.95 v cut_71340/Y (NAND2xp33_ASAP7_75t_R)
  20.51  914.47 ^ cut_71341/Y (NAND2xp33_ASAP7_75t_R)
  16.24  930.71 v cut_71342/Y (NAND2xp33_ASAP7_75t_R)
  27.76  958.47 ^ cut_71364/Y (NAND2xp33_ASAP7_75t_R)
  21.66  980.13 v cut_71365/Y (NOR2xp33_ASAP7_75t_R)
  25.40 1005.53 ^ cut_71410/Y (NOR2xp33_ASAP7_75t_R)
   0.00 1005.53 ^ u0/subword[18]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
        1005.53   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ u0/subword[18]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
 -29.72  970.28   library setup time
         970.28   data required time
---------------------------------------------------------
         970.28   data required time
        -1005.53   data arrival time
---------------------------------------------------------
         -35.25   slack (VIOLATED)


wns max -35.25
tns max -85.65
