
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 58 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 0 min 58 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9224794 heartbeat IPC: 1.90886 cumulative IPC: 1.90886 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13952415 heartbeat IPC: 2.11523 cumulative IPC: 2.00675 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18472291 heartbeat IPC: 2.21245 cumulative IPC: 2.07093 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23648363 heartbeat IPC: 1.93197 cumulative IPC: 2.03435 (Simulation time: 0 hr 6 min 29 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27974186 heartbeat IPC: 2.3117 cumulative IPC: 2.08436 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32296345 heartbeat IPC: 2.31366 cumulative IPC: 2.11937 (Simulation time: 0 hr 9 min 8 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36606062 heartbeat IPC: 2.32034 cumulative IPC: 2.14592 (Simulation time: 0 hr 10 min 28 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40925507 heartbeat IPC: 2.31511 cumulative IPC: 2.16571 (Simulation time: 0 hr 11 min 48 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45244571 heartbeat IPC: 2.31532 cumulative IPC: 2.18137 (Simulation time: 0 hr 13 min 7 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49571610 heartbeat IPC: 2.31105 cumulative IPC: 2.19368 (Simulation time: 0 hr 14 min 25 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45585546 cumulative IPC: 2.19368 (Simulation time: 0 hr 14 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19368 instructions: 100000002 cycles: 45585546
cpu0_DTLB TOTAL     ACCESS:   40544634  HIT:   40530481  MISS:      14153
cpu0_DTLB LOAD      ACCESS:   32389757  HIT:   32382043  MISS:       7714
cpu0_DTLB RFO       ACCESS:    8154877  HIT:    8148438  MISS:       6439
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.2808 cycles
cpu0_ITLB TOTAL     ACCESS:     799292  HIT:     799220  MISS:         72
cpu0_ITLB LOAD      ACCESS:     799292  HIT:     799220  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62168  HIT:      62063  MISS:        105
cpu0_L1I LOAD      ACCESS:      62168  HIT:      62063  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 104.267 cycles
cpu0_STLB TOTAL     ACCESS:      14225  HIT:      13770  MISS:        455
cpu0_STLB LOAD      ACCESS:       7786  HIT:       7778  MISS:          8
cpu0_STLB RFO       ACCESS:       6439  HIT:       5992  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 165.956 cycles
cpu0_L1D TOTAL     ACCESS:   33517626  HIT:   33047499  MISS:     470127
cpu0_L1D LOAD      ACCESS:   28673102  HIT:   28511706  MISS:     161396
cpu0_L1D RFO       ACCESS:    4844070  HIT:    4535362  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 232.724 cycles
cpu0_L2C TOTAL     ACCESS:     777402  HIT:     472477  MISS:     304925
cpu0_L2C LOAD      ACCESS:     161501  HIT:     149265  MISS:      12236
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307170  HIT:     307123  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 341.867 cycles
LLC TOTAL     ACCESS:     596565  HIT:     450017  MISS:     146548
LLC LOAD      ACCESS:      12235  HIT:      10944  MISS:       1291
LLC RFO       ACCESS:     292633  HIT:     212491  MISS:      80142
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291689  HIT:     226575  MISS:      65114
LLC TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 667.487 cycles
Insertion Distribution: 
	LOAD 521 0 0 0 3278 44 
	RFO 3044 0 0 0 30269 77548 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 65965 
	 0 0 0 0 13 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1507  ROW_BUFFER_MISS:      79925
 DBUS AVG_CONGESTED_CYCLE:    3.99373
 WQ ROW_BUFFER_HIT:       4197  ROW_BUFFER_MISS:      73065  FULL:      17788


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.333
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

