{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541663916718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541663916718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 14:58:36 2018 " "Processing started: Thu Nov 08 14:58:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541663916718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541663916718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541663916719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541663917088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau4.v 3 3 " "Found 3 design units, including 3 entities, in source file cau4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau4 " "Found entity 1: cau4" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663917140 ""} { "Info" "ISGN_ENTITY_NAME" "2 count_and_delay " "Found entity 2: count_and_delay" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663917140 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_FPGA " "Found entity 3: decoder_FPGA" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541663917140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541663917140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(9) " "Verilog HDL Instantiation warning at cau4.v(9): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(15) " "Verilog HDL error at cau4.v(15): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 15 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(16) " "Verilog HDL error at cau4.v(16): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 16 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(17) " "Verilog HDL error at cau4.v(17): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 17 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(18) " "Verilog HDL error at cau4.v(18): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 18 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(22) " "Verilog HDL error at cau4.v(22): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 22 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(23) " "Verilog HDL error at cau4.v(23): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 23 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(24) " "Verilog HDL error at cau4.v(24): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 24 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "decoder_FPGA cau4.v(25) " "Verilog HDL error at cau4.v(25): \"decoder_FPGA\" is not a task or void function" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau4/cau4.v" 25 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1541663917141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541663917266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 08 14:58:37 2018 " "Processing ended: Thu Nov 08 14:58:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541663917266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541663917266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541663917266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541663917266 ""}
