Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Feb  4 23:43:35 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                              Enable Signal                              |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                         |                                                                           |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0   |               13 |             33 |
+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 9      |                     1 |
| 12     |                     2 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


