verilog work "clk_sync_domen.v"
