<<<<<<< HEAD
Warning (10268): Verilog HDL information at aluTb.v(73): always construct contains both blocking and non-blocking assignments File: /home/ella/Documents/School/CS3710/cpu/aluTb.v Line: 73
=======
Warning (10268): Verilog HDL information at aluTb.v(71): always construct contains both blocking and non-blocking assignments File: E:/3710/GroupProject/cs3710/aluTb.v Line: 71
>>>>>>> 6fdedbbf5d586a85909adf85b8fba1134555fd38
