#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 17 14:36:56 2019
# Process ID: 8848
# Current directory: C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/hls_multiplier/xsim_script.tcl}
# Log file: C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/xsim.log
# Journal file: C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/hls_multiplier/xsim_script.tcl
# xsim {hls_multiplier} -autoloadwcfg -tclbatch {hls_multiplier.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source hls_multiplier.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "605000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 645 ns : File "C:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier/solution1/sim/verilog/hls_multiplier.autotb.v" Line 313
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 17 14:37:00 2019...
