<profile>

<section name = "Vivado HLS Report for 'shuffle_24_p'" level="0">
<item name = "Date">Fri Dec 21 18:33:54 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">try_single_function</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.04, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">48481, 48481, 48481, 48481, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">48480, 48480, 1010, -, -, 48, no</column>
<column name=" + Loop 1.1">1008, 1008, 56, -, -, 18, no</column>
<column name="  ++ Loop 1.1.1">54, 54, 3, -, -, 18, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 473, 208</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 81</column>
<column name="Register">-, -, 122, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_dEe_x_U224">ShuffleNetV2_mux_dEe, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_31_fu_494_p2">+, 0, 23, 11, 1, 6</column>
<column name="h_31_fu_646_p2">+, 0, 20, 10, 5, 1</column>
<column name="tmp_567_fu_482_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_570_fu_534_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_571_fu_548_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_572_fu_573_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_573_fu_579_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_574_fu_604_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_577_fu_634_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_578_fu_664_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_579_fu_674_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_580_fu_684_p2">+, 0, 35, 15, 10, 10</column>
<column name="w_41_fu_723_p2">+, 0, 20, 10, 5, 1</column>
<column name="exitcond4_fu_640_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond5_fu_488_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond_fu_717_p2">icmp, 0, 0, 2, 5, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 8, 1, 8</column>
<column name="co_reg_411">9, 2, 6, 12</column>
<column name="h_reg_422">9, 2, 5, 10</column>
<column name="storemerge_reg_444">9, 2, 8, 16</column>
<column name="w_reg_433">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="co_31_reg_794">6, 0, 6, 0</column>
<column name="co_reg_411">6, 0, 6, 0</column>
<column name="h_31_reg_827">5, 0, 5, 0</column>
<column name="h_reg_422">5, 0, 5, 0</column>
<column name="output_V_addr_reg_837">14, 0, 14, 0</column>
<column name="p_lshr_f_cast_reg_799">5, 0, 5, 0</column>
<column name="storemerge_reg_444">8, 0, 8, 0</column>
<column name="tmp_2081_reg_782">1, 0, 1, 0</column>
<column name="tmp_567_reg_786">10, 0, 11, 1</column>
<column name="tmp_570_reg_804">9, 0, 10, 1</column>
<column name="tmp_572_reg_809">13, 0, 14, 1</column>
<column name="tmp_574_reg_814">14, 0, 15, 1</column>
<column name="tmp_577_reg_819">9, 0, 10, 1</column>
<column name="w_41_reg_965">5, 0, 5, 0</column>
<column name="w_reg_433">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shuffle_24_p, return value</column>
<column name="left_V_address0">out, 13, ap_memory, left_V, array</column>
<column name="left_V_ce0">out, 1, ap_memory, left_V, array</column>
<column name="left_V_q0">in, 8, ap_memory, left_V, array</column>
<column name="output_V_address0">out, 14, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_24_16x16_p_23_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_23, array</column>
<column name="buffer1_1_24_16x16_p_23_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_23, array</column>
<column name="buffer1_1_24_16x16_p_23_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_23, array</column>
<column name="buffer1_1_24_16x16_p_22_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_22, array</column>
<column name="buffer1_1_24_16x16_p_22_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_22, array</column>
<column name="buffer1_1_24_16x16_p_22_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_22, array</column>
<column name="buffer1_1_24_16x16_p_11_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_11, array</column>
<column name="buffer1_1_24_16x16_p_11_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_11, array</column>
<column name="buffer1_1_24_16x16_p_11_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_11, array</column>
<column name="buffer1_1_24_16x16_p_6_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_6, array</column>
<column name="buffer1_1_24_16x16_p_6_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_6, array</column>
<column name="buffer1_1_24_16x16_p_6_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_6, array</column>
<column name="buffer1_1_24_16x16_p_5_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_5, array</column>
<column name="buffer1_1_24_16x16_p_5_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_5, array</column>
<column name="buffer1_1_24_16x16_p_5_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_5, array</column>
<column name="buffer1_1_24_16x16_p_4_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_4, array</column>
<column name="buffer1_1_24_16x16_p_4_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_4, array</column>
<column name="buffer1_1_24_16x16_p_4_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_4, array</column>
<column name="buffer1_1_24_16x16_p_3_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_3, array</column>
<column name="buffer1_1_24_16x16_p_3_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_3, array</column>
<column name="buffer1_1_24_16x16_p_3_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_3, array</column>
<column name="buffer1_1_24_16x16_p_2_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_2, array</column>
<column name="buffer1_1_24_16x16_p_2_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_2, array</column>
<column name="buffer1_1_24_16x16_p_2_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_2, array</column>
<column name="buffer1_1_24_16x16_p_1_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_1, array</column>
<column name="buffer1_1_24_16x16_p_1_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_1, array</column>
<column name="buffer1_1_24_16x16_p_1_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_1, array</column>
<column name="buffer1_1_24_16x16_p_address0">out, 9, ap_memory, buffer1_1_24_16x16_p, array</column>
<column name="buffer1_1_24_16x16_p_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p, array</column>
<column name="buffer1_1_24_16x16_p_q0">in, 8, ap_memory, buffer1_1_24_16x16_p, array</column>
<column name="buffer1_1_24_16x16_p_21_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_21, array</column>
<column name="buffer1_1_24_16x16_p_21_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_21, array</column>
<column name="buffer1_1_24_16x16_p_21_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_21, array</column>
<column name="buffer1_1_24_16x16_p_20_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_20, array</column>
<column name="buffer1_1_24_16x16_p_20_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_20, array</column>
<column name="buffer1_1_24_16x16_p_20_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_20, array</column>
<column name="buffer1_1_24_16x16_p_19_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_19, array</column>
<column name="buffer1_1_24_16x16_p_19_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_19, array</column>
<column name="buffer1_1_24_16x16_p_19_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_19, array</column>
<column name="buffer1_1_24_16x16_p_18_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_18, array</column>
<column name="buffer1_1_24_16x16_p_18_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_18, array</column>
<column name="buffer1_1_24_16x16_p_18_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_18, array</column>
<column name="buffer1_1_24_16x16_p_17_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_17, array</column>
<column name="buffer1_1_24_16x16_p_17_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_17, array</column>
<column name="buffer1_1_24_16x16_p_17_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_17, array</column>
<column name="buffer1_1_24_16x16_p_16_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_16, array</column>
<column name="buffer1_1_24_16x16_p_16_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_16, array</column>
<column name="buffer1_1_24_16x16_p_16_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_16, array</column>
<column name="buffer1_1_24_16x16_p_15_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_15, array</column>
<column name="buffer1_1_24_16x16_p_15_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_15, array</column>
<column name="buffer1_1_24_16x16_p_15_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_15, array</column>
<column name="buffer1_1_24_16x16_p_14_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_14, array</column>
<column name="buffer1_1_24_16x16_p_14_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_14, array</column>
<column name="buffer1_1_24_16x16_p_14_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_14, array</column>
<column name="buffer1_1_24_16x16_p_13_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_13, array</column>
<column name="buffer1_1_24_16x16_p_13_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_13, array</column>
<column name="buffer1_1_24_16x16_p_13_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_13, array</column>
<column name="buffer1_1_24_16x16_p_12_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_12, array</column>
<column name="buffer1_1_24_16x16_p_12_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_12, array</column>
<column name="buffer1_1_24_16x16_p_12_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_12, array</column>
<column name="buffer1_1_24_16x16_p_10_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_10, array</column>
<column name="buffer1_1_24_16x16_p_10_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_10, array</column>
<column name="buffer1_1_24_16x16_p_10_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_10, array</column>
<column name="buffer1_1_24_16x16_p_9_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_9, array</column>
<column name="buffer1_1_24_16x16_p_9_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_9, array</column>
<column name="buffer1_1_24_16x16_p_9_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_9, array</column>
<column name="buffer1_1_24_16x16_p_8_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_8, array</column>
<column name="buffer1_1_24_16x16_p_8_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_8, array</column>
<column name="buffer1_1_24_16x16_p_8_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_8, array</column>
<column name="buffer1_1_24_16x16_p_7_address0">out, 9, ap_memory, buffer1_1_24_16x16_p_7, array</column>
<column name="buffer1_1_24_16x16_p_7_ce0">out, 1, ap_memory, buffer1_1_24_16x16_p_7, array</column>
<column name="buffer1_1_24_16x16_p_7_q0">in, 8, ap_memory, buffer1_1_24_16x16_p_7, array</column>
</table>
</item>
</section>
</profile>
