V3 75
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add32bit_Unit.vhd 2015/02/28.11:32:27 O.87xd
EN work/Add32bit_Unit 1425115977 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add32bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add32bit_Unit/Behavioral 1425115978 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add32bit_Unit.vhd \
      EN work/Add32bit_Unit 1425115977 CP Add4bit_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add4bit_Unit.vhd 2015/02/28.10:42:51 O.87xd
EN work/Add4bit_Unit 1425115975 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add4bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add4bit_Unit/Behavioral 1425115976 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Add4bit_Unit.vhd \
      EN work/Add4bit_Unit 1425115975 CP Generate_Propagate_Unit CP Carry_Unit \
      CP Sum_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Top.vhd 2015/02/28.11:30:46 O.87xd
EN work/Alu_Top 1425116005 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Top.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Top/Behavioral 1425116006 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Top.vhd \
      EN work/Alu_Top 1425116005 CP Add32bit_Unit CP Sub32_Unit CP And_Unit \
      CP Or_Unit CP Not_Unit CP Sra_Unit CP Sr_Unit CP Sl_Unit CP Rl_Unit CP Rr_Unit \
      CP Cout_Unit CP Overflow_Unit CP Alu_Unit CP Zero_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Unit.vhd 2015/02/28.11:10:30 O.87xd
EN work/Alu_Unit 1425116001 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Unit/Behavioral 1425116002 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Alu_Unit.vhd \
      EN work/Alu_Unit 1425116001
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/And_Unit.vhd 2015/02/28.10:54:33 O.87xd
EN work/And_Unit 1425115981 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/And_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And_Unit/Behavioral 1425115982 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/And_Unit.vhd \
      EN work/And_Unit 1425115981
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Carry_Unit.vhd 2015/02/28.10:36:22 O.87xd
EN work/Carry_Unit 1425115971 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Carry_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Carry_Unit/Behavioral 1425115972 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Carry_Unit.vhd \
      EN work/Carry_Unit 1425115971
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Cout_Unit.vhd 2015/02/28.11:04:06 O.87xd
EN work/Cout_Unit 1425115997 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Cout_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Cout_Unit/Behavioral 1425115998 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Cout_Unit.vhd \
      EN work/Cout_Unit 1425115997
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Generate_Propagate_Unit.vhd 2015/02/28.10:32:28 O.87xd
EN work/Generate_Propagate_Unit 1425115969 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Generate_Propagate_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Generate_Propagate_Unit/Behavioral 1425115970 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Generate_Propagate_Unit.vhd \
      EN work/Generate_Propagate_Unit 1425115969
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Not_Unit.vhd 2015/02/28.10:55:45 O.87xd
EN work/Not_Unit 1425115985 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Not_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Not_Unit/Behavioral 1425115986 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Not_Unit.vhd \
      EN work/Not_Unit 1425115985
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Or_Unit.vhd 2015/02/28.10:55:11 O.87xd
EN work/Or_Unit 1425115983 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Or_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Or_Unit/Behavioral 1425115984 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Or_Unit.vhd \
      EN work/Or_Unit 1425115983
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Overflow_Unit.vhd 2015/02/28.11:06:00 O.87xd
EN work/Overflow_Unit 1425115999 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Overflow_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Overflow_Unit/Behavioral 1425116000 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Overflow_Unit.vhd \
      EN work/Overflow_Unit 1425115999
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rl_Unit.vhd 2015/02/28.11:00:34 O.87xd
EN work/Rl_Unit 1425115993 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rl_Unit/Behavioral 1425115994 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rl_Unit.vhd \
      EN work/Rl_Unit 1425115993
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rr_Unit.vhd 2015/02/28.11:01:34 O.87xd
EN work/Rr_Unit 1425115995 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rr_Unit/Behavioral 1425115996 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Rr_Unit.vhd \
      EN work/Rr_Unit 1425115995
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sl_Unit.vhd 2015/02/28.10:59:12 O.87xd
EN work/Sl_Unit 1425115991 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sl_Unit/Behavioral 1425115992 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sl_Unit.vhd \
      EN work/Sl_Unit 1425115991
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sra_Unit.vhd 2015/02/28.10:56:53 O.87xd
EN work/Sra_Unit 1425115987 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sra_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sra_Unit/Behavioral 1425115988 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sra_Unit.vhd \
      EN work/Sra_Unit 1425115987
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sr_Unit.vhd 2015/02/28.10:58:04 O.87xd
EN work/Sr_Unit 1425115989 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sr_Unit/Behavioral 1425115990 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sr_Unit.vhd \
      EN work/Sr_Unit 1425115989
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sub32_Unit.vhd 2015/02/28.11:32:45 O.87xd
EN work/Sub32_Unit 1425115979 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sub32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sub32_Unit/Behavioral 1425115980 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sub32_Unit.vhd \
      EN work/Sub32_Unit 1425115979 CP Add4bit_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sum_Unit.vhd 2015/02/28.10:37:52 O.87xd
EN work/Sum_Unit 1425115973 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sum_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sum_Unit/Behavioral 1425115974 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Sum_Unit.vhd \
      EN work/Sum_Unit 1425115973
FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Zero_Unit.vhd 2015/02/28.11:11:53 O.87xd
EN work/Zero_Unit 1425116003 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Zero_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Zero_Unit/Behavioral 1425116004 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab1A/Zero_Unit.vhd \
      EN work/Zero_Unit 1425116003
