// Seed: 1308412480
module module_0 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wand id_6
);
  always @(posedge 1 or 1'd0) release id_0[1];
  always_latch @(negedge 1 ==? id_3) id_0 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    input tri id_10,
    input tri id_11,
    output wand id_12,
    output wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    output logic id_16,
    output wire id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20,
    output wand id_21,
    input supply1 id_22,
    output wor id_23,
    input supply1 id_24,
    input tri0 id_25
);
  initial begin
    id_16 <= 1 != "";
  end
  module_0(
      id_2, id_10, id_5, id_5, id_8, id_2, id_20
  );
endmodule
