Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 24 11:33:36 2023
| Host         : LAPTOP-8JURG2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.134        0.000                      0                29648        0.051        0.000                      0                29648        3.750        0.000                       0                 10201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.134        0.000                      0                28036        0.051        0.000                      0                28036        3.750        0.000                       0                 10201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.117        0.000                      0                 1612        0.429        0.000                      0                 1612  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 5.556ns (57.383%)  route 4.126ns (42.617%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.650     2.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/Q
                         net (fo=7, routed)           1.032     4.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306/O
                         net (fo=1, routed)           0.000     4.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291/CO[3]
                         net (fo=1, routed)           0.000     5.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     7.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    11.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.334    12.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X49Y61         LUT4 (Prop_lut4_I1_O)        0.124    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[0]_i_1/O
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[0]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.474    12.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X49Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)        0.032    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 5.556ns (57.657%)  route 4.080ns (42.343%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.650     2.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/Q
                         net (fo=7, routed)           1.032     4.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306/O
                         net (fo=1, routed)           0.000     4.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291/CO[3]
                         net (fo=1, routed)           0.000     5.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     7.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    11.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.288    12.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X49Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[11]_i_1/O
                         net (fo=1, routed)           0.000    12.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[11]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.475    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X49Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.031    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 5.486ns (57.540%)  route 4.048ns (42.460%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X50Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=7, routed)           1.004     4.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[8]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299/O
                         net (fo=1, routed)           0.000     4.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.855 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    10.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.057 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.284    12.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.124    12.464 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[14]_i_1/O
                         net (fo=1, routed)           0.000    12.464    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[14]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.477    12.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X47Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[14]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.032    12.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[14]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.486ns (57.589%)  route 4.040ns (42.411%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X50Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=7, routed)           1.004     4.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[8]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299/O
                         net (fo=1, routed)           0.000     4.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.855 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    10.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.276    12.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X47Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[12]_i_1/O
                         net (fo=1, routed)           0.000    12.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[12]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.477    12.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X47Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)        0.029    12.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 5.556ns (58.101%)  route 4.007ns (41.899%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.650     2.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/Q
                         net (fo=7, routed)           1.032     4.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306/O
                         net (fo=1, routed)           0.000     4.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291/CO[3]
                         net (fo=1, routed)           0.000     5.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     7.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.797     9.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7/O
                         net (fo=129, routed)         1.462    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[136]_i_2/O
                         net (fo=1, routed)           0.707    12.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[136]_i_2_n_0
    SLICE_X56Y67         LUT4 (Prop_lut4_I0_O)        0.124    12.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[136]_i_1/O
                         net (fo=1, routed)           0.000    12.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[136]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X56Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[136]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)        0.029    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[136]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 5.486ns (57.582%)  route 4.041ns (42.418%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X50Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=7, routed)           1.004     4.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[8]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299/O
                         net (fo=1, routed)           0.000     4.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.855 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    10.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.057 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.277    12.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[3]_i_1/O
                         net (fo=1, routed)           0.000    12.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[3]_i_1_n_0
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.477    12.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.032    12.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 5.486ns (57.607%)  route 4.037ns (42.393%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X50Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=7, routed)           1.004     4.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[8]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299/O
                         net (fo=1, routed)           0.000     4.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.855 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    10.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.057 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.273    12.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X47Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[10]_i_1/O
                         net (fo=1, routed)           0.000    12.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[10]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.477    12.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X47Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)        0.031    12.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 5.486ns (57.627%)  route 4.034ns (42.373%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.636     2.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X50Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/Q
                         net (fo=7, routed)           1.004     4.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[8]
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.124     4.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299/O
                         net (fo=1, routed)           0.000     4.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_299_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.108 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.674     9.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373     9.855 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         1.078    10.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.057 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         1.269    12.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[2]_i_1/O
                         net (fo=1, routed)           0.000    12.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[2]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.476    12.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X47Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.031    12.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 5.556ns (58.612%)  route 3.923ns (41.388%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.650     2.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/Q
                         net (fo=7, routed)           1.032     4.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306/O
                         net (fo=1, routed)           0.000     4.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291/CO[3]
                         net (fo=1, routed)           0.000     5.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     7.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.920 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.797     9.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373    10.089 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7/O
                         net (fo=129, routed)         0.666    10.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.880 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_3/O
                         net (fo=128, routed)         1.420    12.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_3_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I1_O)        0.124    12.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[135]_i_1/O
                         net (fo=1, routed)           0.000    12.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[135]_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.460    12.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X52Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X52Y65         FDRE (Setup_fdre_C_D)        0.029    12.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 5.556ns (58.324%)  route 3.970ns (41.676%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.650     2.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X45Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/Q
                         net (fo=7, routed)           1.032     4.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg_n_0_[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306/O
                         net (fo=1, routed)           0.000     4.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_306_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291/CO[3]
                         net (fo=1, routed)           0.000     5.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_291_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282/CO[3]
                         net (fo=1, routed)           0.000     5.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_282_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273/CO[3]
                         net (fo=1, routed)           0.000     5.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_273_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_264_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255/CO[3]
                         net (fo=1, routed)           0.000     5.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_255_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246/CO[3]
                         net (fo=1, routed)           0.000     5.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_246_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237/CO[3]
                         net (fo=1, routed)           0.000     5.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_237_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228/CO[3]
                         net (fo=1, routed)           0.000     5.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_228_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_219_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_210_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201/CO[3]
                         net (fo=1, routed)           0.000     6.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_201_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_192_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_183_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174/CO[3]
                         net (fo=1, routed)           0.000     6.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_174_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_165_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.009     6.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000     6.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000     7.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           0.797     9.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.373    10.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7/O
                         net (fo=129, routed)         0.666    10.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_7_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_3/O
                         net (fo=128, routed)         1.467    12.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[255]_i_3_n_0
    SLICE_X56Y68         LUT4 (Prop_lut4_I1_O)        0.124    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[139]_i_1/O
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[139]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.527    12.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X56Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[139]/C
                         clock pessimism              0.129    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.029    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[139]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.827%)  route 0.161ns (52.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.161     1.202    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[16]
    SLICE_X49Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.827     1.193    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)        -0.007     1.151    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.255%)  route 0.248ns (63.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X51Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/Q
                         net (fo=2, routed)           0.248     1.277    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[56]
    SLICE_X48Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X48Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.704%)  route 0.191ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[26]/Q
                         net (fo=2, routed)           0.191     1.232    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[31]
    SLICE_X47Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X47Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1087]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.018     1.178    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1129]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.637%)  route 0.191ns (56.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.554     0.890    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X50Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1129]/Q
                         net (fo=3, routed)           0.191     1.229    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[39]
    SLICE_X47Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X47Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.018     1.173    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.350ns (77.395%)  route 0.102ns (22.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X51Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[2]/Q
                         net (fo=13, routed)          0.102     1.137    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mbaa_addr_cntr_slice_im0[2]
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[3]_i_3/O
                         net (fo=1, routed)           0.000     1.182    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[3]_i_3_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.293 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.294    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.347 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.347    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[4]
    SLICE_X50Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.291    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.110%)  route 0.261ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X53Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/Q
                         net (fo=1, routed)           0.261     1.289    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[59]
    SLICE_X53Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.071     1.233    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.141%)  route 0.235ns (55.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X43Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1027]/Q
                         net (fo=3, routed)           0.235     1.269    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.314 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1027]_i_1/O
                         net (fo=1, routed)           0.000     1.314    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1027]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X43Y45         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.091     1.256    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.065%)  route 0.267ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X36Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.267     1.323    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X2Y11         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.867     1.233    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.265    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1090]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.253%)  route 0.243ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X42Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/Q
                         net (fo=2, routed)           0.243     1.300    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[34]
    SLICE_X43Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1090]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.830     1.196    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X43Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1090]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075     1.241    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1090]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.001%)  route 0.196ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/Q
                         net (fo=2, routed)           0.196     1.238    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[30]
    SLICE_X47Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X47Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.017     1.177    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y40    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 0.580ns (7.218%)  route 7.456ns (92.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.241    11.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X84Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.541    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X84Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X84Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.580ns (7.236%)  route 7.435ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.220    11.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X83Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][21]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X83Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][21]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.580ns (7.236%)  route 7.435ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.220    11.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X83Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X83Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.580ns (7.236%)  route 7.435ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.220    11.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X83Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X83Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 0.580ns (7.236%)  route 7.435ns (92.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.220    11.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X83Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X83Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.580ns (7.251%)  route 7.419ns (92.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.204    11.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X80Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X80Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[20]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.580ns (7.251%)  route 7.419ns (92.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.204    11.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X80Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X80Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[51]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[51]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.580ns (7.255%)  route 7.414ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.199    11.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X81Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X81Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X81Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][20]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 0.580ns (7.306%)  route 7.359ns (92.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.144    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X80Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X80Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[19]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 0.580ns (7.306%)  route 7.359ns (92.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.215     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2673, routed)        6.144    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X80Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X80Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[49]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=8, routed)           0.209     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X41Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X41Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/C
                         clock pessimism             -0.283     0.898    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=8, routed)           0.209     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X41Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X41Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__0/C
                         clock pessimism             -0.283     0.898    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.286%)  route 0.209ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=8, routed)           0.209     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X41Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X41Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                         clock pessimism             -0.283     0.898    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.338%)  route 0.287ns (63.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.287     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X35Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X35Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X35Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.538%)  route 0.371ns (72.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     1.026 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=8, routed)           0.371     1.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X46Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X46Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X46Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.845%)  route 0.496ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.496     1.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.845%)  route 0.496ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.496     1.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.845%)  route 0.496ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.496     1.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.845%)  route 0.496ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.496     1.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.610%)  route 0.561ns (77.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.164     1.052 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.561     1.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X36Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.811     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X36Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.767    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.137ns  (logic 0.124ns (5.803%)  route 2.013ns (94.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.013     2.013    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y105        LUT1 (Prop_lut1_I0_O)        0.124     2.137 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.137    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.045ns (5.210%)  route 0.819ns (94.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.819     0.819    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.864 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.864    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 0.580ns (11.159%)  route 4.617ns (88.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.617     8.210    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X67Y32         LUT1 (Prop_lut1_I0_O)        0.124     8.334 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.334    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X67Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.549     2.728    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X67Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 0.609ns (12.308%)  route 4.339ns (87.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.435 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.967    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 0.609ns (12.308%)  route 4.339ns (87.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.435 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.967    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 0.609ns (12.308%)  route 4.339ns (87.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.153     7.435 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.967    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 0.580ns (11.915%)  route 4.288ns (88.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.406 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.887    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 0.580ns (11.915%)  route 4.288ns (88.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.406 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.887    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 0.580ns (11.915%)  route 4.288ns (88.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.807     7.282    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y30         LUT1 (Prop_lut1_I0_O)        0.124     7.406 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.887    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 0.580ns (13.344%)  route 3.767ns (86.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.092     6.567    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.675     7.366    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y29          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y29          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 0.580ns (13.344%)  route 3.767ns (86.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.092     6.567    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.675     7.366    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y29          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y29          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 0.580ns (13.344%)  route 3.767ns (86.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.725     3.019    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.092     6.567    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.675     7.366    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y29          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y29          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.913%)  route 0.592ns (76.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.387     1.446    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.695    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.841     1.207    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.913%)  route 0.592ns (76.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.387     1.446    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.695    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.841     1.207    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.913%)  route 0.592ns (76.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.387     1.446    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.491 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.695    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X58Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.841     1.207    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.288%)  route 0.675ns (82.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.675     1.790    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X46Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X46Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.051%)  route 0.844ns (81.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.670     1.728    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.773 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.948    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.051%)  route 0.844ns (81.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.670     1.728    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.773 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.948    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.051%)  route 0.844ns (81.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.670     1.728    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.773 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.948    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.815     1.181    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.184ns (16.530%)  route 0.929ns (83.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.752     1.811    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.854 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.031    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.184ns (16.530%)  route 0.929ns (83.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.752     1.811    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.854 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.031    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.184ns (16.530%)  route 0.929ns (83.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X73Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.752     1.811    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.854 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.031    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10202, routed)       0.809     1.175    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





