<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="FPGA_control">
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_b491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_5fq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_c491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_5fq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_d491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_6gq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_5fq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter" CBX_FILE_NAME="cntr_1hi.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_6gq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" CBX_FILE_NAME="mult_add_6gq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram" CBX_FILE_NAME="altsyncram_3124.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component" CBX_FILE_NAME="scfifo_2841.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" CBX_FILE_NAME="scfifo_0eh1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux" CBX_FILE_NAME="mux_rsc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter" CBX_FILE_NAME="cntr_igi.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter" CBX_FILE_NAME="cntr_g9j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component" CBX_FILE_NAME="scfifo_2841.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_6491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_gnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_7491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component" CBX_FILE_NAME="altsyncram_4ou3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder" CBX_FILE_NAME="decode_dvf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter" CBX_FILE_NAME="cntr_23j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component" CBX_FILE_NAME="altsyncram_8491.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" CBX_FILE_NAME="add_sub_mnj.tdf"/>
	</PROJECT>
</LOG_ROOT>
