<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_read_address_generator1.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_read_address_generator1.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_read_address_generator1.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_read_address_generator1.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: DSBF_read_address_generator1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/read address generator1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a>
</span><span><a class="LN" id="21">   21   </a><span class="KW">ENTITY</span> DSBF_read_address_generator1 <span class="KW">IS</span>
</span><span><a class="LN" id="22">   22   </a>  <span class="KW">PORT</span>( write_addr                        :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="23">   23   </a>        delay                             :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="24">   24   </a>        read_addr                         :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="25">   25   </a>        );
</span><span><a class="LN" id="26">   26   </a><span class="KW">END</span> DSBF_read_address_generator1;
</span><span><a class="LN" id="27">   27   </a>
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_read_address_generator1 <span class="KW">IS</span>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="32">   32   </a>  <span class="KW">SIGNAL</span> delay_signed                     : signed(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="33">   33   </a>  <span class="KW">SIGNAL</span> write_addr_unsigned              : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="34">   34   </a>  <span class="KW">SIGNAL</span> Subtract_stage2_add_cast         : signed(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix8</span>
</span><span><a class="LN" id="35">   35   </a>  <span class="KW">SIGNAL</span> Subtract_op_stage2               : signed(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix8</span>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">SIGNAL</span> phase_center_reference_offset_out1 : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">SIGNAL</span> Increment_Real_World_out1        : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> Subtract_stage3_sub_cast         : signed(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix8</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> Subtract_stage3_sub_temp         : signed(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix8</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Subtract_out1                    : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="CT">-- wrap on overflow is the desired behavior</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="45">   45   </a>  <span class="CT">-- To accommodate positive and negative delays, the read pointer needs to lag the write pointer by the maximum delay </span>
</span><span><a class="LN" id="46">   46   </a>  <span class="CT">-- + 1. For the maximum positive delay, this puts the read pointer 1 behind the write pointer.</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="48">   48   </a>  <span class="CT">-- this offset is the maximum possible delay from a microphone to the the center of the array</span>
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a>  delay_signed &lt;= signed(delay);
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>  write_addr_unsigned &lt;= unsigned(write_addr);
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a>  Subtract_stage2_add_cast &lt;= signed(resize(write_addr_unsigned, 8));
</span><span><a class="LN" id="55">   55   </a>  Subtract_op_stage2 &lt;= resize(delay_signed, 8) + Subtract_stage2_add_cast;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1099')" name="code2model"><font color="#117755"><i>&lt;S20&gt;/phase center reference offset</i></font></a>'</span>
</span><span><a class="LN" id="58">   58   </a>  phase_center_reference_offset_out1 &lt;= to_unsigned(16#10#, 6);
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1669')" name="code2model"><font color="#117755"><i>&lt;S20&gt;/Increment Real World</i></font></a>'</span>
</span><span><a class="LN" id="61">   61   </a>  Increment_Real_World_out1 &lt;= phase_center_reference_offset_out1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1102')" name="code2model"><font color="#117755"><i>&lt;S20&gt;/Subtract</i></font></a>'</span>
</span><span><a class="LN" id="64">   64   </a>  Subtract_stage3_sub_cast &lt;= signed(resize(Increment_Real_World_out1, 8));
</span><span><a class="LN" id="65">   65   </a>  Subtract_stage3_sub_temp &lt;= Subtract_op_stage2 - Subtract_stage3_sub_cast;
</span><span><a class="LN" id="66">   66   </a>  Subtract_out1 &lt;= unsigned(Subtract_stage3_sub_temp(5 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  read_addr &lt;= std_logic_vector(Subtract_out1);
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
