#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Apr  9 15:23:45 2025
# Process ID: 38595
# Current directory: /nfs/home/m1info20/project_BLDC/project_BLDC.runs/synth_1
# Command line: vivado -log bldc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bldc_top.tcl
# Log file: /nfs/home/m1info20/project_BLDC/project_BLDC.runs/synth_1/bldc_top.vds
# Journal file: /nfs/home/m1info20/project_BLDC/project_BLDC.runs/synth_1/vivado.jou
# Running On        :secil17.siame.univ-tlse3.fr
# Platform          :Fedora
# Operating System  :Fedora Linux 40 (Forty)
# Processor Detail  :Intel(R) Core(TM) i7-10700T CPU @ 2.00GHz
# CPU Frequency     :4134.643 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16458 MB
# Swap memory       :16889 MB
# Total Virtual     :33347 MB
# Available Virtual :26618 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2024.1/scripts/Vivado_init.tcl'
source bldc_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.645 ; gain = 76.883 ; free physical = 4869 ; free virtual = 25037
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/xilinx/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2024.1/data/ip'.
source /nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/bldc_synth.pre.tcl
Command: read_checkpoint -auto_incremental -incremental /nfs/home/m1info20/project_BLDC/project_BLDC.srcs/utils_1/imports/synth_1/bldc_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /nfs/home/m1info20/project_BLDC/project_BLDC.srcs/utils_1/imports/synth_1/bldc_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top bldc_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38656
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.047 ; gain = 417.715 ; free physical = 4011 ; free virtual = 24179
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bldc_top' [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/bldc_top.vhd:43]
	Parameter MAX_CPT bound to: 20000 - type: integer
	Parameter RAMP_INC_PERIOD bound to: 500 - type: integer
INFO: [Synth 8-638] synthesizing module 'ramp_controller' [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/ramp_controller.vhd:40]
	Parameter MAX_CPT bound to: 20000 - type: integer
	Parameter RAMP_INC_PERIOD bound to: 500 - type: integer
INFO: [Synth 8-256] done synthesizing module 'ramp_controller' (0#1) [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/ramp_controller.vhd:40]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/pwm_generator.vhd:38]
	Parameter MAX_CPT bound to: 20000 - type: integer
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (0#1) [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/pwm_generator.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sequencer' [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/sequencer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'sequencer' (0#1) [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/sequencer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'bldc_top' (0#1) [/nfs/home/m1info20/projetVHDL/BLDC-controller-VHDL/tests/bldc_top.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2166.984 ; gain = 494.652 ; free physical = 3918 ; free virtual = 24087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2181.828 ; gain = 509.496 ; free physical = 3918 ; free virtual = 24087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2189.832 ; gain = 517.500 ; free physical = 3918 ; free virtual = 24087
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.738 ; gain = 526.406 ; free physical = 3905 ; free virtual = 24074
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
	   2 Input    9 Bit       Adders := 1
+---Registers :
	                9 Bit    Registers := 1
	                1 Bit    Registers := 6
+---Muxes :
	   2 Input    9 Bit        Muxes := 1
	   2 Input    1 Bit        Muxes := 1
	   7 Input    1 Bit        Muxes := 6
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3745 ; free virtual = 23917
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3745 ; free virtual = 23917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3745 ; free virtual = 23917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage:
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    15|
|4     |LUT2   |    38|
|5     |LUT3   |     9|
|6     |LUT4   |    48|
|7     |LUT5   |     4|
|8     |LUT6   |     4|
|9     |FDCE   |    45|
|10    |IBUF   |    20|
|11    |OBUF   |     6|
+------+-------+------+

Report Instance Areas:
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   204|
|2     |  u_pwm_generator   |pwm_generator   |    52|
|3     |  u_ramp_controller |ramp_controller |   116|
|4     |  u_sequencer       |sequencer       |     9|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.949 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2374.957 ; gain = 702.617 ; free physical = 3746 ; free virtual = 23918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.469 ; gain = 0.000 ; free physical = 4129 ; free virtual = 24301
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.125 ; gain = 0.000 ; free physical = 4067 ; free virtual = 24240
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 768aa870
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2504.125 ; gain = 843.668 ; free physical = 4067 ; free virtual = 24240
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1865.970; main = 1503.464; forked = 486.301
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4112.160; main = 2504.129; forked = 1737.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.137 ; gain = 0.000 ; free physical = 4067 ; free virtual = 24240
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info20/project_BLDC/project_BLDC.runs/synth_1/bldc_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bldc_top_utilization_synth.rpt -pb bldc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 15:24:12 2025...
