--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y9.G4       net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X59Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y9.BX       net (fanout=2)        0.658   ftop/clkN210/unlock2
    SLICE_X59Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.695ns logic, 0.658ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y9.BX       net (fanout=2)        0.527   ftop/clkN210/unlock2
    SLICE_X59Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.481ns logic, 0.527ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y9.G4       net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X59Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13716 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.823ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dDoutReg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr_1 to ftop/gbe0/gmac/txF/dDoutReg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y189.XQ    Tcko                  0.495   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_1
    SLICE_X112Y142.F2    net (fanout=42)       4.833   ftop/gbe0/gmac/txF/dGDeqPtr<1>
    SLICE_X112Y142.X     Tilo                  0.601   ftop/gbe0/gmac/txF/_varindex0000<22>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem23.SLICEM_F
    SLICE_X108Y173.BY    net (fanout=1)        1.582   ftop/gbe0/gmac/txF/_varindex0000<22>
    SLICE_X108Y173.CLK   Tdick                 0.280   ftop/gbe0/gmac/txF_dD_OUT<23>
                                                       ftop/gbe0/gmac/txF/dDoutReg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (1.376ns logic, 6.415ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.384 - 0.468)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X102Y145.G2    net (fanout=21)       0.865   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y150.G4    net (fanout=16)       1.169   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0
    SLICE_X105Y150.F1    net (fanout=1)        0.678   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0/O
    SLICE_X105Y150.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y141.G3    net (fanout=10)       0.840   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y140.F1    net (fanout=2)        0.631   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X106Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (3.552ns logic, 4.183ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.379 - 0.420)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X105Y151.G2    net (fanout=7)        0.671   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X105Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X103Y144.G2    net (fanout=5)        1.071   ftop/gbe0/gmac/gmac/N17
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (3.501ns logic, 4.266ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.379 - 0.420)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y146.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X105Y151.G1    net (fanout=6)        0.690   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X105Y151.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X103Y144.G2    net (fanout=5)        1.071   ftop/gbe0/gmac/gmac/N17
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (3.475ns logic, 4.285ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 0)
  Clock Path Skew:      -0.058ns (0.738 - 0.796)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D25.SR               net (fanout=68)       2.829   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D25.OTCLK2           Tiosrcko              0.379   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.903ns logic, 2.829ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dDoutReg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr_1 to ftop/gbe0/gmac/txF/dDoutReg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y189.XQ    Tcko                  0.495   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_1
    SLICE_X108Y132.F2    net (fanout=42)       4.998   ftop/gbe0/gmac/txF/dGDeqPtr<1>
    SLICE_X108Y132.X     Tilo                  0.601   ftop/gbe0/gmac/txF/_varindex0000<23>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem24.SLICEM_F
    SLICE_X108Y173.BX    net (fanout=1)        1.413   ftop/gbe0/gmac/txF/_varindex0000<23>
    SLICE_X108Y173.CLK   Tdick                 0.237   ftop/gbe0/gmac/txF_dD_OUT<23>
                                                       ftop/gbe0/gmac/txF/dDoutReg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (1.333ns logic, 6.411ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.379 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y146.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y146.G1     net (fanout=5)        0.499   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y146.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y144.G4    net (fanout=10)       0.495   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (4.160ns logic, 3.574ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 5)
  Clock Path Skew:      0.029ns (0.042 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y149.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X102Y145.G3    net (fanout=15)       0.937   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y150.G4    net (fanout=16)       1.169   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0
    SLICE_X105Y150.F1    net (fanout=1)        0.678   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0/O
    SLICE_X105Y150.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X109Y141.G3    net (fanout=10)       0.840   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X109Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y140.F1    net (fanout=2)        0.631   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X106Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (3.480ns logic, 4.255ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/txF/dDoutReg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.395 - 0.427)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr_0 to ftop/gbe0/gmac/txF/dDoutReg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y189.YQ    Tcko                  0.524   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_0
    SLICE_X112Y142.F1    net (fanout=40)       4.687   ftop/gbe0/gmac/txF/dGDeqPtr<0>
    SLICE_X112Y142.X     Tilo                  0.601   ftop/gbe0/gmac/txF/_varindex0000<22>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem23.SLICEM_F
    SLICE_X108Y173.BY    net (fanout=1)        1.582   ftop/gbe0/gmac/txF/_varindex0000<22>
    SLICE_X108Y173.CLK   Tdick                 0.280   ftop/gbe0/gmac/txF_dD_OUT<23>
                                                       ftop/gbe0/gmac/txF/dDoutReg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (1.405ns logic, 6.269ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.401 - 0.468)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X102Y145.G2    net (fanout=21)       0.865   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X102Y145.F1    net (fanout=16)       0.537   ftop/gbe0/gmac/gmac/N38
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X103Y144.F4    net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/N501
    SLICE_X103Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y141.G3    net (fanout=12)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X106Y141.F2    net (fanout=3)        0.560   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X106Y141.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X104Y138.F3    net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X104Y138.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (4.248ns logic, 3.369ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dDoutReg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (0.596 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr_1 to ftop/gbe0/gmac/txF/dDoutReg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y189.XQ    Tcko                  0.495   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_1
    SLICE_X110Y135.F2    net (fanout=42)       4.757   ftop/gbe0/gmac/txF/dGDeqPtr<1>
    SLICE_X110Y135.X     Tilo                  0.601   ftop/gbe0/gmac/txF/_varindex0000<20>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem21.SLICEM_F
    SLICE_X107Y160.BY    net (fanout=1)        1.385   ftop/gbe0/gmac/txF/_varindex0000<20>
    SLICE_X107Y160.CLK   Tdick                 0.247   ftop/gbe0/gmac/txF_dD_OUT<21>
                                                       ftop/gbe0/gmac/txF/dDoutReg_20
    -------------------------------------------------  ---------------------------
    Total                                      7.485ns (1.343ns logic, 6.142ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.401 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y149.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X102Y145.G3    net (fanout=15)       0.937   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X102Y145.F1    net (fanout=16)       0.537   ftop/gbe0/gmac/gmac/N38
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X103Y144.F4    net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/N501
    SLICE_X103Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y141.G3    net (fanout=12)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X106Y141.F2    net (fanout=3)        0.560   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X106Y141.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X104Y138.F3    net (fanout=4)        0.344   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X104Y138.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (4.176ns logic, 3.441ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.401 - 0.468)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X102Y145.G2    net (fanout=21)       0.865   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X102Y145.F1    net (fanout=16)       0.537   ftop/gbe0/gmac/gmac/N38
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X103Y144.F4    net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/N501
    SLICE_X103Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y141.G3    net (fanout=12)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X106Y141.F2    net (fanout=3)        0.560   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X106Y141.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y138.F4    net (fanout=4)        0.345   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y138.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (4.194ns logic, 3.370ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.695 - 0.746)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_5 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y165.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_5
    C25.O2               net (fanout=2)        2.344   ftop/gbe0/gmac/gmac/txRS_txData<5>
    C25.OTCLK2           Tioock                0.708   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.232ns logic, 2.344ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.379 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y146.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y146.G4     net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y146.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y146.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y144.G4    net (fanout=10)       0.495   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (4.131ns logic, 3.501ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.670 - 0.792)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y32.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y33.G2     net (fanout=4)        0.504   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y33.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y33.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y33.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y25.G4     net (fanout=7)        0.792   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y25.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y15.G2     net (fanout=40)       1.735   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y15.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<23>_SW0
    SLICE_X111Y14.SR     net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_outF/N48
    SLICE_X111Y14.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (3.423ns logic, 4.068ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.670 - 0.795)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y32.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y33.G4     net (fanout=8)        0.569   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y33.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y33.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y33.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y25.G4     net (fanout=7)        0.792   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y25.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y15.G2     net (fanout=40)       1.735   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y15.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<23>_SW0
    SLICE_X111Y14.SR     net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_outF/N48
    SLICE_X111Y14.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (3.351ns logic, 4.133ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 5)
  Clock Path Skew:      0.040ns (0.379 - 0.339)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y151.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X102Y149.G3    net (fanout=8)        0.854   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X102Y149.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y144.G1    net (fanout=17)       0.693   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.559ns logic, 4.071ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.379 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y155.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X102Y149.G4    net (fanout=5)        0.816   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X102Y149.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y144.G1    net (fanout=17)       0.693   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y146.F2    net (fanout=11)       0.440   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X106Y138.F4    net (fanout=5)        1.466   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N27
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X108Y140.F1    net (fanout=1)        0.618   ftop/gbe0/gmac/gmac/txRS_crc/N27
    SLICE_X108Y140.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.556ns logic, 4.033ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.401 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y149.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X102Y145.G3    net (fanout=15)       0.937   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X102Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X102Y145.F1    net (fanout=16)       0.537   ftop/gbe0/gmac/gmac/N38
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X103Y144.F4    net (fanout=1)        0.517   ftop/gbe0/gmac/gmac/N501
    SLICE_X103Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y141.G3    net (fanout=12)       0.546   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y141.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X106Y141.F2    net (fanout=3)        0.560   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X106Y141.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y138.F4    net (fanout=4)        0.345   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y138.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (4.122ns logic, 3.442ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.392 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X102Y17.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X102Y17.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.392 - 0.347)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X102Y17.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X102Y17.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.391 - 0.337)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y25.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X104Y22.BY     net (fanout=2)        0.357   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X104Y22.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.289ns logic, 0.357ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.391 - 0.337)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y25.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X104Y22.BY     net (fanout=2)        0.357   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X104Y22.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.290ns logic, 0.357ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.424 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y29.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X104Y31.BY     net (fanout=2)        0.315   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X104Y31.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.424 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y29.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X104Y31.BY     net (fanout=2)        0.315   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X104Y31.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.405 - 0.359)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X104Y26.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X104Y26.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X102Y16.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X102Y16.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.405 - 0.359)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X104Y26.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X104Y26.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y16.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X102Y16.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X102Y16.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.424 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y30.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X104Y30.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X104Y30.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.424 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y30.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X104Y30.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X104Y30.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.414 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y14.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X106Y14.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X106Y14.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.347ns logic, 0.345ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.414 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_10 to ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y14.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_10
    SLICE_X106Y14.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxfun_outF_D_OUT<10>
    SLICE_X106Y14.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<10>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.348ns logic, 0.345ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y11.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X106Y11.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X106Y11.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.347ns logic, 0.371ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.407 - 0.373)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y11.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X106Y11.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X106Y11.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.348ns logic, 0.371ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.770 - 0.663)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y15.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X109Y17.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X109Y17.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y9.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y8.BY      net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y8.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.347ns logic, 0.371ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_13 to ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y9.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    SLICE_X108Y8.BY      net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
    SLICE_X108Y8.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<13>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.348ns logic, 0.371ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.421 - 0.348)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y22.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X109Y22.BX     net (fanout=3)        0.314   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X109Y22.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X102Y186.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y6.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y6.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y6.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y6.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X84Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X84Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X84Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X84Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X78Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X78Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y152.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X104Y114.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X104Y114.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.159ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.209ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.363 - 0.313)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.XQ      Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y98.G1     net (fanout=4)        2.081   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X110Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X110Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y106.F1    net (fanout=15)       0.947   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y98.CE     net (fanout=3)        1.691   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      7.209ns (2.455ns logic, 4.754ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.209ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.363 - 0.313)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.XQ      Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y98.G1     net (fanout=4)        2.081   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X110Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X110Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y106.F1    net (fanout=15)       0.947   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X111Y106.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN1
    SLICE_X107Y98.CE     net (fanout=3)        1.691   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
    SLICE_X107Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      7.209ns (2.455ns logic, 4.754ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.559 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y79.G2     net (fanout=11)       1.276   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X100Y67.BY     net (fanout=1)        1.034   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X100Y67.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (2.242ns logic, 4.778ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.559 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y79.G2     net (fanout=11)       1.276   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X100Y67.BY     net (fanout=1)        1.034   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X100Y67.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (2.241ns logic, 4.778ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.559 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X100Y67.SR     net (fanout=17)       1.859   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X100Y67.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (2.594ns logic, 4.368ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y78.F2     net (fanout=11)       1.240   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y78.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>1
    SLICE_X102Y64.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
    SLICE_X102Y64.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (2.227ns logic, 4.741ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y78.F2     net (fanout=11)       1.240   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y78.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>1
    SLICE_X102Y64.BY     net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
    SLICE_X102Y64.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (2.226ns logic, 4.741ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.619 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y70.F1     net (fanout=11)       1.550   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y70.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y66.BY     net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y66.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (2.188ns logic, 4.780ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.619 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y70.F1     net (fanout=11)       1.550   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y70.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y66.BY     net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y66.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (2.187ns logic, 4.780ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.619 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y66.SR     net (fanout=17)       1.855   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y66.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (2.594ns logic, 4.364ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.278 - 0.426)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y73.CE      net (fanout=17)       1.847   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y73.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.813ns (2.457ns logic, 4.356ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.278 - 0.426)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y73.CE      net (fanout=17)       1.847   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X97Y73.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.813ns (2.457ns logic, 4.356ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.333 - 0.426)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y78.G1     net (fanout=11)       1.550   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y78.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X102Y75.BY     net (fanout=1)        0.551   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X102Y75.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (2.242ns logic, 4.569ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.333 - 0.426)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y78.G1     net (fanout=11)       1.550   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y78.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X102Y75.BY     net (fanout=1)        0.551   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X102Y75.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (2.241ns logic, 4.569ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.559 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y100.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X111Y97.G3     net (fanout=3)        0.890   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y79.G2     net (fanout=11)       1.276   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X100Y67.BY     net (fanout=1)        1.034   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X100Y67.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (2.314ns logic, 4.328ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.559 - 0.723)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y100.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X111Y97.G3     net (fanout=3)        0.890   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y79.G2     net (fanout=11)       1.276   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y79.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X100Y67.BY     net (fanout=1)        1.034   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X100Y67.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (2.313ns logic, 4.328ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X102Y73.F2     net (fanout=11)       1.248   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X102Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y65.BY     net (fanout=1)        0.786   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y65.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (2.227ns logic, 4.502ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.609 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X102Y73.F2     net (fanout=11)       1.248   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X102Y73.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X102Y65.BY     net (fanout=1)        0.786   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X102Y65.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (2.226ns logic, 4.502ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.626 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y69.SR     net (fanout=17)       1.623   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y69.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (2.594ns logic, 4.132ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.626 - 0.675)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X111Y97.G4     net (fanout=3)        1.340   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.G2     net (fanout=2)        1.128   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y85.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y85.F3     net (fanout=11)       0.041   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y85.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y68.SR     net (fanout=17)       1.623   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y68.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (2.594ns logic, 4.132ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (0.743 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y70.G2     net (fanout=13)       0.533   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y70.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.395ns logic, 0.533ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (0.743 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y70.G2     net (fanout=13)       0.533   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y70.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.395ns logic, 0.533ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X89Y79.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X89Y79.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y71.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X103Y71.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X103Y71.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.022 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y95.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X111Y93.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X111Y93.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.065 - 0.058)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y101.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X105Y99.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X105Y99.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.036 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X93Y77.BX      net (fanout=4)        0.331   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X93Y77.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.479ns logic, 0.331ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.437 - 0.346)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X105Y72.BX     net (fanout=2)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X105Y72.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.458ns logic, 0.479ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.874 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y104.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_7
    SLICE_X108Y100.BX    net (fanout=2)        0.490   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
    SLICE_X108Y100.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.519ns logic, 0.490ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X89Y79.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X89Y79.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y96.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X108Y95.BX     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X108Y95.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (0.743 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y70.G1     net (fanout=10)       0.700   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y70.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.418ns logic, 0.700ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.254ns (0.743 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y70.G1     net (fanout=10)       0.700   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y70.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.418ns logic, 0.700ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.022 - 0.028)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y95.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X111Y93.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X111Y93.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (0.728 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y66.G2     net (fanout=13)       0.727   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y66.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.395ns logic, 0.727ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (0.728 - 0.489)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y66.G2     net (fanout=13)       0.727   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y66.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.395ns logic, 0.727ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.458 - 0.387)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y99.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X111Y94.BX     net (fanout=2)        0.492   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X111Y94.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.479ns logic, 0.492ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y111.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y111.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y96.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X108Y95.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X108Y95.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.049 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X105Y73.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X105Y73.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X92Y76.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X92Y76.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X92Y76.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X92Y76.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X100Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X100Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X92Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X92Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X103Y86.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X103Y86.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.167ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 0)
  Clock Path Skew:      -4.864ns (-1.389 - 3.475)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y49.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y49.SR      net (fanout=3)        1.346   ftop/clkN210/rstInD
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.957ns logic, 1.346ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 0)
  Clock Path Skew:      -3.404ns (-0.624 - 2.780)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y49.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y49.SR      net (fanout=3)        1.077   ftop/clkN210/rstInD
    SLICE_X72Y49.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.709ns logic, 1.077ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5223033 paths analyzed, 72663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.645ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.457ns (Levels of Logic = 10)
  Clock Path Skew:      -0.188ns (0.280 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.457ns (6.717ns logic, 12.740ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.406ns (Levels of Logic = 11)
  Clock Path Skew:      -0.188ns (0.280 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.406ns (7.427ns logic, 11.979ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 10)
  Clock Path Skew:      -0.222ns (0.567 - 0.789)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y166.F2     net (fanout=40)       2.008   ftop/cp/cpRespF/d0h
    SLICE_X75Y166.X      Tilo                  0.562   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X74Y166.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N38
    SLICE_X74Y166.CLK    Tsrck                 0.433   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (6.663ns logic, 12.548ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_11 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.180ns (0.280 - 0.460)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_11 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y180.XQ     Tcko                  0.495   ftop/cp/cpReq<11>
                                                       ftop/cp/cpReq_11
    SLICE_X61Y173.F2     net (fanout=53)       1.285   ftop/cp/cpReq<11>
    SLICE_X61Y173.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.G3     net (fanout=1)        0.520   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (6.652ns logic, 12.553ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.160ns (Levels of Logic = 11)
  Clock Path Skew:      -0.222ns (0.567 - 0.789)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y166.F2     net (fanout=40)       2.008   ftop/cp/cpRespF/d0h
    SLICE_X75Y166.X      Tilo                  0.562   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X74Y166.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N38
    SLICE_X74Y166.CLK    Tsrck                 0.433   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     19.160ns (7.373ns logic, 11.787ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_11 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 11)
  Clock Path Skew:      -0.180ns (0.280 - 0.460)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_11 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y180.XQ     Tcko                  0.495   ftop/cp/cpReq<11>
                                                       ftop/cp/cpReq_11
    SLICE_X61Y173.F2     net (fanout=53)       1.285   ftop/cp/cpReq<11>
    SLICE_X61Y173.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.G3     net (fanout=1)        0.520   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (7.362ns logic, 11.792ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.214ns (Levels of Logic = 10)
  Clock Path Skew:      -0.116ns (0.352 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y170.G3     net (fanout=40)       1.931   ftop/cp/cpRespF/d0h
    SLICE_X76Y170.Y      Tilo                  0.616   ftop/cp/cpRespF/N16
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X77Y171.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X77Y171.CLK    Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.214ns (6.717ns logic, 12.497ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.149ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (0.280 - 0.427)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y184.YQ     Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X51Y172.G1     net (fanout=124)      2.228   ftop/cp/cpReq<7>
    SLICE_X51Y172.Y      Tilo                  0.561   ftop/cp/N245
                                                       ftop/cp/IF_cpReq_383_BITS_11_TO_4_386_EQ_0x0_465_THEN__ETC___d3913_cmp_eq00111
    SLICE_X48Y167.G2     net (fanout=30)       0.770   ftop/cp/IF_cpReq_383_BITS_11_TO_4_386_EQ_0x0_465_THEN__ETC___d3913_cmp_eq0011
    SLICE_X48Y167.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T11
    SLICE_X36Y171.G1     net (fanout=8)        3.271   ftop/cp/N260
    SLICE_X36Y171.Y      Tilo                  0.616   ftop/cp/wci_respF_5_D_IN<1>21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X40Y175.F3     net (fanout=8)        1.005   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X40Y175.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead247
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead247
    SLICE_X41Y170.F1     net (fanout=1)        0.340   ftop/cp/WILL_FIRE_RL_completeWorkerRead247
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.149ns (6.285ns logic, 12.864ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.133ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (0.280 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y184.YQ     Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X60Y174.F1     net (fanout=13)       1.006   ftop/cp/cpReq<12>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.133ns (6.792ns logic, 12.341ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.174ns (Levels of Logic = 10)
  Clock Path Skew:      -0.116ns (0.352 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y170.F3     net (fanout=40)       1.930   ftop/cp/cpRespF/d0h
    SLICE_X76Y170.X      Tilo                  0.601   ftop/cp/cpRespF/N16
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X76Y171.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X76Y171.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.174ns (6.702ns logic, 12.472ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.163ns (Levels of Logic = 11)
  Clock Path Skew:      -0.116ns (0.352 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y170.G3     net (fanout=40)       1.931   ftop/cp/cpRespF/d0h
    SLICE_X76Y170.Y      Tilo                  0.616   ftop/cp/cpRespF/N16
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X77Y171.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X77Y171.CLK    Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.163ns (7.427ns logic, 11.736ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.033ns (Levels of Logic = 10)
  Clock Path Skew:      -0.244ns (0.545 - 0.789)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y165.G2     net (fanout=40)       1.750   ftop/cp/cpRespF/d0h
    SLICE_X74Y165.Y      Tilo                  0.616   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y167.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y167.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.033ns (6.717ns logic, 12.316ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_bytesRemainResp_5 (FF)
  Destination:          ftop/edp0/bram_serverAdapterB_1_outDataCore/Mram_arr25.WE (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.703 - 0.782)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_bytesRemainResp_5 to ftop/edp0/bram_serverAdapterB_1_outDataCore/Mram_arr25.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y2.XQ       Tcko                  0.495   ftop/edp0/wmi_bytesRemainResp<5>
                                                       ftop/edp0/wmi_bytesRemainResp_5
    SLICE_X76Y2.F3       net (fanout=2)        1.279   ftop/edp0/wmi_bytesRemainResp<5>
    SLICE_X76Y2.X        Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_doReadResp86
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp86
    SLICE_X60Y19.F3      net (fanout=1)        1.457   ftop/edp0/WILL_FIRE_RL_wmi_doReadResp86
    SLICE_X60Y19.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_doReadResp118
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp118
    SLICE_X48Y34.G3      net (fanout=5)        1.536   ftop/edp0/WILL_FIRE_RL_wmi_doReadResp118
    SLICE_X48Y34.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_respMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp128
    SLICE_X37Y14.G1      net (fanout=63)       3.488   ftop/edp0/WILL_FIRE_RL_wmi_doReadResp
    SLICE_X37Y14.Y       Tilo                  0.561   ftop/edp0/bram_serverAdapterB_1_outDataCore_ENQ
                                                       ftop/edp0/bram_serverAdapterB_1_outData_deqCalled_whas1
    SLICE_X34Y14.G2      net (fanout=6)        0.382   ftop/edp0/bram_serverAdapterB_1_outData_deqCalled_whas
    SLICE_X34Y14.Y       Tilo                  0.616   ftop/edp0/bram_serverAdapterB_1_outDataCore_EMPTY_N
                                                       ftop/edp0/bram_serverAdapterB_1_outDataCore_DEQ1
    SLICE_X34Y14.F4      net (fanout=10)       0.107   ftop/edp0/bram_serverAdapterB_1_outDataCore/hasodata_mux0000
    SLICE_X34Y14.X       Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_outDataCore_EMPTY_N
                                                       ftop/edp0/bram_serverAdapterB_1_outDataCore/head_0_not00011
    SLICE_X22Y5.F1       net (fanout=2)        1.818   ftop/edp0/bram_serverAdapterB_1_outDataCore/head_0_not0001
    SLICE_X22Y5.X        Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_outDataCore/_and0000_0
                                                       ftop/edp0/bram_serverAdapterB_1_outDataCore/_and000011
    SLICE_X22Y36.SR      net (fanout=32)       4.115   ftop/edp0/bram_serverAdapterB_1_outDataCore/_and0000_0
    SLICE_X22Y36.CLK     Tws                   0.292   ftop/edp0/bram_serverAdapterB_1_outDataCore/_varindex0000<24>
                                                       ftop/edp0/bram_serverAdapterB_1_outDataCore/Mram_arr25.WE
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (4.984ns logic, 14.182ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 11)
  Clock Path Skew:      -0.161ns (0.280 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y184.YQ     Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X60Y174.F1     net (fanout=13)       1.006   ftop/cp/cpReq<12>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (7.502ns logic, 11.580ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.123ns (Levels of Logic = 11)
  Clock Path Skew:      -0.116ns (0.352 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y170.F3     net (fanout=40)       1.930   ftop/cp/cpRespF/d0h
    SLICE_X76Y170.X      Tilo                  0.601   ftop/cp/cpRespF/N16
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X76Y171.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X76Y171.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.123ns (7.412ns logic, 11.711ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.041ns (Levels of Logic = 11)
  Clock Path Skew:      -0.188ns (0.280 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X45Y150.G4     net (fanout=18)       1.186   ftop/cp/N203
    SLICE_X45Y150.Y      Tilo                  0.561   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X43Y155.F3     net (fanout=11)       0.607   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X43Y155.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead488
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead488
    SLICE_X44Y163.G1     net (fanout=1)        0.870   ftop/cp/WILL_FIRE_RL_completeWorkerRead488
    SLICE_X44Y163.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead503
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead489
    SLICE_X44Y163.F1     net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerRead489/O
    SLICE_X44Y163.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead503
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead503
    SLICE_X57Y167.G1     net (fanout=1)        0.670   ftop/cp/WILL_FIRE_RL_completeWorkerRead503
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.041ns (7.372ns logic, 11.669ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.982ns (Levels of Logic = 11)
  Clock Path Skew:      -0.244ns (0.545 - 0.789)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y169.G3     net (fanout=18)       1.609   ftop/cp/N203
    SLICE_X72Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T1
    SLICE_X58Y164.G2     net (fanout=12)       1.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_T_T
    SLICE_X58Y164.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.F4     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_completeWorkerRead540
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y165.G2     net (fanout=40)       1.750   ftop/cp/cpRespF/d0h
    SLICE_X74Y165.Y      Tilo                  0.616   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y167.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y167.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.982ns (7.427ns logic, 11.555ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.012ns (Levels of Logic = 11)
  Clock Path Skew:      -0.188ns (0.280 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.XQ     Tcko                  0.521   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_10
    SLICE_X60Y174.F2     net (fanout=54)       1.405   ftop/cp/cpReq<10>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X42Y172.G3     net (fanout=18)       1.181   ftop/cp/N203
    SLICE_X42Y172.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X55Y152.F3     net (fanout=4)        1.061   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X55Y152.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead577
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead577
    SLICE_X57Y162.F2     net (fanout=1)        0.807   ftop/cp/WILL_FIRE_RL_completeWorkerRead577
    SLICE_X57Y162.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.F1     net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead591
    SLICE_X56Y165.X      Tilo                  0.601   ftop/cp/N821
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618_SW0
    SLICE_X57Y167.G4     net (fanout=1)        0.268   ftop/cp/N821
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     19.012ns (7.373ns logic, 11.639ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.987ns (Levels of Logic = 10)
  Clock Path Skew:      -0.188ns (0.280 - 0.468)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y181.YQ     Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X60Y174.F4     net (fanout=58)       0.860   ftop/cp/cpReq<9>
    SLICE_X60Y174.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.G1     net (fanout=1)        0.587   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X80Y172.G3     net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X80Y172.Y      Tilo                  0.616   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X81Y173.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N14
    SLICE_X81Y173.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.987ns (6.792ns logic, 12.195ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_11 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.959ns (Levels of Logic = 10)
  Clock Path Skew:      -0.214ns (0.567 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_11 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y180.XQ     Tcko                  0.495   ftop/cp/cpReq<11>
                                                       ftop/cp/cpReq_11
    SLICE_X61Y173.F2     net (fanout=53)       1.285   ftop/cp/cpReq<11>
    SLICE_X61Y173.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.G3     net (fanout=1)        0.520   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X58Y171.Y      Tilo                  0.616   ftop/cp/N354
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X57Y155.G1     net (fanout=4)        1.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X57Y155.Y      Tilo                  0.561   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X33Y158.G1     net (fanout=18)       2.504   ftop/cp/N203
    SLICE_X33Y158.Y      Tilo                  0.561   ftop/cp/wci_reqPend_6<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X41Y164.F4     net (fanout=10)       0.974   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X41Y164.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.F4     net (fanout=1)        0.471   ftop/cp/WILL_FIRE_RL_completeWorkerRead234
    SLICE_X41Y170.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.G3     net (fanout=1)        0.828   ftop/cp/WILL_FIRE_RL_completeWorkerRead298
    SLICE_X57Y167.Y      Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead618
    SLICE_X57Y167.F2     net (fanout=13)       0.433   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X57Y167.X      Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y165.G3     net (fanout=7)        0.850   ftop/cp/cpRespF_ENQ
    SLICE_X71Y165.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y166.F2     net (fanout=40)       2.008   ftop/cp/cpRespF/d0h
    SLICE_X75Y166.X      Tilo                  0.562   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X74Y166.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N38
    SLICE_X74Y166.CLK    Tsrck                 0.433   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     18.959ns (6.598ns logic, 12.361ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.601 - 0.486)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y132.XQ     Tcko                  0.396   ftop/cp_wci_Vm_4_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X44Y132.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_4_MData<29>
    SLICE_X44Y132.CLK    Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.601 - 0.486)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y132.XQ     Tcko                  0.396   ftop/cp_wci_Vm_4_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X44Y132.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_4_MData<29>
    SLICE_X44Y132.CLK    Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.518 - 0.443)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X42Y93.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_4_MData<21>
    SLICE_X42Y93.CLK     Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.518 - 0.443)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X42Y93.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_4_MData<21>
    SLICE_X42Y93.CLK     Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.454 - 0.385)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X56Y86.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_4_MData<3>
    SLICE_X56Y86.CLK     Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.454 - 0.385)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X56Y86.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_4_MData<3>
    SLICE_X56Y86.CLK     Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.567 - 0.462)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y95.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X50Y95.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_4_MData<15>
    SLICE_X50Y95.CLK     Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_15 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.567 - 0.462)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_15 to ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y95.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_15
    SLICE_X50Y95.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_4_MData<15>
    SLICE_X50Y95.CLK     Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.339 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y183.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X30Y182.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X30Y182.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.339 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y183.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X30Y182.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X30Y182.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.660 - 0.594)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_3_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X80Y134.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_3_MData<14>
    SLICE_X80Y134.CLK    Tdh         (-Th)     0.130   ftop/bias/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.660 - 0.594)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_3_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X80Y134.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_3_MData<14>
    SLICE_X80Y134.CLK    Tdh         (-Th)     0.129   ftop/bias/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/bias/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.479 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y87.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X44Y87.BY      net (fanout=2)        0.312   ftop/cp_wci_Vm_4_MData<11>
    SLICE_X44Y87.CLK     Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.287ns logic, 0.312ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.479 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y87.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X44Y87.BY      net (fanout=2)        0.312   ftop/cp_wci_Vm_4_MData<11>
    SLICE_X44Y87.CLK     Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.288ns logic, 0.312ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.465 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y198.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X42Y198.BY     net (fanout=2)        0.326   ftop/cp/td<9>
    SLICE_X42Y198.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.465 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y198.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X42Y198.BY     net (fanout=2)        0.326   ftop/cp/td<9>
    SLICE_X42Y198.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_18 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.496 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_18 to ftop/edp1/wci_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y80.YQ     Tcko                  0.419   ftop/cp_wci_Vm_14_MData<19>
                                                       ftop/cp/wci_reqF_7_q_0_18
    SLICE_X108Y80.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_14_MData<18>
    SLICE_X108Y80.CLK    Tdh         (-Th)     0.130   ftop/edp1/wci_reqF/_varindex0000<18>
                                                       ftop/edp1/wci_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_18 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.496 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_18 to ftop/edp1/wci_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y80.YQ     Tcko                  0.419   ftop/cp_wci_Vm_14_MData<19>
                                                       ftop/cp/wci_reqF_7_q_0_18
    SLICE_X108Y80.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_14_MData<18>
    SLICE_X108Y80.CLK    Tdh         (-Th)     0.129   ftop/edp1/wci_reqF/_varindex0000<18>
                                                       ftop/edp1/wci_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.403 - 0.323)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y123.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_6_q_0_17
    SLICE_X6Y122.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X6Y122.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.403 - 0.323)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y123.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_6_q_0_17
    SLICE_X6Y122.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X6Y122.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_13/SR
  Location pin: SLICE_X52Y189.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_13/SR
  Location pin: SLICE_X52Y189.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_12/SR
  Location pin: SLICE_X52Y189.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_12/SR
  Location pin: SLICE_X52Y189.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_15/SR
  Location pin: SLICE_X52Y187.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_15/SR
  Location pin: SLICE_X52Y187.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_14/SR
  Location pin: SLICE_X52Y187.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_14/SR
  Location pin: SLICE_X52Y187.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_16/SR
  Location pin: SLICE_X52Y186.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_16/SR
  Location pin: SLICE_X52Y186.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_11/SR
  Location pin: SLICE_X32Y195.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_11/SR
  Location pin: SLICE_X32Y195.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_10/SR
  Location pin: SLICE_X32Y195.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_10/SR
  Location pin: SLICE_X32Y195.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_15/SR
  Location pin: SLICE_X32Y201.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_15/SR
  Location pin: SLICE_X32Y201.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_14/SR
  Location pin: SLICE_X32Y201.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_14/SR
  Location pin: SLICE_X32Y201.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_14/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_14/rstSync/reset_hold_1/SR
  Location pin: SLICE_X12Y185.SR
  Clock network: ftop/cp/wci_mReset_14/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_14/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_14/rstSync/reset_hold_1/SR
  Location pin: SLICE_X12Y185.SR
  Clock network: ftop/cp/wci_mReset_14/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.822ns|            0|            0|            2|      5223034|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.167ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.645ns|          N/A|            0|            0|      5223033|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.823|         |    3.790|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.645|         |         |         |
sys0_clkp      |   19.645|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.645|         |         |         |
sys0_clkp      |   19.645|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5239293 paths, 0 nets, and 137119 connections

Design statistics:
   Minimum period:  19.645ns{1}   (Maximum frequency:  50.904MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 19 14:49:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 963 MB



