{
    "filename": "machine0/rece_inc.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export init.",
            "VernacRequire",
            "7ed13468481cca362af4e9e8c26e890fb8a558af"
        ],
        [
            "Require Export table_act.",
            "VernacRequire",
            "f8d26562fda48a55ef32e0e88e4cdda754589b3b"
        ],
        [
            "Require Export mess_act.",
            "VernacRequire",
            "85b57aefbb059439802a5a3f64012bc9fa6432e7"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section DEF_REC_INC.",
            "VernacBeginSection",
            "c77815a1b12e5b27af0bd3621e68e15f3d9f0247"
        ],
        [
            "Definition rec_inc_trans (c : Config) (s1 s3 : Site) := mkconfig (S (time c)) (dt c) (Inc_send_table (st c) owner) (rt c) (Post_message dec (Collect_message (bm c) s1 owner) owner s3).",
            "VernacDefinition",
            "5f13629f2ffdb53639335388d636eb4fbd90686f"
        ],
        [
            "End DEF_REC_INC.",
            "VernacEndSegment",
            "c775788f53ef5dc4ed0eba80237435d7e66c2ed5"
        ],
        [
            "Section REC_INC_EFFECT.",
            "VernacBeginSection",
            "40f7b743b713ae209c7154392b241976a58bc9a3"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Lemma rinc_trans_le_dt_time : forall s0 : Site, dt c0 s0 <= time c0 -> dt (rec_inc_trans c0 s1 s2) s0 <= time (rec_inc_trans c0 s1 s2).",
            "VernacStartTheoremProof",
            "97d4e47a8da6302d8af3bebddf9c117aca5955ec"
        ],
        [
            "simpl in |- *; auto.",
            "VernacExtend",
            "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_diff_site : forall s3 s4 : Site, (In_queue Message copy (bm c0 s3 s4) -> s3 <> s4) -> In_queue Message copy (bm (rec_inc_trans c0 s1 s2) s3 s4) -> s3 <> s4.",
            "VernacStartTheoremProof",
            "084ff5f8d078e2ee9b46382f25457faf9046e5b5"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := owner).",
            "VernacExtend",
            "128717b2f596c01fb5ddc031db76652b8fbc8b59"
        ],
        [
            "apply in_post with (m' := dec) (s1 := owner) (s2 := s2).",
            "VernacExtend",
            "eb6c7ac88778670cbe95d9683da0c2679acf1c3a"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_st : forall s0 : Site, st (rec_inc_trans c0 s1 s2) s0 = (if eq_site_dec s0 owner then (st c0 s0 + 1)%Z else st c0 s0).",
            "VernacStartTheoremProof",
            "04277056a99a9ac928b941883708c9265959c9a5"
        ],
        [
            "intro; simpl in |- *; case (eq_site_dec s0 owner); intro.",
            "VernacExtend",
            "d8d2e9f8f6fcdedae1bf171c4c9638ecd699e61b"
        ],
        [
            "rewrite e; apply S_inc_send_table.",
            "VernacExtend",
            "f464889e58069465cd1648a4a4c246092f84575c"
        ],
        [
            "apply no_inc_send_table; auto.",
            "VernacExtend",
            "b117f4b018cb624621b2c099a41198b0fec60126"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_in_queue : forall s0 s3 s4 : Site, In_queue Message (inc_dec s0) (bm (rec_inc_trans c0 s1 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "ddce82e273e92bae15505b443726283e72276021"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := owner).",
            "VernacExtend",
            "128717b2f596c01fb5ddc031db76652b8fbc8b59"
        ],
        [
            "apply in_post with (m' := dec) (s1 := owner) (s2 := s2).",
            "VernacExtend",
            "eb6c7ac88778670cbe95d9683da0c2679acf1c3a"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_st_rt : forall s0 : Site, s0 <> owner -> ((st c0 s0 > 0)%Z -> rt c0 s0 = true) -> (st (rec_inc_trans c0 s1 s2) s0 > 0)%Z -> rt (rec_inc_trans c0 s1 s2) s0 = true.",
            "VernacStartTheoremProof",
            "7a4abb222d99d45b1b1a46043acf433feb90493e"
        ],
        [
            "intros s0 H; simpl in |- *.",
            "VernacExtend",
            "51ca60642c0ee72a25677448baa6b6e3f1b96937"
        ],
        [
            "rewrite no_inc_send_table; auto.",
            "VernacExtend",
            "a5a321e52a644893faf51b32ade881b2d83a3f29"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_INC_EFFECT.",
            "VernacEndSegment",
            "f5f4792cfcc03cd43269ee83202698d68ff49260"
        ],
        [
            "Section REC_INC_CTRL.",
            "VernacBeginSection",
            "45513cb7eb2201822f12cefa8e925c484231a161"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 owner) = value Message (inc_dec s2).",
            "VernacAssumption",
            "f3484cf81aa55f609e4248266fedaec0e833a34b"
        ],
        [
            "Lemma rinc_trans_ctrl_copy : forall s0 s3 : Site, ctrl_copy s0 s3 (bm (rec_inc_trans c0 s1 s2)) = ctrl_copy s0 s3 (bm c0).",
            "VernacStartTheoremProof",
            "fe78627eb235efea29200896c9d96c3a5e9f2b99"
        ],
        [
            "intros; unfold ctrl_copy in |- *; simpl in |- *.",
            "VernacExtend",
            "10cb8e1608a786cca8a8cea802af224078930580"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
            "VernacExtend",
            "2074c2f8dcd195b22be0bb00cf244bc969872300"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_ctrl_dec : forall s0 s3 : Site, ctrl_dec s0 s3 (bm (rec_inc_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then if eq_site_dec s3 owner then (ctrl_dec s0 s3 (bm c0) + 1)%Z else ctrl_dec s0 s3 (bm c0) else ctrl_dec s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "22e8514f14d3e49b29a9341c76786330fded6bcd"
        ],
        [
            "intros; unfold ctrl_dec in |- *; simpl in |- *.",
            "VernacExtend",
            "9b9bef68c0bec336819032a940d801f705091a4b"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "case (eq_site_dec s3 owner); intro.",
            "VernacExtend",
            "f2e969095b1e1110327572a56c6c30b703271c37"
        ],
        [
            "rewrite e; rewrite e0; rewrite post_card_mess.",
            "VernacExtend",
            "f0ca893be090ed954c8020865f29d7be531721c6"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
            "VernacExtend",
            "2074c2f8dcd195b22be0bb00cf244bc969872300"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
            "VernacExtend",
            "2074c2f8dcd195b22be0bb00cf244bc969872300"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
            "VernacExtend",
            "2074c2f8dcd195b22be0bb00cf244bc969872300"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_ctrl_inc : forall s0 s3 : Site, ctrl_inc s0 s3 (bm (rec_inc_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then if eq_site_dec s3 s1 then (ctrl_inc s0 s3 (bm c0) - 1)%Z else ctrl_inc s0 s3 (bm c0) else ctrl_inc s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "aa84e4edc41904981a3386992dd301ef207bb778"
        ],
        [
            "intros; unfold ctrl_inc in |- *; simpl in |- *.",
            "VernacExtend",
            "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "case (eq_site_dec s3 s1); intro.",
            "VernacExtend",
            "240c8483a21840f4dac6d8f0b76281155980ac74"
        ],
        [
            "rewrite e; rewrite e0; rewrite diff_post_card_mess.",
            "VernacExtend",
            "6985633c775835e6f81e78d07923d8d275a25949"
        ],
        [
            "apply collect_card_mess; trivial.",
            "VernacExtend",
            "20c4d0517abbbfd4ba59d074e57ad1ba2a0078d3"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | injection; auto ].",
            "VernacExtend",
            "10343a722ef50a9fe49a41c2164154d8aab182a0"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rinc_trans_sigma_copy : forall s0 : Site, sigma_ctrl_copy s0 (bm (rec_inc_trans c0 s1 s2)) = sigma_ctrl_copy s0 (bm c0).",
            "VernacStartTheoremProof",
            "3e2f9aa4e2821a816032710e84aa89e69bea475b"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *.",
            "VernacExtend",
            "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
        ],
        [
            "apply sigma_simpl; intros; apply rinc_trans_ctrl_copy.",
            "VernacExtend",
            "0ddeb45b3d2f7dc84f6fdafd8a1d3ec474210d26"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rinc_trans_sigma_dec : forall s0 : Site, sigma_ctrl_dec s0 (bm (rec_inc_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then (sigma_ctrl_dec s0 (bm c0) + 1)%Z else sigma_ctrl_dec s0 (bm c0)).",
            "VernacStartTheoremProof",
            "5829785d75afe4bd751842fb63c8323845846ec7"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *.",
            "VernacExtend",
            "cf95a8d3633306b722fd4f486424a53f174bf8cb"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := owner).",
            "VernacExtend",
            "0c55efba9489b2cc1f0eb6500f2cccb486358f4b"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rinc_trans_ctrl_dec; rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "d60c1bd61f1a674c3e5727b6cb85cf7c035777f9"
        ],
        [
            "intros; rewrite rinc_trans_ctrl_dec; rewrite e; rewrite case_eq; apply case_ineq; auto.",
            "VernacExtend",
            "e96937b8607ac6bf9bc7bfed1aff7b4179ce8bc8"
        ],
        [
            "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_dec; apply case_ineq; auto.",
            "VernacExtend",
            "478f81b0af065427798c8108334c940128cfac44"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rinc_trans_sigma_inc : forall s0 : Site, sigma_ctrl_inc s0 (bm (rec_inc_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then (sigma_ctrl_inc s0 (bm c0) - 1)%Z else sigma_ctrl_inc s0 (bm c0)).",
            "VernacStartTheoremProof",
            "034b255e0e826e105d2700728352caf6c4452bc4"
        ],
        [
            "intros; unfold sigma_ctrl_inc in |- *.",
            "VernacExtend",
            "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
            "VernacExtend",
            "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rinc_trans_ctrl_inc; rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "e6f1880c15cb89ddec43806d24409c382fc1952a"
        ],
        [
            "intros; rewrite rinc_trans_ctrl_inc; rewrite e; rewrite case_eq; apply case_ineq; auto.",
            "VernacExtend",
            "1396a937149404c7ff71acd7ef3a95d57f443a9c"
        ],
        [
            "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_inc; apply case_ineq; auto.",
            "VernacExtend",
            "d6d86c86defc57c9e8f72c6b0745d38042bf4a27"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_sigma_ctrl : forall s0 : Site, sigma_ctrl s0 (bm (rec_inc_trans c0 s1 s2)) = sigma_ctrl s0 (bm c0).",
            "VernacStartTheoremProof",
            "bda94e84ff159f8024f0f6922c2baf31f4c661bc"
        ],
        [
            "intros; unfold sigma_ctrl in |- *.",
            "VernacExtend",
            "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
        ],
        [
            "rewrite rinc_trans_sigma_copy.",
            "VernacExtend",
            "eb8c322c6c94e245e8227127fd2133892a9aa2ef"
        ],
        [
            "rewrite rinc_trans_sigma_dec.",
            "VernacExtend",
            "d94f793b9b4864685c35fcab68e178d75c3ad77b"
        ],
        [
            "rewrite rinc_trans_sigma_inc.",
            "VernacExtend",
            "1e3c9bfa3034e0d4ca23210b4d763cd2534103a1"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_INC_CTRL.",
            "VernacEndSegment",
            "13958cf236cd7db26bdefeb580104199f9df7cb1"
        ],
        [
            "Section REC_INC_XY.",
            "VernacBeginSection",
            "0c14a6addb9233ff0a1b1cd58373577573938855"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 owner) = value Message (inc_dec s2).",
            "VernacAssumption",
            "f3484cf81aa55f609e4248266fedaec0e833a34b"
        ],
        [
            "Hypothesis not_owner : s2 <> owner.",
            "VernacAssumption",
            "0ce36a35faedff262d9ff7c2b5b2a9152157fb80"
        ],
        [
            "Remark rinc_trans_xi : forall s0 : Site, xi (rec_inc_trans c0 s1 s2) s0 = xi c0 s0.",
            "VernacStartTheoremProof",
            "de2da64baf09c8b75be37a35911dbf323a1cd9cc"
        ],
        [
            "intro; unfold xi in |- *.",
            "VernacExtend",
            "05d34ae5f19b63108613417ffb793999694d2636"
        ],
        [
            "rewrite rinc_trans_ctrl_copy.",
            "VernacExtend",
            "bfae7e2928d088283158210111a78280a9658008"
        ],
        [
            "rewrite rinc_trans_ctrl_dec.",
            "VernacExtend",
            "3e71e039bab7334fd4b7bb85a6653f80fd4983aa"
        ],
        [
            "simpl in |- *; rewrite case_ineq; auto.",
            "VernacExtend",
            "d7c52a701245f3a460e5313d34e791d3887cec4b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rinc_trans_yi : forall s0 : Site, yi (rec_inc_trans c0 s1 s2) s0 = (if eq_site_dec s0 s1 then (yi c0 s0 - 1)%Z else yi c0 s0).",
            "VernacStartTheoremProof",
            "bc7343fb77a4872f616aa31ac0047406afca6e8b"
        ],
        [
            "intro; unfold yi in |- *.",
            "VernacExtend",
            "577c2e11d5394edfec365d914e59eab5e9abec0c"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rinc_trans_ctrl_inc.",
            "VernacExtend",
            "463b4f3bf146fa079acf88e8736c6ab5a37e6c68"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "intros; rewrite rinc_trans_ctrl_inc.",
            "VernacExtend",
            "59b44efcabe6b7f5aa7c607f9fd88a5b2cfc987b"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_inc.",
            "VernacExtend",
            "ea05bcd8e29c742157b4e69a8314b2dc915619ea"
        ],
        [
            "case (eq_site_dec x s2); intro.",
            "VernacExtend",
            "d9586189584954a6a705f54d605f802c9bdba6a4"
        ],
        [
            "apply case_ineq; auto.",
            "VernacExtend",
            "5e70a0e5679b96d7c5a49e44019dcef66313e1b7"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_sigma_xi : sigma_xi (rec_inc_trans c0 s1 s2) = sigma_xi c0.",
            "VernacStartTheoremProof",
            "ab48029b1a7d6935efcc19176fd0e9b3d7037e6e"
        ],
        [
            "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rinc_trans_xi.",
            "VernacExtend",
            "8a846078374ae8d88698bf90cb302f18fa9b77e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_sigma_yi : sigma_yi (rec_inc_trans c0 s1 s2) = (sigma_yi c0 - 1)%Z.",
            "VernacStartTheoremProof",
            "4028af612f35df99b25b9c1c535e4291a7e4dd46"
        ],
        [
            "unfold sigma_yi in |- *; apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
            "VernacExtend",
            "b9c0ed08f1bd7cb5be00fcdaa60a6e8bdb80bee9"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rinc_trans_yi; apply case_eq.",
            "VernacExtend",
            "c460eb0976c8b3aefe2c3ae17741774b2118f4aa"
        ],
        [
            "intros; rewrite rinc_trans_yi; apply case_ineq; trivial.",
            "VernacExtend",
            "f06b63acc9f44c58405b5dc25999a43debd707a6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_INC_XY.",
            "VernacEndSegment",
            "fb42bc64e8585dd6078b4b8563227d1ba5cae194"
        ],
        [
            "Section REC_INC_ALT.",
            "VernacBeginSection",
            "4660203e075396780e1b321e42deaa4d700426ca"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Hypothesis s2_not_owner : s2 <> owner.",
            "VernacAssumption",
            "41a839d30af441c918f67c42baebd0e5bd508bf4"
        ],
        [
            "Lemma rinc_trans_D : D_queue (bm c0 s0 owner) -> D_queue (bm (rec_inc_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "7fcfa17dd2951a5e35d1fe2e60cdecc765415429"
        ],
        [
            "intros; simpl in |- *; apply D_post_elsewhere.",
            "VernacExtend",
            "2072b46d001850634836e30208d66de4fe8cdf48"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply D_collect; trivial.",
            "VernacExtend",
            "142ee3dc95c5e53bb87d9abad86c7b527c4a400e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_alt : alternate (bm c0 s0 owner) -> alternate (bm (rec_inc_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "92e17842ca0d47343b126f37b8fe0759e199e732"
        ],
        [
            "intros; simpl in |- *; apply alt_post_elsewhere.",
            "VernacExtend",
            "c0ec09d2aafa81fc95908dcf14a13e8b46a40399"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply alt_collect; trivial.",
            "VernacExtend",
            "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_INC_ALT.",
            "VernacEndSegment",
            "96d99369cea3f96a94c83ea39633af2732bd6a81"
        ],
        [
            "Section REC_INC_RELAT.",
            "VernacBeginSection",
            "3f8ef8c1efd2aef22a30a57a1252eb303aee5145"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Remark rinc_trans_parent : forall s3 s4 : Site, parent (rec_inc_trans c0 s1 s2) s4 s3 -> parent c0 s4 s3.",
            "VernacStartTheoremProof",
            "b4a513539be1ae5fc3388f9ab4d59537715a1c0d"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "intros; apply parent_intro.",
            "VernacExtend",
            "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
        ],
        [
            "apply rinc_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
            "VernacExtend",
            "0f6cd5516b24d13b5ec8d993e870fc4aed6fee73"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rinc_trans_parent_cr : forall s3 s4 : Site, (parent c0 s3 s4 -> dt c0 s3 < dt c0 s4) -> parent (rec_inc_trans c0 s1 s2) s3 s4 -> dt (rec_inc_trans c0 s1 s2) s3 < dt (rec_inc_trans c0 s1 s2) s4.",
            "VernacStartTheoremProof",
            "ac01269ff44c72748a7b9951d9537cfcd4deb219"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply rinc_trans_parent; trivial.",
            "VernacExtend",
            "c0f8557a16905d241ab7432f26febbf055062824"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_INC_RELAT.",
            "VernacEndSegment",
            "95c50fa75181d71a558f888a774cb76441fcd82f"
        ]
    ],
    "proofs": [
        {
            "name": "rinc_trans_le_dt_time",
            "line_nb": 10,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; auto.",
                        "VernacExtend",
                        "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_diff_site",
            "line_nb": 13,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := owner).",
                        "VernacExtend",
                        "128717b2f596c01fb5ddc031db76652b8fbc8b59"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := dec) (s1 := owner) (s2 := s2).",
                        "VernacExtend",
                        "eb6c7ac88778670cbe95d9683da0c2679acf1c3a"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_st",
            "line_nb": 20,
            "steps": [
                {
                    "command": [
                        "intro; simpl in |- *; case (eq_site_dec s0 owner); intro.",
                        "VernacExtend",
                        "d8d2e9f8f6fcdedae1bf171c4c9638ecd699e61b"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply S_inc_send_table.",
                        "VernacExtend",
                        "f464889e58069465cd1648a4a4c246092f84575c"
                    ]
                },
                {
                    "command": [
                        "apply no_inc_send_table; auto.",
                        "VernacExtend",
                        "b117f4b018cb624621b2c099a41198b0fec60126"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_in_queue",
            "line_nb": 25,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := owner).",
                        "VernacExtend",
                        "128717b2f596c01fb5ddc031db76652b8fbc8b59"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := dec) (s1 := owner) (s2 := s2).",
                        "VernacExtend",
                        "eb6c7ac88778670cbe95d9683da0c2679acf1c3a"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_st_rt",
            "line_nb": 32,
            "steps": [
                {
                    "command": [
                        "intros s0 H; simpl in |- *.",
                        "VernacExtend",
                        "51ca60642c0ee72a25677448baa6b6e3f1b96937"
                    ]
                },
                {
                    "command": [
                        "rewrite no_inc_send_table; auto.",
                        "VernacExtend",
                        "a5a321e52a644893faf51b32ade881b2d83a3f29"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_ctrl_copy",
            "line_nb": 41,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_copy in |- *; simpl in |- *.",
                        "VernacExtend",
                        "10cb8e1608a786cca8a8cea802af224078930580"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
                        "VernacExtend",
                        "2074c2f8dcd195b22be0bb00cf244bc969872300"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_ctrl_dec",
            "line_nb": 48,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_dec in |- *; simpl in |- *.",
                        "VernacExtend",
                        "9b9bef68c0bec336819032a940d801f705091a4b"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 owner); intro.",
                        "VernacExtend",
                        "f2e969095b1e1110327572a56c6c30b703271c37"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; rewrite post_card_mess.",
                        "VernacExtend",
                        "f0ca893be090ed954c8020865f29d7be531721c6"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
                        "VernacExtend",
                        "2074c2f8dcd195b22be0bb00cf244bc969872300"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
                        "VernacExtend",
                        "2074c2f8dcd195b22be0bb00cf244bc969872300"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | discriminate ].",
                        "VernacExtend",
                        "2074c2f8dcd195b22be0bb00cf244bc969872300"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_ctrl_inc",
            "line_nb": 65,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_inc in |- *; simpl in |- *.",
                        "VernacExtend",
                        "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s1); intro.",
                        "VernacExtend",
                        "240c8483a21840f4dac6d8f0b76281155980ac74"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "6985633c775835e6f81e78d07923d8d275a25949"
                    ]
                },
                {
                    "command": [
                        "apply collect_card_mess; trivial.",
                        "VernacExtend",
                        "20c4d0517abbbfd4ba59d074e57ad1ba2a0078d3"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := inc_dec s2); [ trivial | injection; auto ].",
                        "VernacExtend",
                        "10343a722ef50a9fe49a41c2164154d8aab182a0"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_copy",
            "line_nb": 80,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *.",
                        "VernacExtend",
                        "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rinc_trans_ctrl_copy.",
                        "VernacExtend",
                        "0ddeb45b3d2f7dc84f6fdafd8a1d3ec474210d26"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_dec",
            "line_nb": 84,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *.",
                        "VernacExtend",
                        "cf95a8d3633306b722fd4f486424a53f174bf8cb"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := owner).",
                        "VernacExtend",
                        "0c55efba9489b2cc1f0eb6500f2cccb486358f4b"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_ctrl_dec; rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "d60c1bd61f1a674c3e5727b6cb85cf7c035777f9"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rinc_trans_ctrl_dec; rewrite e; rewrite case_eq; apply case_ineq; auto.",
                        "VernacExtend",
                        "e96937b8607ac6bf9bc7bfed1aff7b4179ce8bc8"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_dec; apply case_ineq; auto.",
                        "VernacExtend",
                        "478f81b0af065427798c8108334c940128cfac44"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_inc",
            "line_nb": 93,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_inc in |- *.",
                        "VernacExtend",
                        "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
                        "VernacExtend",
                        "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_ctrl_inc; rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "e6f1880c15cb89ddec43806d24409c382fc1952a"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rinc_trans_ctrl_inc; rewrite e; rewrite case_eq; apply case_ineq; auto.",
                        "VernacExtend",
                        "1396a937149404c7ff71acd7ef3a95d57f443a9c"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_inc; apply case_ineq; auto.",
                        "VernacExtend",
                        "d6d86c86defc57c9e8f72c6b0745d38042bf4a27"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_ctrl",
            "line_nb": 102,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl in |- *.",
                        "VernacExtend",
                        "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_copy.",
                        "VernacExtend",
                        "eb8c322c6c94e245e8227127fd2133892a9aa2ef"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_dec.",
                        "VernacExtend",
                        "d94f793b9b4864685c35fcab68e178d75c3ad77b"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_sigma_inc.",
                        "VernacExtend",
                        "1e3c9bfa3034e0d4ca23210b4d763cd2534103a1"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_xi",
            "line_nb": 117,
            "steps": [
                {
                    "command": [
                        "intro; unfold xi in |- *.",
                        "VernacExtend",
                        "05d34ae5f19b63108613417ffb793999694d2636"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_ctrl_copy.",
                        "VernacExtend",
                        "bfae7e2928d088283158210111a78280a9658008"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_ctrl_dec.",
                        "VernacExtend",
                        "3e71e039bab7334fd4b7bb85a6653f80fd4983aa"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *; rewrite case_ineq; auto.",
                        "VernacExtend",
                        "d7c52a701245f3a460e5313d34e791d3887cec4b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_yi",
            "line_nb": 125,
            "steps": [
                {
                    "command": [
                        "intro; unfold yi in |- *.",
                        "VernacExtend",
                        "577c2e11d5394edfec365d914e59eab5e9abec0c"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_ctrl_inc.",
                        "VernacExtend",
                        "463b4f3bf146fa079acf88e8736c6ab5a37e6c68"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rinc_trans_ctrl_inc.",
                        "VernacExtend",
                        "59b44efcabe6b7f5aa7c607f9fd88a5b2cfc987b"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rinc_trans_ctrl_inc.",
                        "VernacExtend",
                        "ea05bcd8e29c742157b4e69a8314b2dc915619ea"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec x s2); intro.",
                        "VernacExtend",
                        "d9586189584954a6a705f54d605f802c9bdba6a4"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; auto.",
                        "VernacExtend",
                        "5e70a0e5679b96d7c5a49e44019dcef66313e1b7"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_xi",
            "line_nb": 142,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rinc_trans_xi.",
                        "VernacExtend",
                        "8a846078374ae8d88698bf90cb302f18fa9b77e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_sigma_yi",
            "line_nb": 145,
            "steps": [
                {
                    "command": [
                        "unfold sigma_yi in |- *; apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
                        "VernacExtend",
                        "b9c0ed08f1bd7cb5be00fcdaa60a6e8bdb80bee9"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rinc_trans_yi; apply case_eq.",
                        "VernacExtend",
                        "c460eb0976c8b3aefe2c3ae17741774b2118f4aa"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rinc_trans_yi; apply case_ineq; trivial.",
                        "VernacExtend",
                        "f06b63acc9f44c58405b5dc25999a43debd707a6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_D",
            "line_nb": 156,
            "steps": [
                {
                    "command": [
                        "intros; simpl in |- *; apply D_post_elsewhere.",
                        "VernacExtend",
                        "2072b46d001850634836e30208d66de4fe8cdf48"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply D_collect; trivial.",
                        "VernacExtend",
                        "142ee3dc95c5e53bb87d9abad86c7b527c4a400e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_alt",
            "line_nb": 161,
            "steps": [
                {
                    "command": [
                        "intros; simpl in |- *; apply alt_post_elsewhere.",
                        "VernacExtend",
                        "c0ec09d2aafa81fc95908dcf14a13e8b46a40399"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply alt_collect; trivial.",
                        "VernacExtend",
                        "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_parent",
            "line_nb": 170,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_intro.",
                        "VernacExtend",
                        "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
                        "VernacExtend",
                        "0f6cd5516b24d13b5ec8d993e870fc4aed6fee73"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rinc_trans_parent_cr",
            "line_nb": 175,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply rinc_trans_parent; trivial.",
                        "VernacExtend",
                        "c0f8557a16905d241ab7432f26febbf055062824"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}