

================================================================
== Vitis HLS Report for 'Loop_L1_proc_Pipeline_SUM'
================================================================
* Date:           Thu May  4 14:33:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matrix-multiplyer-kv260
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1029|  20.000 ns|  10.290 us|    2|  1029|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- SUM     |        0|     1027|         5|          1|          1|  0 ~ 1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     211|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     211|     242|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+----------------------------+--------------+
    |            Instance           |           Module           |  Expression  |
    +-------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U1  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 * i1 + i2|
    +-------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1271_fu_171_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln1273_fu_207_p2  |         +|   0|  0|  27|          20|          20|
    |k_2_fu_157_p2         |         +|   0|  0|  71|          64|           1|
    |icmp_ln18_fu_152_p2   |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 156|         169|         107|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_V_fu_70                  |   9|          2|    8|         16|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_load  |   9|          2|    8|         16|
    |k_fu_74                      |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   83|        166|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_fu_70                       |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln18_reg_294                 |   1|   0|    1|          0|
    |k_fu_74                           |  64|   0|   64|          0|
    |n_cast_cast_reg_289               |  64|   0|   64|          0|
    |icmp_ln18_reg_294                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 211|  32|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Loop_L1_proc_Pipeline_SUM|  return value|
|n_cast            |   in|   32|     ap_none|                     n_cast|        scalar|
|shl_ln22_mid2     |   in|   20|     ap_none|              shl_ln22_mid2|        scalar|
|A_address0        |  out|   20|   ap_memory|                          A|         array|
|A_ce0             |  out|    1|   ap_memory|                          A|         array|
|A_q0              |   in|    8|   ap_memory|                          A|         array|
|trunc_ln          |   in|   20|     ap_none|                   trunc_ln|        scalar|
|select_ln14       |   in|   10|     ap_none|                select_ln14|        scalar|
|B_address0        |  out|   20|   ap_memory|                          B|         array|
|B_ce0             |  out|    1|   ap_memory|                          B|         array|
|B_q0              |   in|    8|   ap_memory|                          B|         array|
|acc_V_out         |  out|    8|      ap_vld|                  acc_V_out|       pointer|
|acc_V_out_ap_vld  |  out|    1|      ap_vld|                  acc_V_out|       pointer|
+------------------+-----+-----+------------+---------------------------+--------------+

