(kicad_pcb (version 20171130) (host pcbnew "(5.1.5)-3")

  (general
    (thickness 1.6)
    (drawings 7)
    (tracks 0)
    (zones 0)
    (modules 7)
    (nets 43)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 LED_PWR)
  (net 2 GND)
  (net 3 LED_CHRG)
  (net 4 +3V3)
  (net 5 +5V)
  (net 6 GPIO2)
  (net 7 GPIO3)
  (net 8 GPIO4)
  (net 9 GPIO14)
  (net 10 GPIO15)
  (net 11 GPIO17)
  (net 12 GPIO18)
  (net 13 GPIO27)
  (net 14 GPIO22)
  (net 15 GPIO23)
  (net 16 GPIO24)
  (net 17 GPIO10)
  (net 18 GPIO9)
  (net 19 GPIO25)
  (net 20 GPIO11)
  (net 21 GPIO8)
  (net 22 GPIO7)
  (net 23 GPIO0)
  (net 24 GPIO1)
  (net 25 GPIO5)
  (net 26 GPIO6)
  (net 27 GPIO12)
  (net 28 GPIO13)
  (net 29 GPIO19)
  (net 30 GPIO16)
  (net 31 GPIO26)
  (net 32 GPIO20)
  (net 33 GPIO21)
  (net 34 GNDD)
  (net 35 USB0_DN)
  (net 36 USB0_DP)
  (net 37 USB1_DN)
  (net 38 USB1_DP)
  (net 39 USB2_DN)
  (net 40 USB2_DP)
  (net 41 USB3_DN)
  (net 42 USB3_DP)

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +3V3)
    (add_net +5V)
    (add_net GND)
    (add_net GNDD)
    (add_net GPIO0)
    (add_net GPIO1)
    (add_net GPIO10)
    (add_net GPIO11)
    (add_net GPIO12)
    (add_net GPIO13)
    (add_net GPIO14)
    (add_net GPIO15)
    (add_net GPIO16)
    (add_net GPIO17)
    (add_net GPIO18)
    (add_net GPIO19)
    (add_net GPIO2)
    (add_net GPIO20)
    (add_net GPIO21)
    (add_net GPIO22)
    (add_net GPIO23)
    (add_net GPIO24)
    (add_net GPIO25)
    (add_net GPIO26)
    (add_net GPIO27)
    (add_net GPIO3)
    (add_net GPIO4)
    (add_net GPIO5)
    (add_net GPIO6)
    (add_net GPIO7)
    (add_net GPIO8)
    (add_net GPIO9)
    (add_net LED_CHRG)
    (add_net LED_PWR)
    (add_net USB0_DN)
    (add_net USB0_DP)
    (add_net USB1_DN)
    (add_net USB1_DP)
    (add_net USB2_DN)
    (add_net USB2_DP)
    (add_net USB3_DN)
    (add_net USB3_DP)
  )

  (module Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.00mm (layer F.Cu) (tedit 58CD5450) (tstamp 5E502B17)
    (at 175.26 55.9968)
    (descr "Through hole straight socket strip, 2x20, 2.00mm pitch, double rows")
    (tags "Through hole socket strip THT 2x20 2.00mm double row")
    (path /5E560C00)
    (fp_text reference J1 (at -1 -2.06) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "Pi 40pin out" (at -1 40.06) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -3 -1) (end -3 39) (layer F.Fab) (width 0.1))
    (fp_line (start -3 39) (end 1 39) (layer F.Fab) (width 0.1))
    (fp_line (start 1 39) (end 1 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1 -1) (end -3 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1.06 1) (end 1.06 39.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 39.06) (end -3.06 39.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 39.06) (end -3.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -1 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 -1.06) (end -1 1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 1) (end 1.06 1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 0) (end 1.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 -1.06) (end 0.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.5 -1.5) (end -3.5 39.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.5 39.5) (end 1.5 39.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 39.5) (end 1.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 -1.5) (end -3.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at -1 -2.06) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole rect (at 0 0) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 +3V3))
    (pad 2 thru_hole oval (at -2 0) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 3 thru_hole oval (at 0 2) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 GPIO2))
    (pad 4 thru_hole oval (at -2 2) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 5 thru_hole oval (at 0 4) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 GPIO3))
    (pad 6 thru_hole oval (at -2 4) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 7 thru_hole oval (at 0 6) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 GPIO4))
    (pad 8 thru_hole oval (at -2 6) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 GPIO14))
    (pad 9 thru_hole oval (at 0 8) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 10 thru_hole oval (at -2 8) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 GPIO15))
    (pad 11 thru_hole oval (at 0 10) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 GPIO17))
    (pad 12 thru_hole oval (at -2 10) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 GPIO18))
    (pad 13 thru_hole oval (at 0 12) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 GPIO27))
    (pad 14 thru_hole oval (at -2 12) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 15 thru_hole oval (at 0 14) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 GPIO22))
    (pad 16 thru_hole oval (at -2 14) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 GPIO23))
    (pad 17 thru_hole oval (at 0 16) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 +3V3))
    (pad 18 thru_hole oval (at -2 16) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 GPIO24))
    (pad 19 thru_hole oval (at 0 18) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 GPIO10))
    (pad 20 thru_hole oval (at -2 18) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 21 thru_hole oval (at 0 20) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 GPIO9))
    (pad 22 thru_hole oval (at -2 20) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 GPIO25))
    (pad 23 thru_hole oval (at 0 22) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 GPIO11))
    (pad 24 thru_hole oval (at -2 22) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 GPIO8))
    (pad 25 thru_hole oval (at 0 24) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 26 thru_hole oval (at -2 24) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 GPIO7))
    (pad 27 thru_hole oval (at 0 26) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 GPIO0))
    (pad 28 thru_hole oval (at -2 26) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 GPIO1))
    (pad 29 thru_hole oval (at 0 28) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 GPIO5))
    (pad 30 thru_hole oval (at -2 28) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 31 thru_hole oval (at 0 30) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 GPIO6))
    (pad 32 thru_hole oval (at -2 30) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 GPIO12))
    (pad 33 thru_hole oval (at 0 32) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 GPIO13))
    (pad 34 thru_hole oval (at -2 32) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 35 thru_hole oval (at 0 34) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 29 GPIO19))
    (pad 36 thru_hole oval (at -2 34) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 30 GPIO16))
    (pad 37 thru_hole oval (at 0 36) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 31 GPIO26))
    (pad 38 thru_hole oval (at -2 36) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 32 GPIO20))
    (pad 39 thru_hole oval (at 0 38) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 40 thru_hole oval (at -2 38) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 33 GPIO21))
    (model ${KISYS3DMOD}/Socket_Strips.3dshapes/Socket_Strip_Straight_2x20_Pitch2.00mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module PiMate300_right:USB_A_Double_Stack (layer F.Cu) (tedit 5E504A95) (tstamp 5E504F10)
    (at 174.879 106.7448 90)
    (path /5E695874)
    (fp_text reference J4 (at 0 -7.9 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DoubleStackUsb (at -0.05 -9.45 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.95 10.8) (end -8.45 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 10.8) (end 8.45 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start -6.95 10.8) (end -6.95 -6.5) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 10.8) (end -6.95 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 -6.5) (end 6.95 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start -6.95 -6.5) (end 6.95 -6.5) (layer F.CrtYd) (width 0.12))
    (pad 9 thru_hole circle (at 6.57 -5.68 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at 6.57 0 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at -6.57 0 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at -6.57 -5.68 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 8 thru_hole circle (at 3.5 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 7 thru_hole circle (at 1 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 42 USB3_DP))
    (pad 6 thru_hole circle (at -1 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 41 USB3_DN))
    (pad 5 thru_hole circle (at -3.5 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 4 thru_hole circle (at 3.5 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 3 thru_hole circle (at 1 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 40 USB2_DP))
    (pad 2 thru_hole circle (at -1 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 39 USB2_DN))
    (pad 1 thru_hole circle (at -3.5 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 5 +5V))
  )

  (module PiMate300_right:USB_A_Double_Stack (layer F.Cu) (tedit 5E504A95) (tstamp 5E504F4F)
    (at 174.879 124.7648 90)
    (path /5E694C7F)
    (fp_text reference J3 (at 0 -7.9 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value DoubleStackUsb (at -0.05 -9.45 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.95 10.8) (end -8.45 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 10.8) (end 8.45 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start -6.95 10.8) (end -6.95 -6.5) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 10.8) (end -6.95 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start 6.95 -6.5) (end 6.95 10.8) (layer F.CrtYd) (width 0.12))
    (fp_line (start -6.95 -6.5) (end 6.95 -6.5) (layer F.CrtYd) (width 0.12))
    (pad 9 thru_hole circle (at 6.57 -5.68 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at 6.57 0 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at -6.57 0 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole circle (at -6.57 -5.68 90) (size 3.5 3.5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 8 thru_hole circle (at 3.5 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 7 thru_hole circle (at 1 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 38 USB1_DP))
    (pad 6 thru_hole circle (at -1 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 37 USB1_DN))
    (pad 5 thru_hole circle (at -3.5 -2.62 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 4 thru_hole circle (at 3.5 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 3 thru_hole circle (at 1 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 36 USB0_DP))
    (pad 2 thru_hole circle (at -1 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 35 USB0_DN))
    (pad 1 thru_hole circle (at -3.5 -5.33 90) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 5 +5V))
  )

  (module Mounting_Holes:MountingHole_2.7mm_M2.5_DIN965_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 5E5033C5)
    (at 170.942 32.0548)
    (descr "Mounting Hole 2.7mm, M2.5, DIN965")
    (tags "mounting hole 2.7mm m2.5 din965")
    (path /5E66D5EE)
    (attr virtual)
    (fp_text reference H2 (at 0 -3.35) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.35) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0.3 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.35 0) (layer Cmts.User) (width 0.15))
    (fp_circle (center 0 0) (end 2.6 0) (layer F.CrtYd) (width 0.05))
    (pad 1 thru_hole circle (at 0 0) (size 4.7 4.7) (drill 2.7) (layers *.Cu *.Mask)
      (net 2 GND))
  )

  (module Mounting_Holes:MountingHole_2.7mm_M2.5_DIN965_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 5E5033C2)
    (at 159.131 53.467)
    (descr "Mounting Hole 2.7mm, M2.5, DIN965")
    (tags "mounting hole 2.7mm m2.5 din965")
    (path /5E66D982)
    (attr virtual)
    (fp_text reference H1 (at 0 -3.35) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.35) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0.3 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.35 0) (layer Cmts.User) (width 0.15))
    (fp_circle (center 0 0) (end 2.6 0) (layer F.CrtYd) (width 0.05))
    (pad 1 thru_hole circle (at 0 0) (size 4.7 4.7) (drill 2.7) (layers *.Cu *.Mask)
      (net 2 GND))
  )

  (module Socket_Strips:Socket_Strip_Straight_2x25_Pitch2.00mm locked (layer F.Cu) (tedit 58CD5451) (tstamp 5E502D21)
    (at 110.3782 132.9182 90)
    (descr "Through hole straight socket strip, 2x25, 2.00mm pitch, double rows")
    (tags "Through hole socket strip THT 2x25 2.00mm double row")
    (path /5E52EF81)
    (fp_text reference J2 (at -1 -2.06 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Bridge_Con (at -1 50.06 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -3 -1) (end -3 49) (layer F.Fab) (width 0.1))
    (fp_line (start -3 49) (end 1 49) (layer F.Fab) (width 0.1))
    (fp_line (start 1 49) (end 1 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1 -1) (end -3 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1.06 1) (end 1.06 49.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 49.06) (end -3.06 49.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 49.06) (end -3.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -1 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 -1.06) (end -1 1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 1) (end 1.06 1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 0) (end 1.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 -1.06) (end 0.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.5 -1.5) (end -3.5 49.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.5 49.5) (end 1.5 49.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 49.5) (end 1.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 -1.5) (end -3.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at -1 -2.06 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole rect (at 0 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 2 thru_hole oval (at -2 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 +3V3))
    (pad 3 thru_hole oval (at 0 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 4 thru_hole oval (at -2 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 +3V3))
    (pad 5 thru_hole oval (at 0 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 6 thru_hole oval (at -2 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 7 thru_hole oval (at 0 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 8 thru_hole oval (at -2 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 9 thru_hole oval (at 0 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 +5V))
    (pad 10 thru_hole oval (at -2 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 11 thru_hole oval (at 0 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 GPIO2))
    (pad 12 thru_hole oval (at -2 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 GPIO14))
    (pad 13 thru_hole oval (at 0 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 GPIO3))
    (pad 14 thru_hole oval (at -2 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 GPIO15))
    (pad 15 thru_hole oval (at 0 14 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 GPIO4))
    (pad 16 thru_hole oval (at -2 14 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 GPIO18))
    (pad 17 thru_hole oval (at 0 16 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 GPIO17))
    (pad 18 thru_hole oval (at -2 16 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 GPIO23))
    (pad 19 thru_hole oval (at 0 18 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 GPIO27))
    (pad 20 thru_hole oval (at -2 18 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 GPIO24))
    (pad 21 thru_hole oval (at 0 20 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 GPIO22))
    (pad 22 thru_hole oval (at -2 20 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 GPIO25))
    (pad 23 thru_hole oval (at 0 22 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 GPIO10))
    (pad 24 thru_hole oval (at -2 22 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 GPIO8))
    (pad 25 thru_hole oval (at 0 24 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 GPIO9))
    (pad 26 thru_hole oval (at -2 24 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 GPIO7))
    (pad 27 thru_hole oval (at 0 26 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 GPIO11))
    (pad 28 thru_hole oval (at -2 26 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 GPIO1))
    (pad 29 thru_hole oval (at 0 28 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 GPIO0))
    (pad 30 thru_hole oval (at -2 28 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 GPIO12))
    (pad 31 thru_hole oval (at 0 30 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 GPIO5))
    (pad 32 thru_hole oval (at -2 30 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 30 GPIO16))
    (pad 33 thru_hole oval (at 0 32 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 GPIO6))
    (pad 34 thru_hole oval (at -2 32 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 32 GPIO20))
    (pad 35 thru_hole oval (at 0 34 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 GPIO13))
    (pad 36 thru_hole oval (at -2 34 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 33 GPIO21))
    (pad 37 thru_hole oval (at 0 36 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 29 GPIO19))
    (pad 38 thru_hole oval (at -2 36 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 LED_PWR))
    (pad 39 thru_hole oval (at 0 38 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 31 GPIO26))
    (pad 40 thru_hole oval (at -2 38 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 3 LED_CHRG))
    (pad 41 thru_hole oval (at 0 40 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 34 GNDD))
    (pad 42 thru_hole oval (at -2 40 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 34 GNDD))
    (pad 43 thru_hole oval (at 0 42 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 35 USB0_DN))
    (pad 44 thru_hole oval (at -2 42 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 36 USB0_DP))
    (pad 45 thru_hole oval (at 0 44 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 37 USB1_DN))
    (pad 46 thru_hole oval (at -2 44 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 38 USB1_DP))
    (pad 47 thru_hole oval (at 0 46 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 39 USB2_DN))
    (pad 48 thru_hole oval (at -2 46 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 40 USB2_DP))
    (pad 49 thru_hole oval (at 0 48 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 41 USB3_DN))
    (pad 50 thru_hole oval (at -2 48 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 42 USB3_DP))
    (model ${KISYS3DMOD}/Socket_Strips.3dshapes/Socket_Strip_Straight_2x25_Pitch2.00mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module LEDs:LED_D3.0mm-3 (layer F.Cu) (tedit 587A3A7B) (tstamp 5E502B14)
    (at 154.3304 26.9494)
    (descr "LED, diameter 3.0mm, 2 pins, diameter 3.0mm, 3 pins, http://www.kingbright.com/attachments/file/psearch/000/00/00/L-3VSURKCGKC(Ver.8A).pdf")
    (tags "LED diameter 3.0mm 2 pins diameter 3.0mm 3 pins")
    (path /5E649E51)
    (fp_text reference D1 (at 2.54 -2.96) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LED_Dual_ACA (at 2.54 2.96) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 2.54 0) (end 1.04 -1.16619) (angle 284.3) (layer F.Fab) (width 0.1))
    (fp_arc (start 2.54 0) (end 0.98 -1.235516) (angle 108.8) (layer F.SilkS) (width 0.12))
    (fp_arc (start 2.54 0) (end 0.98 1.235516) (angle -108.8) (layer F.SilkS) (width 0.12))
    (fp_arc (start 2.54 0) (end 1.499039 -1.08) (angle 87.9) (layer F.SilkS) (width 0.12))
    (fp_arc (start 2.54 0) (end 1.499039 1.08) (angle -87.9) (layer F.SilkS) (width 0.12))
    (fp_circle (center 2.54 0) (end 4.04 0) (layer F.Fab) (width 0.1))
    (fp_line (start 1.04 -1.16619) (end 1.04 1.16619) (layer F.Fab) (width 0.1))
    (fp_line (start 0.98 -1.236) (end 0.98 -1.08) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.98 1.08) (end 0.98 1.236) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.15 -2.25) (end -1.15 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 2.25) (end 6.25 2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6.25 2.25) (end 6.25 -2.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 6.25 -2.25) (end -1.15 -2.25) (layer F.CrtYd) (width 0.05))
    (pad 1 thru_hole rect (at 0 0) (size 1.8 1.8) (drill 0.9) (layers *.Cu *.Mask)
      (net 1 LED_PWR))
    (pad 2 thru_hole circle (at 2.54 0) (size 1.8 1.8) (drill 0.9) (layers *.Cu *.Mask)
      (net 2 GND))
    (pad 3 thru_hole circle (at 5.08 0) (size 1.8 1.8) (drill 0.9) (layers *.Cu *.Mask)
      (net 3 LED_CHRG))
    (model ${KISYS3DMOD}/LEDs.3dshapes/LED_D3.0mm-3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.393701 0.393701 0.393701))
      (rotate (xyz 0 0 0))
    )
  )

  (gr_text "Bottom edge of PCB Right is 44.575mm from bottom edge of existing board (1.755 inches)\n\nPCMCIA opening is 31.75 mm (1.25\") from bottom of board, so bottom edge of this board is already 12.7mm (.5\") into opening.\n" (at 145.3642 142.0368) (layer Cmts.User)
    (effects (font (size 1.5 1.5) (thickness 0.3)))
  )
  (gr_line (start 108.7628 123.952) (end 152.4508 80.3148) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 152.4508 80.3148) (end 152.4508 25.0952) (layer Edge.Cuts) (width 0.1) (tstamp 5E502A7E))
  (gr_line (start 108.7758 136.652) (end 108.7758 123.9012) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 177.8508 136.6266) (end 108.7758 136.652) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 177.8508 25.0952) (end 177.8508 136.6012) (layer Edge.Cuts) (width 0.1) (tstamp 5E504F7A))
  (gr_line (start 152.4508 25.0952) (end 177.8508 25.0952) (layer Edge.Cuts) (width 0.1))

)
