
Front_End.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007154  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025a8  080072dc  080072dc  000082dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009884  08009884  0000b270  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009884  08009884  0000a884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800988c  0800988c  0000b270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800988c  0800988c  0000a88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009890  08009890  0000a890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08009894  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b270  2**0
                  CONTENTS
 10 .bss          000004fc  20000270  20000270  0000b270  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000076c  2000076c  0000b270  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b270  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c07  00000000  00000000  0000b2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d4e  00000000  00000000  0001bea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  0001ebf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b4e  00000000  00000000  0001fb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000247d9  00000000  00000000  0002064e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016ea8  00000000  00000000  00044e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d835e  00000000  00000000  0005bccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013402d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f4c  00000000  00000000  00134070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00137fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000270 	.word	0x20000270
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080072c4 	.word	0x080072c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000274 	.word	0x20000274
 80001c4:	080072c4 	.word	0x080072c4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_d2f>:
 8000650:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000654:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000658:	bf24      	itt	cs
 800065a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800065e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000662:	d90d      	bls.n	8000680 <__aeabi_d2f+0x30>
 8000664:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000668:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800066c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000670:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000674:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000678:	bf08      	it	eq
 800067a:	f020 0001 	biceq.w	r0, r0, #1
 800067e:	4770      	bx	lr
 8000680:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000684:	d121      	bne.n	80006ca <__aeabi_d2f+0x7a>
 8000686:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800068a:	bfbc      	itt	lt
 800068c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000690:	4770      	bxlt	lr
 8000692:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000696:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800069a:	f1c2 0218 	rsb	r2, r2, #24
 800069e:	f1c2 0c20 	rsb	ip, r2, #32
 80006a2:	fa10 f30c 	lsls.w	r3, r0, ip
 80006a6:	fa20 f002 	lsr.w	r0, r0, r2
 80006aa:	bf18      	it	ne
 80006ac:	f040 0001 	orrne.w	r0, r0, #1
 80006b0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006b4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006b8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006bc:	ea40 000c 	orr.w	r0, r0, ip
 80006c0:	fa23 f302 	lsr.w	r3, r3, r2
 80006c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006c8:	e7cc      	b.n	8000664 <__aeabi_d2f+0x14>
 80006ca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006ce:	d107      	bne.n	80006e0 <__aeabi_d2f+0x90>
 80006d0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006d4:	bf1e      	ittt	ne
 80006d6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006da:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006de:	4770      	bxne	lr
 80006e0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006e4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop

080006f0 <__aeabi_uldivmod>:
 80006f0:	b953      	cbnz	r3, 8000708 <__aeabi_uldivmod+0x18>
 80006f2:	b94a      	cbnz	r2, 8000708 <__aeabi_uldivmod+0x18>
 80006f4:	2900      	cmp	r1, #0
 80006f6:	bf08      	it	eq
 80006f8:	2800      	cmpeq	r0, #0
 80006fa:	bf1c      	itt	ne
 80006fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000700:	f04f 30ff 	movne.w	r0, #4294967295
 8000704:	f000 b988 	b.w	8000a18 <__aeabi_idiv0>
 8000708:	f1ad 0c08 	sub.w	ip, sp, #8
 800070c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000710:	f000 f806 	bl	8000720 <__udivmoddi4>
 8000714:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071c:	b004      	add	sp, #16
 800071e:	4770      	bx	lr

08000720 <__udivmoddi4>:
 8000720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000724:	9d08      	ldr	r5, [sp, #32]
 8000726:	468e      	mov	lr, r1
 8000728:	4604      	mov	r4, r0
 800072a:	4688      	mov	r8, r1
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14a      	bne.n	80007c6 <__udivmoddi4+0xa6>
 8000730:	428a      	cmp	r2, r1
 8000732:	4617      	mov	r7, r2
 8000734:	d962      	bls.n	80007fc <__udivmoddi4+0xdc>
 8000736:	fab2 f682 	clz	r6, r2
 800073a:	b14e      	cbz	r6, 8000750 <__udivmoddi4+0x30>
 800073c:	f1c6 0320 	rsb	r3, r6, #32
 8000740:	fa01 f806 	lsl.w	r8, r1, r6
 8000744:	fa20 f303 	lsr.w	r3, r0, r3
 8000748:	40b7      	lsls	r7, r6
 800074a:	ea43 0808 	orr.w	r8, r3, r8
 800074e:	40b4      	lsls	r4, r6
 8000750:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000754:	fa1f fc87 	uxth.w	ip, r7
 8000758:	fbb8 f1fe 	udiv	r1, r8, lr
 800075c:	0c23      	lsrs	r3, r4, #16
 800075e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000762:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000766:	fb01 f20c 	mul.w	r2, r1, ip
 800076a:	429a      	cmp	r2, r3
 800076c:	d909      	bls.n	8000782 <__udivmoddi4+0x62>
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	f101 30ff 	add.w	r0, r1, #4294967295
 8000774:	f080 80ea 	bcs.w	800094c <__udivmoddi4+0x22c>
 8000778:	429a      	cmp	r2, r3
 800077a:	f240 80e7 	bls.w	800094c <__udivmoddi4+0x22c>
 800077e:	3902      	subs	r1, #2
 8000780:	443b      	add	r3, r7
 8000782:	1a9a      	subs	r2, r3, r2
 8000784:	b2a3      	uxth	r3, r4
 8000786:	fbb2 f0fe 	udiv	r0, r2, lr
 800078a:	fb0e 2210 	mls	r2, lr, r0, r2
 800078e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000792:	fb00 fc0c 	mul.w	ip, r0, ip
 8000796:	459c      	cmp	ip, r3
 8000798:	d909      	bls.n	80007ae <__udivmoddi4+0x8e>
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	f100 32ff 	add.w	r2, r0, #4294967295
 80007a0:	f080 80d6 	bcs.w	8000950 <__udivmoddi4+0x230>
 80007a4:	459c      	cmp	ip, r3
 80007a6:	f240 80d3 	bls.w	8000950 <__udivmoddi4+0x230>
 80007aa:	443b      	add	r3, r7
 80007ac:	3802      	subs	r0, #2
 80007ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007b2:	eba3 030c 	sub.w	r3, r3, ip
 80007b6:	2100      	movs	r1, #0
 80007b8:	b11d      	cbz	r5, 80007c2 <__udivmoddi4+0xa2>
 80007ba:	40f3      	lsrs	r3, r6
 80007bc:	2200      	movs	r2, #0
 80007be:	e9c5 3200 	strd	r3, r2, [r5]
 80007c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c6:	428b      	cmp	r3, r1
 80007c8:	d905      	bls.n	80007d6 <__udivmoddi4+0xb6>
 80007ca:	b10d      	cbz	r5, 80007d0 <__udivmoddi4+0xb0>
 80007cc:	e9c5 0100 	strd	r0, r1, [r5]
 80007d0:	2100      	movs	r1, #0
 80007d2:	4608      	mov	r0, r1
 80007d4:	e7f5      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007d6:	fab3 f183 	clz	r1, r3
 80007da:	2900      	cmp	r1, #0
 80007dc:	d146      	bne.n	800086c <__udivmoddi4+0x14c>
 80007de:	4573      	cmp	r3, lr
 80007e0:	d302      	bcc.n	80007e8 <__udivmoddi4+0xc8>
 80007e2:	4282      	cmp	r2, r0
 80007e4:	f200 8105 	bhi.w	80009f2 <__udivmoddi4+0x2d2>
 80007e8:	1a84      	subs	r4, r0, r2
 80007ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80007ee:	2001      	movs	r0, #1
 80007f0:	4690      	mov	r8, r2
 80007f2:	2d00      	cmp	r5, #0
 80007f4:	d0e5      	beq.n	80007c2 <__udivmoddi4+0xa2>
 80007f6:	e9c5 4800 	strd	r4, r8, [r5]
 80007fa:	e7e2      	b.n	80007c2 <__udivmoddi4+0xa2>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	f000 8090 	beq.w	8000922 <__udivmoddi4+0x202>
 8000802:	fab2 f682 	clz	r6, r2
 8000806:	2e00      	cmp	r6, #0
 8000808:	f040 80a4 	bne.w	8000954 <__udivmoddi4+0x234>
 800080c:	1a8a      	subs	r2, r1, r2
 800080e:	0c03      	lsrs	r3, r0, #16
 8000810:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000814:	b280      	uxth	r0, r0
 8000816:	b2bc      	uxth	r4, r7
 8000818:	2101      	movs	r1, #1
 800081a:	fbb2 fcfe 	udiv	ip, r2, lr
 800081e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000826:	fb04 f20c 	mul.w	r2, r4, ip
 800082a:	429a      	cmp	r2, r3
 800082c:	d907      	bls.n	800083e <__udivmoddi4+0x11e>
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000834:	d202      	bcs.n	800083c <__udivmoddi4+0x11c>
 8000836:	429a      	cmp	r2, r3
 8000838:	f200 80e0 	bhi.w	80009fc <__udivmoddi4+0x2dc>
 800083c:	46c4      	mov	ip, r8
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	fbb3 f2fe 	udiv	r2, r3, lr
 8000844:	fb0e 3312 	mls	r3, lr, r2, r3
 8000848:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800084c:	fb02 f404 	mul.w	r4, r2, r4
 8000850:	429c      	cmp	r4, r3
 8000852:	d907      	bls.n	8000864 <__udivmoddi4+0x144>
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	f102 30ff 	add.w	r0, r2, #4294967295
 800085a:	d202      	bcs.n	8000862 <__udivmoddi4+0x142>
 800085c:	429c      	cmp	r4, r3
 800085e:	f200 80ca 	bhi.w	80009f6 <__udivmoddi4+0x2d6>
 8000862:	4602      	mov	r2, r0
 8000864:	1b1b      	subs	r3, r3, r4
 8000866:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800086a:	e7a5      	b.n	80007b8 <__udivmoddi4+0x98>
 800086c:	f1c1 0620 	rsb	r6, r1, #32
 8000870:	408b      	lsls	r3, r1
 8000872:	fa22 f706 	lsr.w	r7, r2, r6
 8000876:	431f      	orrs	r7, r3
 8000878:	fa0e f401 	lsl.w	r4, lr, r1
 800087c:	fa20 f306 	lsr.w	r3, r0, r6
 8000880:	fa2e fe06 	lsr.w	lr, lr, r6
 8000884:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000888:	4323      	orrs	r3, r4
 800088a:	fa00 f801 	lsl.w	r8, r0, r1
 800088e:	fa1f fc87 	uxth.w	ip, r7
 8000892:	fbbe f0f9 	udiv	r0, lr, r9
 8000896:	0c1c      	lsrs	r4, r3, #16
 8000898:	fb09 ee10 	mls	lr, r9, r0, lr
 800089c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80008a4:	45a6      	cmp	lr, r4
 80008a6:	fa02 f201 	lsl.w	r2, r2, r1
 80008aa:	d909      	bls.n	80008c0 <__udivmoddi4+0x1a0>
 80008ac:	193c      	adds	r4, r7, r4
 80008ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80008b2:	f080 809c 	bcs.w	80009ee <__udivmoddi4+0x2ce>
 80008b6:	45a6      	cmp	lr, r4
 80008b8:	f240 8099 	bls.w	80009ee <__udivmoddi4+0x2ce>
 80008bc:	3802      	subs	r0, #2
 80008be:	443c      	add	r4, r7
 80008c0:	eba4 040e 	sub.w	r4, r4, lr
 80008c4:	fa1f fe83 	uxth.w	lr, r3
 80008c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80008cc:	fb09 4413 	mls	r4, r9, r3, r4
 80008d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80008d8:	45a4      	cmp	ip, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x1ce>
 80008dc:	193c      	adds	r4, r7, r4
 80008de:	f103 3eff 	add.w	lr, r3, #4294967295
 80008e2:	f080 8082 	bcs.w	80009ea <__udivmoddi4+0x2ca>
 80008e6:	45a4      	cmp	ip, r4
 80008e8:	d97f      	bls.n	80009ea <__udivmoddi4+0x2ca>
 80008ea:	3b02      	subs	r3, #2
 80008ec:	443c      	add	r4, r7
 80008ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008f2:	eba4 040c 	sub.w	r4, r4, ip
 80008f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80008fa:	4564      	cmp	r4, ip
 80008fc:	4673      	mov	r3, lr
 80008fe:	46e1      	mov	r9, ip
 8000900:	d362      	bcc.n	80009c8 <__udivmoddi4+0x2a8>
 8000902:	d05f      	beq.n	80009c4 <__udivmoddi4+0x2a4>
 8000904:	b15d      	cbz	r5, 800091e <__udivmoddi4+0x1fe>
 8000906:	ebb8 0203 	subs.w	r2, r8, r3
 800090a:	eb64 0409 	sbc.w	r4, r4, r9
 800090e:	fa04 f606 	lsl.w	r6, r4, r6
 8000912:	fa22 f301 	lsr.w	r3, r2, r1
 8000916:	431e      	orrs	r6, r3
 8000918:	40cc      	lsrs	r4, r1
 800091a:	e9c5 6400 	strd	r6, r4, [r5]
 800091e:	2100      	movs	r1, #0
 8000920:	e74f      	b.n	80007c2 <__udivmoddi4+0xa2>
 8000922:	fbb1 fcf2 	udiv	ip, r1, r2
 8000926:	0c01      	lsrs	r1, r0, #16
 8000928:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800092c:	b280      	uxth	r0, r0
 800092e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000932:	463b      	mov	r3, r7
 8000934:	4638      	mov	r0, r7
 8000936:	463c      	mov	r4, r7
 8000938:	46b8      	mov	r8, r7
 800093a:	46be      	mov	lr, r7
 800093c:	2620      	movs	r6, #32
 800093e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000942:	eba2 0208 	sub.w	r2, r2, r8
 8000946:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800094a:	e766      	b.n	800081a <__udivmoddi4+0xfa>
 800094c:	4601      	mov	r1, r0
 800094e:	e718      	b.n	8000782 <__udivmoddi4+0x62>
 8000950:	4610      	mov	r0, r2
 8000952:	e72c      	b.n	80007ae <__udivmoddi4+0x8e>
 8000954:	f1c6 0220 	rsb	r2, r6, #32
 8000958:	fa2e f302 	lsr.w	r3, lr, r2
 800095c:	40b7      	lsls	r7, r6
 800095e:	40b1      	lsls	r1, r6
 8000960:	fa20 f202 	lsr.w	r2, r0, r2
 8000964:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000968:	430a      	orrs	r2, r1
 800096a:	fbb3 f8fe 	udiv	r8, r3, lr
 800096e:	b2bc      	uxth	r4, r7
 8000970:	fb0e 3318 	mls	r3, lr, r8, r3
 8000974:	0c11      	lsrs	r1, r2, #16
 8000976:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800097a:	fb08 f904 	mul.w	r9, r8, r4
 800097e:	40b0      	lsls	r0, r6
 8000980:	4589      	cmp	r9, r1
 8000982:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000986:	b280      	uxth	r0, r0
 8000988:	d93e      	bls.n	8000a08 <__udivmoddi4+0x2e8>
 800098a:	1879      	adds	r1, r7, r1
 800098c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000990:	d201      	bcs.n	8000996 <__udivmoddi4+0x276>
 8000992:	4589      	cmp	r9, r1
 8000994:	d81f      	bhi.n	80009d6 <__udivmoddi4+0x2b6>
 8000996:	eba1 0109 	sub.w	r1, r1, r9
 800099a:	fbb1 f9fe 	udiv	r9, r1, lr
 800099e:	fb09 f804 	mul.w	r8, r9, r4
 80009a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80009a6:	b292      	uxth	r2, r2
 80009a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009ac:	4542      	cmp	r2, r8
 80009ae:	d229      	bcs.n	8000a04 <__udivmoddi4+0x2e4>
 80009b0:	18ba      	adds	r2, r7, r2
 80009b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80009b6:	d2c4      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009b8:	4542      	cmp	r2, r8
 80009ba:	d2c2      	bcs.n	8000942 <__udivmoddi4+0x222>
 80009bc:	f1a9 0102 	sub.w	r1, r9, #2
 80009c0:	443a      	add	r2, r7
 80009c2:	e7be      	b.n	8000942 <__udivmoddi4+0x222>
 80009c4:	45f0      	cmp	r8, lr
 80009c6:	d29d      	bcs.n	8000904 <__udivmoddi4+0x1e4>
 80009c8:	ebbe 0302 	subs.w	r3, lr, r2
 80009cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009d0:	3801      	subs	r0, #1
 80009d2:	46e1      	mov	r9, ip
 80009d4:	e796      	b.n	8000904 <__udivmoddi4+0x1e4>
 80009d6:	eba7 0909 	sub.w	r9, r7, r9
 80009da:	4449      	add	r1, r9
 80009dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80009e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80009e4:	fb09 f804 	mul.w	r8, r9, r4
 80009e8:	e7db      	b.n	80009a2 <__udivmoddi4+0x282>
 80009ea:	4673      	mov	r3, lr
 80009ec:	e77f      	b.n	80008ee <__udivmoddi4+0x1ce>
 80009ee:	4650      	mov	r0, sl
 80009f0:	e766      	b.n	80008c0 <__udivmoddi4+0x1a0>
 80009f2:	4608      	mov	r0, r1
 80009f4:	e6fd      	b.n	80007f2 <__udivmoddi4+0xd2>
 80009f6:	443b      	add	r3, r7
 80009f8:	3a02      	subs	r2, #2
 80009fa:	e733      	b.n	8000864 <__udivmoddi4+0x144>
 80009fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a00:	443b      	add	r3, r7
 8000a02:	e71c      	b.n	800083e <__udivmoddi4+0x11e>
 8000a04:	4649      	mov	r1, r9
 8000a06:	e79c      	b.n	8000942 <__udivmoddi4+0x222>
 8000a08:	eba1 0109 	sub.w	r1, r1, r9
 8000a0c:	46c4      	mov	ip, r8
 8000a0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a12:	fb09 f804 	mul.w	r8, r9, r4
 8000a16:	e7c4      	b.n	80009a2 <__udivmoddi4+0x282>

08000a18 <__aeabi_idiv0>:
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <abc_to_dq>:
#include "math.h"
#include "variables.h"

void abc_to_dq(void){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

	// Clarke Transformation
	grid.V_alpha = (2.0f/3.0f)*(grid.Ia - 0.5f * grid.Ib - 0.5f * grid.Ic);
 8000a20:	4b3a      	ldr	r3, [pc, #232]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a22:	ed93 7a00 	vldr	s14, [r3]
 8000a26:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a28:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a2c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a38:	4b34      	ldr	r3, [pc, #208]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a3e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000a42:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a4a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000b10 <abc_to_dq+0xf4>
 8000a4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a52:	4b2e      	ldr	r3, [pc, #184]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a54:	edc3 7a06 	vstr	s15, [r3, #24]
	grid.V_beta =  (2.0f/3.0f)*((sqrtf(3.0f)/2.0f)*(grid.Ib - grid.Ic));
 8000a58:	4b2c      	ldr	r3, [pc, #176]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a5a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a60:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a68:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000b14 <abc_to_dq+0xf8>
 8000a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a70:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000b10 <abc_to_dq+0xf4>
 8000a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a78:	4b24      	ldr	r3, [pc, #144]	@ (8000b0c <abc_to_dq+0xf0>)
 8000a7a:	edc3 7a07 	vstr	s15, [r3, #28]

	// Park Transformation
	pll.cos_theta = cosf(pll.Theta);
 8000a7e:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a80:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a84:	eeb0 0a67 	vmov.f32	s0, s15
 8000a88:	f005 fea4 	bl	80067d4 <cosf>
 8000a8c:	eef0 7a40 	vmov.f32	s15, s0
 8000a90:	4b21      	ldr	r3, [pc, #132]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a92:	edc3 7a08 	vstr	s15, [r3, #32]
	pll.sin_theta = sinf(pll.Theta);
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <abc_to_dq+0xfc>)
 8000a98:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa0:	f005 fedc 	bl	800685c <sinf>
 8000aa4:	eef0 7a40 	vmov.f32	s15, s0
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <abc_to_dq+0xfc>)
 8000aaa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	grid.Id = grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ab0:	ed93 7a06 	vldr	s14, [r3, #24]
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ab6:	edd3 7a08 	vldr	s15, [r3, #32]
 8000aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ac0:	edd3 6a07 	vldr	s13, [r3, #28]
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ac6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ad4:	edc3 7a08 	vstr	s15, [r3, #32]
	grid.Iq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <abc_to_dq+0xf0>)
 8000ada:	edd3 7a06 	vldr	s15, [r3, #24]
 8000ade:	eeb1 7a67 	vneg.f32	s14, s15
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b18 <abc_to_dq+0xfc>)
 8000ae4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <abc_to_dq+0xf0>)
 8000aee:	edd3 6a07 	vldr	s13, [r3, #28]
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <abc_to_dq+0xfc>)
 8000af4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b00:	4b02      	ldr	r3, [pc, #8]	@ (8000b0c <abc_to_dq+0xf0>)
 8000b02:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	2000006c 	.word	0x2000006c
 8000b10:	3f2aaaab 	.word	0x3f2aaaab
 8000b14:	3f5db3d7 	.word	0x3f5db3d7
 8000b18:	20000004 	.word	0x20000004

08000b1c <adcReadings>:
//	float idc_offset = 2047.5;
//
//	float multiplication_factor = 0.4835164835;


void adcReadings(void){
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

	// OffSet and Multiplication factor
	adc_read.offSet              = 2047.5f;
 8000b20:	4bae      	ldr	r3, [pc, #696]	@ (8000ddc <adcReadings+0x2c0>)
 8000b22:	4aaf      	ldr	r2, [pc, #700]	@ (8000de0 <adcReadings+0x2c4>)
 8000b24:	601a      	str	r2, [r3, #0]
	adc_read.voltage_gain_factor = 0.4835164835f;
 8000b26:	4bad      	ldr	r3, [pc, #692]	@ (8000ddc <adcReadings+0x2c0>)
 8000b28:	4aae      	ldr	r2, [pc, #696]	@ (8000de4 <adcReadings+0x2c8>)
 8000b2a:	605a      	str	r2, [r3, #4]
	adc_read.current_gain_factor = 0.4835164835f;
 8000b2c:	4bab      	ldr	r3, [pc, #684]	@ (8000ddc <adcReadings+0x2c0>)
 8000b2e:	4aad      	ldr	r2, [pc, #692]	@ (8000de4 <adcReadings+0x2c8>)
 8000b30:	609a      	str	r2, [r3, #8]
	adc_read.Vdc_gain_factor     = 0.4835164835f;
 8000b32:	4baa      	ldr	r3, [pc, #680]	@ (8000ddc <adcReadings+0x2c0>)
 8000b34:	4aab      	ldr	r2, [pc, #684]	@ (8000de4 <adcReadings+0x2c8>)
 8000b36:	60da      	str	r2, [r3, #12]
	adc_read.Idc_gain_factor     = 0.4835164835f;
 8000b38:	4ba8      	ldr	r3, [pc, #672]	@ (8000ddc <adcReadings+0x2c0>)
 8000b3a:	4aaa      	ldr	r2, [pc, #680]	@ (8000de4 <adcReadings+0x2c8>)
 8000b3c:	611a      	str	r2, [r3, #16]

	// raw adc values
	adc_read.Vab_in = adc_buffer[0];
 8000b3e:	4baa      	ldr	r3, [pc, #680]	@ (8000de8 <adcReadings+0x2cc>)
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	4ba5      	ldr	r3, [pc, #660]	@ (8000ddc <adcReadings+0x2c0>)
 8000b48:	615a      	str	r2, [r3, #20]
	adc_read.Vbc_in = adc_buffer[1];
 8000b4a:	4ba7      	ldr	r3, [pc, #668]	@ (8000de8 <adcReadings+0x2cc>)
 8000b4c:	885b      	ldrh	r3, [r3, #2]
 8000b4e:	b29b      	uxth	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	4ba2      	ldr	r3, [pc, #648]	@ (8000ddc <adcReadings+0x2c0>)
 8000b54:	619a      	str	r2, [r3, #24]
	adc_read.Vca_in = adc_buffer[2];
 8000b56:	4ba4      	ldr	r3, [pc, #656]	@ (8000de8 <adcReadings+0x2cc>)
 8000b58:	889b      	ldrh	r3, [r3, #4]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b9f      	ldr	r3, [pc, #636]	@ (8000ddc <adcReadings+0x2c0>)
 8000b60:	61da      	str	r2, [r3, #28]
	adc_read.ia_in  = adc_buffer[3];
 8000b62:	4ba1      	ldr	r3, [pc, #644]	@ (8000de8 <adcReadings+0x2cc>)
 8000b64:	88db      	ldrh	r3, [r3, #6]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b9c      	ldr	r3, [pc, #624]	@ (8000ddc <adcReadings+0x2c0>)
 8000b6c:	621a      	str	r2, [r3, #32]
	adc_read.ib_in  = adc_buffer[4];
 8000b6e:	4b9e      	ldr	r3, [pc, #632]	@ (8000de8 <adcReadings+0x2cc>)
 8000b70:	891b      	ldrh	r3, [r3, #8]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b99      	ldr	r3, [pc, #612]	@ (8000ddc <adcReadings+0x2c0>)
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
	adc_read.ic_in  = adc_buffer[5];
 8000b7a:	4b9b      	ldr	r3, [pc, #620]	@ (8000de8 <adcReadings+0x2cc>)
 8000b7c:	895b      	ldrh	r3, [r3, #10]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b96      	ldr	r3, [pc, #600]	@ (8000ddc <adcReadings+0x2c0>)
 8000b84:	629a      	str	r2, [r3, #40]	@ 0x28
	adc_read.Vdc_in = adc_buffer[6];
 8000b86:	4b98      	ldr	r3, [pc, #608]	@ (8000de8 <adcReadings+0x2cc>)
 8000b88:	899b      	ldrh	r3, [r3, #12]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	ee07 3a90 	vmov	s15, r3
 8000b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b94:	4b91      	ldr	r3, [pc, #580]	@ (8000ddc <adcReadings+0x2c0>)
 8000b96:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	adc_read.idc_in = adc_buffer[7];
 8000b9a:	4b93      	ldr	r3, [pc, #588]	@ (8000de8 <adcReadings+0x2cc>)
 8000b9c:	89db      	ldrh	r3, [r3, #14]
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	ee07 3a90 	vmov	s15, r3
 8000ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ba8:	4b8c      	ldr	r3, [pc, #560]	@ (8000ddc <adcReadings+0x2c0>)
 8000baa:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	// adc - offset
	adc_read.Vab_corrected = (float)adc_read.Vab_in - adc_read.offSet;
 8000bae:	4b8b      	ldr	r3, [pc, #556]	@ (8000ddc <adcReadings+0x2c0>)
 8000bb0:	695b      	ldr	r3, [r3, #20]
 8000bb2:	ee07 3a90 	vmov	s15, r3
 8000bb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bba:	4b88      	ldr	r3, [pc, #544]	@ (8000ddc <adcReadings+0x2c0>)
 8000bbc:	edd3 7a00 	vldr	s15, [r3]
 8000bc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bc4:	4b85      	ldr	r3, [pc, #532]	@ (8000ddc <adcReadings+0x2c0>)
 8000bc6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	adc_read.Vbc_corrected = (float)adc_read.Vbc_in - adc_read.offSet;
 8000bca:	4b84      	ldr	r3, [pc, #528]	@ (8000ddc <adcReadings+0x2c0>)
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	ee07 3a90 	vmov	s15, r3
 8000bd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bd6:	4b81      	ldr	r3, [pc, #516]	@ (8000ddc <adcReadings+0x2c0>)
 8000bd8:	edd3 7a00 	vldr	s15, [r3]
 8000bdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000be0:	4b7e      	ldr	r3, [pc, #504]	@ (8000ddc <adcReadings+0x2c0>)
 8000be2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	adc_read.Vca_corrected = (float)adc_read.Vca_in - adc_read.offSet;
 8000be6:	4b7d      	ldr	r3, [pc, #500]	@ (8000ddc <adcReadings+0x2c0>)
 8000be8:	69db      	ldr	r3, [r3, #28]
 8000bea:	ee07 3a90 	vmov	s15, r3
 8000bee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bf2:	4b7a      	ldr	r3, [pc, #488]	@ (8000ddc <adcReadings+0x2c0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bfc:	4b77      	ldr	r3, [pc, #476]	@ (8000ddc <adcReadings+0x2c0>)
 8000bfe:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	adc_read.ia_corrected  = (float)adc_read.ia_in  - adc_read.offSet;
 8000c02:	4b76      	ldr	r3, [pc, #472]	@ (8000ddc <adcReadings+0x2c0>)
 8000c04:	6a1b      	ldr	r3, [r3, #32]
 8000c06:	ee07 3a90 	vmov	s15, r3
 8000c0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c0e:	4b73      	ldr	r3, [pc, #460]	@ (8000ddc <adcReadings+0x2c0>)
 8000c10:	edd3 7a00 	vldr	s15, [r3]
 8000c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c18:	4b70      	ldr	r3, [pc, #448]	@ (8000ddc <adcReadings+0x2c0>)
 8000c1a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	adc_read.ib_corrected  = (float)adc_read.ib_in  - adc_read.offSet;
 8000c1e:	4b6f      	ldr	r3, [pc, #444]	@ (8000ddc <adcReadings+0x2c0>)
 8000c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8000ddc <adcReadings+0x2c0>)
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c34:	4b69      	ldr	r3, [pc, #420]	@ (8000ddc <adcReadings+0x2c0>)
 8000c36:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	adc_read.ic_corrected  = (float)adc_read.ic_in  - adc_read.offSet;
 8000c3a:	4b68      	ldr	r3, [pc, #416]	@ (8000ddc <adcReadings+0x2c0>)
 8000c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c3e:	ee07 3a90 	vmov	s15, r3
 8000c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c46:	4b65      	ldr	r3, [pc, #404]	@ (8000ddc <adcReadings+0x2c0>)
 8000c48:	edd3 7a00 	vldr	s15, [r3]
 8000c4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c50:	4b62      	ldr	r3, [pc, #392]	@ (8000ddc <adcReadings+0x2c0>)
 8000c52:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	adc_read.Vdc_corrected = (float)adc_read.Vdc_in - adc_read.offSet;
 8000c56:	4b61      	ldr	r3, [pc, #388]	@ (8000ddc <adcReadings+0x2c0>)
 8000c58:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000c5c:	4b5f      	ldr	r3, [pc, #380]	@ (8000ddc <adcReadings+0x2c0>)
 8000c5e:	edd3 7a00 	vldr	s15, [r3]
 8000c62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c66:	4b5d      	ldr	r3, [pc, #372]	@ (8000ddc <adcReadings+0x2c0>)
 8000c68:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	adc_read.Idc_corrected = (float)adc_read.idc_in - adc_read.offSet;
 8000c6c:	4b5b      	ldr	r3, [pc, #364]	@ (8000ddc <adcReadings+0x2c0>)
 8000c6e:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000c72:	4b5a      	ldr	r3, [pc, #360]	@ (8000ddc <adcReadings+0x2c0>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c7c:	4b57      	ldr	r3, [pc, #348]	@ (8000ddc <adcReadings+0x2c0>)
 8000c7e:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	// multiplication factor
	//multiplication_factor = input_voltage_reference/adc_read.Vab_corrected;
	// voltage recalculated

	adc_read.Vab_recalculated = adc_read.voltage_gain_factor * adc_read.Vab_corrected;
 8000c82:	4b56      	ldr	r3, [pc, #344]	@ (8000ddc <adcReadings+0x2c0>)
 8000c84:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c88:	4b54      	ldr	r3, [pc, #336]	@ (8000ddc <adcReadings+0x2c0>)
 8000c8a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c92:	4b52      	ldr	r3, [pc, #328]	@ (8000ddc <adcReadings+0x2c0>)
 8000c94:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
	adc_read.Vbc_recalculated = adc_read.voltage_gain_factor * adc_read.Vbc_corrected;
 8000c98:	4b50      	ldr	r3, [pc, #320]	@ (8000ddc <adcReadings+0x2c0>)
 8000c9a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c9e:	4b4f      	ldr	r3, [pc, #316]	@ (8000ddc <adcReadings+0x2c0>)
 8000ca0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8000ddc <adcReadings+0x2c0>)
 8000caa:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	adc_read.Vca_recalculated = adc_read.voltage_gain_factor * adc_read.Vca_corrected;
 8000cae:	4b4b      	ldr	r3, [pc, #300]	@ (8000ddc <adcReadings+0x2c0>)
 8000cb0:	ed93 7a01 	vldr	s14, [r3, #4]
 8000cb4:	4b49      	ldr	r3, [pc, #292]	@ (8000ddc <adcReadings+0x2c0>)
 8000cb6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cbe:	4b47      	ldr	r3, [pc, #284]	@ (8000ddc <adcReadings+0x2c0>)
 8000cc0:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	adc_read.ia_recalculated  = adc_read.current_gain_factor * adc_read.ia_corrected;
 8000cc4:	4b45      	ldr	r3, [pc, #276]	@ (8000ddc <adcReadings+0x2c0>)
 8000cc6:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cca:	4b44      	ldr	r3, [pc, #272]	@ (8000ddc <adcReadings+0x2c0>)
 8000ccc:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd4:	4b41      	ldr	r3, [pc, #260]	@ (8000ddc <adcReadings+0x2c0>)
 8000cd6:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
	adc_read.ib_recalculated  = adc_read.current_gain_factor * adc_read.ib_corrected;
 8000cda:	4b40      	ldr	r3, [pc, #256]	@ (8000ddc <adcReadings+0x2c0>)
 8000cdc:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ddc <adcReadings+0x2c0>)
 8000ce2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cea:	4b3c      	ldr	r3, [pc, #240]	@ (8000ddc <adcReadings+0x2c0>)
 8000cec:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
	adc_read.ic_recalculated  = adc_read.current_gain_factor * adc_read.ic_corrected;
 8000cf0:	4b3a      	ldr	r3, [pc, #232]	@ (8000ddc <adcReadings+0x2c0>)
 8000cf2:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cf6:	4b39      	ldr	r3, [pc, #228]	@ (8000ddc <adcReadings+0x2c0>)
 8000cf8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8000cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d00:	4b36      	ldr	r3, [pc, #216]	@ (8000ddc <adcReadings+0x2c0>)
 8000d02:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
	adc_read.Vdc_recalculated = adc_read.Vdc_gain_factor * adc_read.Vdc_corrected;
 8000d06:	4b35      	ldr	r3, [pc, #212]	@ (8000ddc <adcReadings+0x2c0>)
 8000d08:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d0c:	4b33      	ldr	r3, [pc, #204]	@ (8000ddc <adcReadings+0x2c0>)
 8000d0e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d16:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <adcReadings+0x2c0>)
 8000d18:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
	adc_read.Idc_recalculated = adc_read.Idc_gain_factor * adc_read.Idc_corrected;
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ddc <adcReadings+0x2c0>)
 8000d1e:	ed93 7a04 	vldr	s14, [r3, #16]
 8000d22:	4b2e      	ldr	r3, [pc, #184]	@ (8000ddc <adcReadings+0x2c0>)
 8000d24:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8000d28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8000ddc <adcReadings+0x2c0>)
 8000d2e:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

	// Assign recalculated values
	adc_read.Va = ((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated) / 3.0f; // instVal.Va_inst // grid.Va  //rms_calculations.Va
 8000d32:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <adcReadings+0x2c0>)
 8000d34:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8000d38:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d3c:	4b27      	ldr	r3, [pc, #156]	@ (8000ddc <adcReadings+0x2c0>)
 8000d3e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d46:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d4e:	4b23      	ldr	r3, [pc, #140]	@ (8000ddc <adcReadings+0x2c0>)
 8000d50:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
	adc_read.Vb = -((2.0f * adc_read.Vab_recalculated) + adc_read.Vbc_recalculated)/ 3.0f; // instVal.Vb_inst // grid.Vb  //rms_calculations.Vb
 8000d54:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <adcReadings+0x2c0>)
 8000d56:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8000d5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <adcReadings+0x2c0>)
 8000d60:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d68:	eeb1 7a67 	vneg.f32	s14, s15
 8000d6c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <adcReadings+0x2c0>)
 8000d76:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
	adc_read.Vc = -(adc_read.Vab_recalculated + (2.0f * adc_read.Vbc_recalculated))/ 3.0f; // instVal.Vc_inst // grid.Vc  //rms_calculations.Vc
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <adcReadings+0x2c0>)
 8000d7c:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8000d80:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <adcReadings+0x2c0>)
 8000d82:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000d86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8e:	eeb1 7a67 	vneg.f32	s14, s15
 8000d92:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8000d96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <adcReadings+0x2c0>)
 8000d9c:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c

	adc_read.ia = adc_read.ia_recalculated;  // instVal.Ia_inst // grid.Ia  //rms_calculations.ia
 8000da0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <adcReadings+0x2c0>)
 8000da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <adcReadings+0x2c0>)
 8000da6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
	adc_read.ib = adc_read.ib_recalculated;  // instVal.Ia_inst // grid.Ib  //rms_calculations.ib
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <adcReadings+0x2c0>)
 8000dac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000dae:	4a0b      	ldr	r2, [pc, #44]	@ (8000ddc <adcReadings+0x2c0>)
 8000db0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
	adc_read.ic = adc_read.ic_recalculated;  // instVal.Ia_inst // grid.Ic  //rms_calculations.ic
 8000db4:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <adcReadings+0x2c0>)
 8000db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000db8:	4a08      	ldr	r2, [pc, #32]	@ (8000ddc <adcReadings+0x2c0>)
 8000dba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	adc_read.Vdc= adc_read.Vdc_recalculated; // Vdc_inst //avg_calculations.Vdc
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <adcReadings+0x2c0>)
 8000dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000dc2:	4a06      	ldr	r2, [pc, #24]	@ (8000ddc <adcReadings+0x2c0>)
 8000dc4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
	adc_read.Idc= adc_read.Idc_recalculated; // idc_inst //avg_calculations.Idc
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <adcReadings+0x2c0>)
 8000dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000dcc:	4a03      	ldr	r2, [pc, #12]	@ (8000ddc <adcReadings+0x2c0>)
 8000dce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
//	instVal.Idc_inst = adc_read.Idc;
//
//	avg_calculations.Vdc = adc_read.Vdc;
//	avg_calculations.Idc = adc_read.Idc;

}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	20000430 	.word	0x20000430
 8000de0:	44fff000 	.word	0x44fff000
 8000de4:	3ef78f79 	.word	0x3ef78f79
 8000de8:	20000420 	.word	0x20000420

08000dec <average_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void average_calculation_to_be_placed_in_interrupt(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
	avg_calculations.theta      = avg_calculations.theta_prev - pll.Theta;
 8000df0:	4b2e      	ldr	r3, [pc, #184]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000df2:	ed93 7a05 	vldr	s14, [r3, #20]
 8000df6:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb0 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000df8:	edd3 7a01 	vldr	s15, [r3, #4]
 8000dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e02:	edc3 7a04 	vstr	s15, [r3, #16]
	avg_calculations.theta_prev = pll.Theta;
 8000e06:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <average_calculation_to_be_placed_in_interrupt+0xc4>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	4a28      	ldr	r2, [pc, #160]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e0c:	6153      	str	r3, [r2, #20]

		if((avg_calculations.theta > 4) && (avg_calculations.busy_flag == 0))
 8000e0e:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e10:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e14:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e20:	dd24      	ble.n	8000e6c <average_calculation_to_be_placed_in_interrupt+0x80>
 8000e22:	4b22      	ldr	r3, [pc, #136]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e24:	7e1b      	ldrb	r3, [r3, #24]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	f083 0301 	eor.w	r3, r3, #1
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d01c      	beq.n	8000e6c <average_calculation_to_be_placed_in_interrupt+0x80>
		{

			final_sum.Vdc_sum = avg_calculations.Vdc_sum;
 8000e32:	4b1e      	ldr	r3, [pc, #120]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb4 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000e38:	6093      	str	r3, [r2, #8]
			final_sum.Idc_sum = avg_calculations.Idc_sum;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb4 <average_calculation_to_be_placed_in_interrupt+0xc8>)
 8000e40:	60d3      	str	r3, [r2, #12]

			avg_calculations.final_N = avg_calculations.n;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	4a19      	ldr	r2, [pc, #100]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e48:	6213      	str	r3, [r2, #32]
			avg_calculations.request = 1;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	765a      	strb	r2, [r3, #25]
			avg_calculations.busy_flag = 1;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	761a      	strb	r2, [r3, #24]
			avg_calculations.Vdc_sum = 0;
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e58:	f04f 0200 	mov.w	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
			avg_calculations.Idc_sum = 0;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e60:	f04f 0200 	mov.w	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
			avg_calculations.n = 0;
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
		}

		avg_calculations.Vdc_sum = avg_calculations.Vdc_sum + avg_calculations.Vdc;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e6e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e74:	edd3 7a00 	vldr	s15, [r3]
 8000e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e7e:	edc3 7a02 	vstr	s15, [r3, #8]
		avg_calculations.Idc_sum = avg_calculations.Idc_sum + avg_calculations.Idc;
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e84:	ed93 7a03 	vldr	s14, [r3, #12]
 8000e88:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e94:	edc3 7a03 	vstr	s15, [r3, #12]

		avg_calculations.n = avg_calculations.n+1;
 8000e98:	4b04      	ldr	r3, [pc, #16]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	4a03      	ldr	r2, [pc, #12]	@ (8000eac <average_calculation_to_be_placed_in_interrupt+0xc0>)
 8000ea0:	61d3      	str	r3, [r2, #28]
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	200005ac 	.word	0x200005ac
 8000eb0:	20000004 	.word	0x20000004
 8000eb4:	200005d0 	.word	0x200005d0

08000eb8 <avg_calculation_to_be_placed_in_while_loop>:

void avg_calculation_to_be_placed_in_while_loop(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
	if(avg_calculations.request == 1)
 8000ebc:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ebe:	7e5b      	ldrb	r3, [r3, #25]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d028      	beq.n	8000f18 <avg_calculation_to_be_placed_in_while_loop+0x60>
	{
		if(avg_calculations.final_N == 0)
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ec8:	6a1b      	ldr	r3, [r3, #32]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d102      	bne.n	8000ed4 <avg_calculation_to_be_placed_in_while_loop+0x1c>
		{
			avg_calculations.final_N = 1;
 8000ece:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	621a      	str	r2, [r3, #32]
		}
	    avgVal.Vdc_avg = final_sum.Vdc_sum/avg_calculations.final_N;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000ed6:	edd3 6a02 	vldr	s13, [r3, #8]
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eea:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000eec:	edc3 7a00 	vstr	s15, [r3]
	    avgVal.Idc_avg = final_sum.Idc_sum/avg_calculations.final_N;
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <avg_calculation_to_be_placed_in_while_loop+0x70>)
 8000ef2:	edd3 6a03 	vldr	s13, [r3, #12]
 8000ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f06:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <avg_calculation_to_be_placed_in_while_loop+0x74>)
 8000f08:	edc3 7a01 	vstr	s15, [r3, #4]

	    avg_calculations.request = 0;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	765a      	strb	r2, [r3, #25]
	    avg_calculations.busy_flag = 0;
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <avg_calculation_to_be_placed_in_while_loop+0x6c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	761a      	strb	r2, [r3, #24]
	}

}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	200005ac 	.word	0x200005ac
 8000f28:	200005d0 	.word	0x200005d0
 8000f2c:	200005f4 	.word	0x200005f4

08000f30 <Counters>:
#include "variables.h"

void Counters(void){
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

	/**** counter of 10 seconds for relay ****/
	if(relayOff_counter_enable == 1)
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <Counters+0x5c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d01c      	beq.n	8000f78 <Counters+0x48>
	{
		counters.relayOffDelay++;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <Counters+0x60>)
 8000f40:	edd3 7a00 	vldr	s15, [r3]
 8000f44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f4c:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <Counters+0x60>)
 8000f4e:	edc3 7a00 	vstr	s15, [r3]

		if(counters.relayOffDelay >= 10000)
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <Counters+0x60>)
 8000f54:	edd3 7a00 	vldr	s15, [r3]
 8000f58:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f94 <Counters+0x64>
 8000f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	da00      	bge.n	8000f68 <Counters+0x38>
	}
	else
	{
		counters.relayOffDelay = 0;
	}
}
 8000f66:	e00b      	b.n	8000f80 <Counters+0x50>
			counters.relayOffDelay = 0;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <Counters+0x60>)
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
			relayOff_counter_enable = 0;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <Counters+0x5c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
}
 8000f76:	e003      	b.n	8000f80 <Counters+0x50>
		counters.relayOffDelay = 0;
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <Counters+0x60>)
 8000f7a:	f04f 0200 	mov.w	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	200004d0 	.word	0x200004d0
 8000f90:	200004c4 	.word	0x200004c4
 8000f94:	461c4000 	.word	0x461c4000

08000f98 <inverterOff>:




void inverterOff(void){
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
	//pulses_off()
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
	...

08000fa8 <currentControlTriggered>:
#include "math.h"
#include "variables.h"


void currentControlTriggered(void){
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

	// --- Current Errors ---
	current_ctrl.err_Id = voltage_ctrl.Id_ref - grid.Id;
 8000fac:	4b89      	ldr	r3, [pc, #548]	@ (80011d4 <currentControlTriggered+0x22c>)
 8000fae:	ed93 7a03 	vldr	s14, [r3, #12]
 8000fb2:	4b89      	ldr	r3, [pc, #548]	@ (80011d8 <currentControlTriggered+0x230>)
 8000fb4:	edd3 7a08 	vldr	s15, [r3, #32]
 8000fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbc:	4b87      	ldr	r3, [pc, #540]	@ (80011dc <currentControlTriggered+0x234>)
 8000fbe:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	current_ctrl.err_Iq = current_ctrl.Iq_ref - grid.Iq;
 8000fc2:	4b86      	ldr	r3, [pc, #536]	@ (80011dc <currentControlTriggered+0x234>)
 8000fc4:	ed93 7a04 	vldr	s14, [r3, #16]
 8000fc8:	4b83      	ldr	r3, [pc, #524]	@ (80011d8 <currentControlTriggered+0x230>)
 8000fca:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000fce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd2:	4b82      	ldr	r3, [pc, #520]	@ (80011dc <currentControlTriggered+0x234>)
 8000fd4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	// --- Integrate Error ---
	current_ctrl.int_Id = current_ctrl.int_Id + current_ctrl.Ki * pll.Ts * current_ctrl.err_Id;
 8000fd8:	4b80      	ldr	r3, [pc, #512]	@ (80011dc <currentControlTriggered+0x234>)
 8000fda:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8000fde:	4b7f      	ldr	r3, [pc, #508]	@ (80011dc <currentControlTriggered+0x234>)
 8000fe0:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8000fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80011e0 <currentControlTriggered+0x238>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000fee:	4b7b      	ldr	r3, [pc, #492]	@ (80011dc <currentControlTriggered+0x234>)
 8000ff0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	4b77      	ldr	r3, [pc, #476]	@ (80011dc <currentControlTriggered+0x234>)
 8000ffe:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	current_ctrl.int_Iq = current_ctrl.int_Iq + current_ctrl.Ki * pll.Ts * current_ctrl.err_Iq;
 8001002:	4b76      	ldr	r3, [pc, #472]	@ (80011dc <currentControlTriggered+0x234>)
 8001004:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001008:	4b74      	ldr	r3, [pc, #464]	@ (80011dc <currentControlTriggered+0x234>)
 800100a:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800100e:	4b74      	ldr	r3, [pc, #464]	@ (80011e0 <currentControlTriggered+0x238>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001018:	4b70      	ldr	r3, [pc, #448]	@ (80011dc <currentControlTriggered+0x234>)
 800101a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800101e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001026:	4b6d      	ldr	r3, [pc, #436]	@ (80011dc <currentControlTriggered+0x234>)
 8001028:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

	// --- Clamp Integrators using Vlimit ---
	if (current_ctrl.int_Id > current_ctrl.Vlimit){
 800102c:	4b6b      	ldr	r3, [pc, #428]	@ (80011dc <currentControlTriggered+0x234>)
 800102e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001032:	4b6a      	ldr	r3, [pc, #424]	@ (80011dc <currentControlTriggered+0x234>)
 8001034:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001038:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800103c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001040:	dd03      	ble.n	800104a <currentControlTriggered+0xa2>
		current_ctrl.int_Id = current_ctrl.Vlimit;
 8001042:	4b66      	ldr	r3, [pc, #408]	@ (80011dc <currentControlTriggered+0x234>)
 8001044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001046:	4a65      	ldr	r2, [pc, #404]	@ (80011dc <currentControlTriggered+0x234>)
 8001048:	6413      	str	r3, [r2, #64]	@ 0x40
	}
	if (current_ctrl.int_Id < -current_ctrl.Vlimit){
 800104a:	4b64      	ldr	r3, [pc, #400]	@ (80011dc <currentControlTriggered+0x234>)
 800104c:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001050:	4b62      	ldr	r3, [pc, #392]	@ (80011dc <currentControlTriggered+0x234>)
 8001052:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001056:	eef1 7a67 	vneg.f32	s15, s15
 800105a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	d507      	bpl.n	8001074 <currentControlTriggered+0xcc>
		current_ctrl.int_Id = -current_ctrl.Vlimit;
 8001064:	4b5d      	ldr	r3, [pc, #372]	@ (80011dc <currentControlTriggered+0x234>)
 8001066:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800106a:	eef1 7a67 	vneg.f32	s15, s15
 800106e:	4b5b      	ldr	r3, [pc, #364]	@ (80011dc <currentControlTriggered+0x234>)
 8001070:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	}
	if (current_ctrl.int_Iq > current_ctrl.Vlimit){
 8001074:	4b59      	ldr	r3, [pc, #356]	@ (80011dc <currentControlTriggered+0x234>)
 8001076:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800107a:	4b58      	ldr	r3, [pc, #352]	@ (80011dc <currentControlTriggered+0x234>)
 800107c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001080:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	dd03      	ble.n	8001092 <currentControlTriggered+0xea>
		current_ctrl.int_Iq = current_ctrl.Vlimit;
 800108a:	4b54      	ldr	r3, [pc, #336]	@ (80011dc <currentControlTriggered+0x234>)
 800108c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800108e:	4a53      	ldr	r2, [pc, #332]	@ (80011dc <currentControlTriggered+0x234>)
 8001090:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	if (current_ctrl.int_Iq < -current_ctrl.Vlimit){
 8001092:	4b52      	ldr	r3, [pc, #328]	@ (80011dc <currentControlTriggered+0x234>)
 8001094:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001098:	4b50      	ldr	r3, [pc, #320]	@ (80011dc <currentControlTriggered+0x234>)
 800109a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800109e:	eef1 7a67 	vneg.f32	s15, s15
 80010a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	d507      	bpl.n	80010bc <currentControlTriggered+0x114>
		current_ctrl.int_Iq = -current_ctrl.Vlimit;
 80010ac:	4b4b      	ldr	r3, [pc, #300]	@ (80011dc <currentControlTriggered+0x234>)
 80010ae:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80010b2:	eef1 7a67 	vneg.f32	s15, s15
 80010b6:	4b49      	ldr	r3, [pc, #292]	@ (80011dc <currentControlTriggered+0x234>)
 80010b8:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	}

	// --- PI Controller Output (delta voltage) ---
	current_ctrl.deltaV_d = current_ctrl.Kp * current_ctrl.err_Id + current_ctrl.int_Id;
 80010bc:	4b47      	ldr	r3, [pc, #284]	@ (80011dc <currentControlTriggered+0x234>)
 80010be:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80010c2:	4b46      	ldr	r3, [pc, #280]	@ (80011dc <currentControlTriggered+0x234>)
 80010c4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80010c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010cc:	4b43      	ldr	r3, [pc, #268]	@ (80011dc <currentControlTriggered+0x234>)
 80010ce:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	4b41      	ldr	r3, [pc, #260]	@ (80011dc <currentControlTriggered+0x234>)
 80010d8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	current_ctrl.deltaV_q = current_ctrl.Kp * current_ctrl.err_Iq + current_ctrl.int_Iq;
 80010dc:	4b3f      	ldr	r3, [pc, #252]	@ (80011dc <currentControlTriggered+0x234>)
 80010de:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80010e2:	4b3e      	ldr	r3, [pc, #248]	@ (80011dc <currentControlTriggered+0x234>)
 80010e4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80010e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ec:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <currentControlTriggered+0x234>)
 80010ee:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	4b39      	ldr	r3, [pc, #228]	@ (80011dc <currentControlTriggered+0x234>)
 80010f8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // Clamp controller output
    if (current_ctrl.deltaV_d > current_ctrl.Vlimit){
 80010fc:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <currentControlTriggered+0x234>)
 80010fe:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001102:	4b36      	ldr	r3, [pc, #216]	@ (80011dc <currentControlTriggered+0x234>)
 8001104:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	dd03      	ble.n	800111a <currentControlTriggered+0x172>
    	current_ctrl.deltaV_d = current_ctrl.Vlimit;
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <currentControlTriggered+0x234>)
 8001114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001116:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <currentControlTriggered+0x234>)
 8001118:	6253      	str	r3, [r2, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_d < -current_ctrl.Vlimit){
 800111a:	4b30      	ldr	r3, [pc, #192]	@ (80011dc <currentControlTriggered+0x234>)
 800111c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001120:	4b2e      	ldr	r3, [pc, #184]	@ (80011dc <currentControlTriggered+0x234>)
 8001122:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001126:	eef1 7a67 	vneg.f32	s15, s15
 800112a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	d507      	bpl.n	8001144 <currentControlTriggered+0x19c>
    	current_ctrl.deltaV_d = -current_ctrl.Vlimit;
 8001134:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <currentControlTriggered+0x234>)
 8001136:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800113a:	eef1 7a67 	vneg.f32	s15, s15
 800113e:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <currentControlTriggered+0x234>)
 8001140:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    }
    if (current_ctrl.deltaV_q > current_ctrl.Vlimit){
 8001144:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <currentControlTriggered+0x234>)
 8001146:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800114a:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <currentControlTriggered+0x234>)
 800114c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001150:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001158:	dd03      	ble.n	8001162 <currentControlTriggered+0x1ba>
    	current_ctrl.deltaV_q = current_ctrl.Vlimit;
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <currentControlTriggered+0x234>)
 800115c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115e:	4a1f      	ldr	r2, [pc, #124]	@ (80011dc <currentControlTriggered+0x234>)
 8001160:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (current_ctrl.deltaV_q < -current_ctrl.Vlimit){
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <currentControlTriggered+0x234>)
 8001164:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001168:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <currentControlTriggered+0x234>)
 800116a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800116e:	eef1 7a67 	vneg.f32	s15, s15
 8001172:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117a:	d507      	bpl.n	800118c <currentControlTriggered+0x1e4>
    	current_ctrl.deltaV_q = -current_ctrl.Vlimit;
 800117c:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <currentControlTriggered+0x234>)
 800117e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001182:	eef1 7a67 	vneg.f32	s15, s15
 8001186:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <currentControlTriggered+0x234>)
 8001188:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    }

    // --- Final Output: Feedforward + PI Output ---
    current_ctrl.Vd_ff = grid.Vd;
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <currentControlTriggered+0x230>)
 800118e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001190:	4a12      	ldr	r2, [pc, #72]	@ (80011dc <currentControlTriggered+0x234>)
 8001192:	6093      	str	r3, [r2, #8]
    current_ctrl.Vq_ff = pll.Vq_out_filtered;
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <currentControlTriggered+0x238>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <currentControlTriggered+0x234>)
 800119a:	60d3      	str	r3, [r2, #12]
    current_ctrl.Vd_out = current_ctrl.Vd_ff + current_ctrl.deltaV_d;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <currentControlTriggered+0x234>)
 800119e:	ed93 7a02 	vldr	s14, [r3, #8]
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <currentControlTriggered+0x234>)
 80011a4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <currentControlTriggered+0x234>)
 80011ae:	edc3 7a07 	vstr	s15, [r3, #28]
    current_ctrl.Vq_out = current_ctrl.Vq_ff + current_ctrl.deltaV_q;
 80011b2:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <currentControlTriggered+0x234>)
 80011b4:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b8:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <currentControlTriggered+0x234>)
 80011ba:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <currentControlTriggered+0x234>)
 80011c4:	edc3 7a08 	vstr	s15, [r3, #32]


}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	200001a4 	.word	0x200001a4
 80011d8:	2000006c 	.word	0x2000006c
 80011dc:	200001d0 	.word	0x200001d0
 80011e0:	20000004 	.word	0x20000004

080011e4 <instantaneousDiagnostics>:
#include "variables.h"
#include <stdbool.h>

// Instantaneous Diagnostics
void instantaneousDiagnostics(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	if(INST_GRID_VOLTAGE_OUT_OF_LIMITS)
 80011e8:	4b75      	ldr	r3, [pc, #468]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80011ea:	ed93 7a00 	vldr	s14, [r3]
 80011ee:	4b75      	ldr	r3, [pc, #468]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80011f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80011f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fc:	dc36      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 80011fe:	4b70      	ldr	r3, [pc, #448]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	4b70      	ldr	r3, [pc, #448]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001206:	edd3 7a03 	vldr	s15, [r3, #12]
 800120a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001212:	d42b      	bmi.n	800126c <instantaneousDiagnostics+0x88>
 8001214:	4b6a      	ldr	r3, [pc, #424]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001216:	ed93 7a01 	vldr	s14, [r3, #4]
 800121a:	4b6a      	ldr	r3, [pc, #424]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 800121c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	dc20      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 800122a:	4b65      	ldr	r3, [pc, #404]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800122c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001230:	4b65      	ldr	r3, [pc, #404]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001232:	edd3 7a04 	vldr	s15, [r3, #16]
 8001236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	d415      	bmi.n	800126c <instantaneousDiagnostics+0x88>
 8001240:	4b5f      	ldr	r3, [pc, #380]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001242:	ed93 7a02 	vldr	s14, [r3, #8]
 8001246:	4b5f      	ldr	r3, [pc, #380]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001248:	edd3 7a05 	vldr	s15, [r3, #20]
 800124c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001254:	dc0a      	bgt.n	800126c <instantaneousDiagnostics+0x88>
 8001256:	4b5a      	ldr	r3, [pc, #360]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001258:	ed93 7a02 	vldr	s14, [r3, #8]
 800125c:	4b5a      	ldr	r3, [pc, #360]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 800125e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126a:	d50d      	bpl.n	8001288 <instantaneousDiagnostics+0xa4>
	{
		error_flags.inst_grid_voltage = 1;
 800126c:	4b57      	ldr	r3, [pc, #348]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
		inverterOff();
 8001272:	f7ff fe91 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001276:	4b56      	ldr	r3, [pc, #344]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
		state = state0;
 800127c:	4b55      	ldr	r3, [pc, #340]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001282:	4b55      	ldr	r3, [pc, #340]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]

	}
	if(INST_GRID_CURRENT_OUT_OF_LIMITS)
 8001288:	4b4d      	ldr	r3, [pc, #308]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800128a:	ed93 7a03 	vldr	s14, [r3, #12]
 800128e:	4b4d      	ldr	r3, [pc, #308]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001290:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129c:	dc36      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 800129e:	4b48      	ldr	r3, [pc, #288]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012a0:	ed93 7a03 	vldr	s14, [r3, #12]
 80012a4:	4b48      	ldr	r3, [pc, #288]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012a6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d42b      	bmi.n	800130c <instantaneousDiagnostics+0x128>
 80012b4:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ba:	4b42      	ldr	r3, [pc, #264]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80012bc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	dc20      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 80012ca:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012cc:	ed93 7a04 	vldr	s14, [r3, #16]
 80012d0:	4b3d      	ldr	r3, [pc, #244]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012d2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012de:	d415      	bmi.n	800130c <instantaneousDiagnostics+0x128>
 80012e0:	4b37      	ldr	r3, [pc, #220]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012e2:	ed93 7a05 	vldr	s14, [r3, #20]
 80012e6:	4b37      	ldr	r3, [pc, #220]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 80012e8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80012ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	dc0a      	bgt.n	800130c <instantaneousDiagnostics+0x128>
 80012f6:	4b32      	ldr	r3, [pc, #200]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 80012f8:	ed93 7a05 	vldr	s14, [r3, #20]
 80012fc:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 80012fe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130a:	d50d      	bpl.n	8001328 <instantaneousDiagnostics+0x144>
	{
		error_flags.inst_grid_current = 1;
 800130c:	4b2f      	ldr	r3, [pc, #188]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 800130e:	2201      	movs	r2, #1
 8001310:	705a      	strb	r2, [r3, #1]
		inverterOff();
 8001312:	f7ff fe41 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001316:	4b2e      	ldr	r3, [pc, #184]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
		state = state0;
 800131c:	4b2d      	ldr	r3, [pc, #180]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 8001322:	4b2d      	ldr	r3, [pc, #180]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 8001324:	2201      	movs	r2, #1
 8001326:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_VOLT_OUT_OF_LIMITS)
 8001328:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 800132a:	ed93 7a06 	vldr	s14, [r3, #24]
 800132e:	4b25      	ldr	r3, [pc, #148]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001330:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001334:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	dc0a      	bgt.n	8001354 <instantaneousDiagnostics+0x170>
 800133e:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001340:	ed93 7a06 	vldr	s14, [r3, #24]
 8001344:	4b20      	ldr	r3, [pc, #128]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 8001346:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800134a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800134e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001352:	d50d      	bpl.n	8001370 <instantaneousDiagnostics+0x18c>
	{
		error_flags.Vdc_inst = 1;
 8001354:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 8001356:	2201      	movs	r2, #1
 8001358:	711a      	strb	r2, [r3, #4]
		inverterOff();
 800135a:	f7ff fe1d 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800135e:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001364:	4b1b      	ldr	r3, [pc, #108]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800136a:	4b1b      	ldr	r3, [pc, #108]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 800136c:	2201      	movs	r2, #1
 800136e:	601a      	str	r2, [r3, #0]
	}
	if(INST_DC_CURRENT_OUT_OF_LIMITS)
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001372:	ed93 7a07 	vldr	s14, [r3, #28]
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <instantaneousDiagnostics+0x1e0>)
 8001378:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	dc0b      	bgt.n	800139e <instantaneousDiagnostics+0x1ba>
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <instantaneousDiagnostics+0x1dc>)
 8001388:	ed93 7a07 	vldr	s14, [r3, #28]
 800138c:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <instantaneousDiagnostics+0x1e4>)
 800138e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	d400      	bmi.n	800139e <instantaneousDiagnostics+0x1ba>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 800139c:	e00d      	b.n	80013ba <instantaneousDiagnostics+0x1d6>
        error_flags.Idc_inst = 1;
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <instantaneousDiagnostics+0x1e8>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	715a      	strb	r2, [r3, #5]
		inverterOff();
 80013a4:	f7ff fdf8 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <instantaneousDiagnostics+0x1ec>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
		state = state0;
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <instantaneousDiagnostics+0x1f0>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <instantaneousDiagnostics+0x1f4>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200004d4 	.word	0x200004d4
 80013c4:	200000a4 	.word	0x200000a4
 80013c8:	20000124 	.word	0x20000124
 80013cc:	200005fc 	.word	0x200005fc
 80013d0:	200004d0 	.word	0x200004d0
 80013d4:	20000605 	.word	0x20000605
 80013d8:	20000608 	.word	0x20000608

080013dc <rmsDiagnostics>:

// RMS Diagnostics
void rmsDiagnostics(void){
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	if(RMS_GRID_VOLT_OUT_OF_LIMITS)
 80013e0:	4b51      	ldr	r3, [pc, #324]	@ (8001528 <rmsDiagnostics+0x14c>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b51      	ldr	r3, [pc, #324]	@ (800152c <rmsDiagnostics+0x150>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f4:	dc36      	bgt.n	8001464 <rmsDiagnostics+0x88>
 80013f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001528 <rmsDiagnostics+0x14c>)
 80013f8:	ed93 7a00 	vldr	s14, [r3]
 80013fc:	4b4c      	ldr	r3, [pc, #304]	@ (8001530 <rmsDiagnostics+0x154>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140a:	d42b      	bmi.n	8001464 <rmsDiagnostics+0x88>
 800140c:	4b46      	ldr	r3, [pc, #280]	@ (8001528 <rmsDiagnostics+0x14c>)
 800140e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001412:	4b46      	ldr	r3, [pc, #280]	@ (800152c <rmsDiagnostics+0x150>)
 8001414:	edd3 7a01 	vldr	s15, [r3, #4]
 8001418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	dc20      	bgt.n	8001464 <rmsDiagnostics+0x88>
 8001422:	4b41      	ldr	r3, [pc, #260]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001424:	ed93 7a01 	vldr	s14, [r3, #4]
 8001428:	4b41      	ldr	r3, [pc, #260]	@ (8001530 <rmsDiagnostics+0x154>)
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	d415      	bmi.n	8001464 <rmsDiagnostics+0x88>
 8001438:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <rmsDiagnostics+0x14c>)
 800143a:	ed93 7a02 	vldr	s14, [r3, #8]
 800143e:	4b3b      	ldr	r3, [pc, #236]	@ (800152c <rmsDiagnostics+0x150>)
 8001440:	edd3 7a02 	vldr	s15, [r3, #8]
 8001444:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144c:	dc0a      	bgt.n	8001464 <rmsDiagnostics+0x88>
 800144e:	4b36      	ldr	r3, [pc, #216]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001450:	ed93 7a02 	vldr	s14, [r3, #8]
 8001454:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <rmsDiagnostics+0x154>)
 8001456:	edd3 7a02 	vldr	s15, [r3, #8]
 800145a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	d50d      	bpl.n	8001480 <rmsDiagnostics+0xa4>
	{
		error_flags.rms_grid_voltage = 1;
 8001464:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <rmsDiagnostics+0x158>)
 8001466:	2201      	movs	r2, #1
 8001468:	709a      	strb	r2, [r3, #2]
		inverterOff();
 800146a:	f7ff fd95 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800146e:	4b32      	ldr	r3, [pc, #200]	@ (8001538 <rmsDiagnostics+0x15c>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001474:	4b31      	ldr	r3, [pc, #196]	@ (800153c <rmsDiagnostics+0x160>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800147a:	4b31      	ldr	r3, [pc, #196]	@ (8001540 <rmsDiagnostics+0x164>)
 800147c:	2201      	movs	r2, #1
 800147e:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_OUT_OF_LIMITS)
 8001480:	4b29      	ldr	r3, [pc, #164]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001482:	ed93 7a03 	vldr	s14, [r3, #12]
 8001486:	4b29      	ldr	r3, [pc, #164]	@ (800152c <rmsDiagnostics+0x150>)
 8001488:	edd3 7a06 	vldr	s15, [r3, #24]
 800148c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001494:	dc37      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 8001496:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <rmsDiagnostics+0x14c>)
 8001498:	ed93 7a03 	vldr	s14, [r3, #12]
 800149c:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <rmsDiagnostics+0x154>)
 800149e:	edd3 7a06 	vldr	s15, [r3, #24]
 80014a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014aa:	d42c      	bmi.n	8001506 <rmsDiagnostics+0x12a>
 80014ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014ae:	ed93 7a04 	vldr	s14, [r3, #16]
 80014b2:	4b1e      	ldr	r3, [pc, #120]	@ (800152c <rmsDiagnostics+0x150>)
 80014b4:	edd3 7a07 	vldr	s15, [r3, #28]
 80014b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	dc21      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014c4:	ed93 7a04 	vldr	s14, [r3, #16]
 80014c8:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <rmsDiagnostics+0x154>)
 80014ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	d416      	bmi.n	8001506 <rmsDiagnostics+0x12a>
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014da:	ed93 7a05 	vldr	s14, [r3, #20]
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <rmsDiagnostics+0x150>)
 80014e0:	edd3 7a08 	vldr	s15, [r3, #32]
 80014e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	dc0b      	bgt.n	8001506 <rmsDiagnostics+0x12a>
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <rmsDiagnostics+0x14c>)
 80014f0:	ed93 7a05 	vldr	s14, [r3, #20]
 80014f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <rmsDiagnostics+0x154>)
 80014f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80014fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	d400      	bmi.n	8001506 <rmsDiagnostics+0x12a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 8001504:	e00d      	b.n	8001522 <rmsDiagnostics+0x146>
		error_flags.rms_grid_current = 1;
 8001506:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <rmsDiagnostics+0x158>)
 8001508:	2201      	movs	r2, #1
 800150a:	70da      	strb	r2, [r3, #3]
		inverterOff();
 800150c:	f7ff fd44 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <rmsDiagnostics+0x15c>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <rmsDiagnostics+0x160>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <rmsDiagnostics+0x164>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000594 	.word	0x20000594
 800152c:	200000a4 	.word	0x200000a4
 8001530:	20000124 	.word	0x20000124
 8001534:	200005fc 	.word	0x200005fc
 8001538:	200004d0 	.word	0x200004d0
 800153c:	20000605 	.word	0x20000605
 8001540:	20000608 	.word	0x20000608

08001544 <averageDiagnostics>:

// Average Diagnostics
void averageDiagnostics(void){
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	if(AVERAGE_DC_VOLT_OUT_OF_LIMITS)
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <averageDiagnostics+0x9c>)
 800154a:	ed93 7a00 	vldr	s14, [r3]
 800154e:	4b25      	ldr	r3, [pc, #148]	@ (80015e4 <averageDiagnostics+0xa0>)
 8001550:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155c:	dc0a      	bgt.n	8001574 <averageDiagnostics+0x30>
 800155e:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <averageDiagnostics+0x9c>)
 8001560:	ed93 7a00 	vldr	s14, [r3]
 8001564:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <averageDiagnostics+0xa4>)
 8001566:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800156a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	d50d      	bpl.n	8001590 <averageDiagnostics+0x4c>
	{
		error_flags.Vdc_avg = 1;
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <averageDiagnostics+0xa8>)
 8001576:	2201      	movs	r2, #1
 8001578:	719a      	strb	r2, [r3, #6]
		inverterOff();
 800157a:	f7ff fd0d 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 800157e:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <averageDiagnostics+0xac>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
		state = state0;
 8001584:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <averageDiagnostics+0xb0>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 800158a:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <averageDiagnostics+0xb4>)
 800158c:	2201      	movs	r2, #1
 800158e:	601a      	str	r2, [r3, #0]
	}
	if(AVERAGE_DC_CURRENT_OUT_OF_LIMITS)
 8001590:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <averageDiagnostics+0x9c>)
 8001592:	ed93 7a01 	vldr	s14, [r3, #4]
 8001596:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <averageDiagnostics+0xa0>)
 8001598:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800159c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	dc0b      	bgt.n	80015be <averageDiagnostics+0x7a>
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <averageDiagnostics+0x9c>)
 80015a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <averageDiagnostics+0xa4>)
 80015ae:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80015b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ba:	d400      	bmi.n	80015be <averageDiagnostics+0x7a>
		inverterOff();
		relayOff_counter_enable = 1;
		state = state0;
		first_time_state_entry = 1;
	}
}
 80015bc:	e00d      	b.n	80015da <averageDiagnostics+0x96>
		error_flags.Idc_avg = 1;
 80015be:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <averageDiagnostics+0xa8>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	71da      	strb	r2, [r3, #7]
		inverterOff();
 80015c4:	f7ff fce8 	bl	8000f98 <inverterOff>
		relayOff_counter_enable = 1;
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <averageDiagnostics+0xac>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
		state = state0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <averageDiagnostics+0xb0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
		first_time_state_entry = 1;
 80015d4:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <averageDiagnostics+0xb4>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	601a      	str	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	200005f4 	.word	0x200005f4
 80015e4:	200000a4 	.word	0x200000a4
 80015e8:	20000124 	.word	0x20000124
 80015ec:	200005fc 	.word	0x200005fc
 80015f0:	200004d0 	.word	0x200004d0
 80015f4:	20000605 	.word	0x20000605
 80015f8:	20000608 	.word	0x20000608

080015fc <dq_to_abc>:
#include "math.h"
#include "variables.h"

void dq_to_abc(void){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	ed2d 8b02 	vpush	{d8}
 8001602:	af00      	add	r7, sp, #0

	 // Park inverse transform
	 grid.V_alpha = current_ctrl.Vd_out * cosf(pll.Theta) - current_ctrl.Vq_out * sinf(pll.Theta);
 8001604:	4b9c      	ldr	r3, [pc, #624]	@ (8001878 <dq_to_abc+0x27c>)
 8001606:	ed93 8a07 	vldr	s16, [r3, #28]
 800160a:	4b9c      	ldr	r3, [pc, #624]	@ (800187c <dq_to_abc+0x280>)
 800160c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001610:	eeb0 0a67 	vmov.f32	s0, s15
 8001614:	f005 f8de 	bl	80067d4 <cosf>
 8001618:	eef0 7a40 	vmov.f32	s15, s0
 800161c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001620:	4b95      	ldr	r3, [pc, #596]	@ (8001878 <dq_to_abc+0x27c>)
 8001622:	edd3 8a08 	vldr	s17, [r3, #32]
 8001626:	4b95      	ldr	r3, [pc, #596]	@ (800187c <dq_to_abc+0x280>)
 8001628:	edd3 7a01 	vldr	s15, [r3, #4]
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f005 f914 	bl	800685c <sinf>
 8001634:	eef0 7a40 	vmov.f32	s15, s0
 8001638:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800163c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001640:	4b8f      	ldr	r3, [pc, #572]	@ (8001880 <dq_to_abc+0x284>)
 8001642:	edc3 7a06 	vstr	s15, [r3, #24]
	 grid.V_beta  = current_ctrl.Vd_out * sinf(pll.Theta) + current_ctrl.Vq_out * cosf(pll.Theta);
 8001646:	4b8c      	ldr	r3, [pc, #560]	@ (8001878 <dq_to_abc+0x27c>)
 8001648:	ed93 8a07 	vldr	s16, [r3, #28]
 800164c:	4b8b      	ldr	r3, [pc, #556]	@ (800187c <dq_to_abc+0x280>)
 800164e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001652:	eeb0 0a67 	vmov.f32	s0, s15
 8001656:	f005 f901 	bl	800685c <sinf>
 800165a:	eef0 7a40 	vmov.f32	s15, s0
 800165e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001662:	4b85      	ldr	r3, [pc, #532]	@ (8001878 <dq_to_abc+0x27c>)
 8001664:	edd3 8a08 	vldr	s17, [r3, #32]
 8001668:	4b84      	ldr	r3, [pc, #528]	@ (800187c <dq_to_abc+0x280>)
 800166a:	edd3 7a01 	vldr	s15, [r3, #4]
 800166e:	eeb0 0a67 	vmov.f32	s0, s15
 8001672:	f005 f8af 	bl	80067d4 <cosf>
 8001676:	eef0 7a40 	vmov.f32	s15, s0
 800167a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800167e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001682:	4b7f      	ldr	r3, [pc, #508]	@ (8001880 <dq_to_abc+0x284>)
 8001684:	edc3 7a07 	vstr	s15, [r3, #28]

	 // Clarke inverse transform
	 abc_form.Va = grid.V_alpha;
 8001688:	4b7d      	ldr	r3, [pc, #500]	@ (8001880 <dq_to_abc+0x284>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a7d      	ldr	r2, [pc, #500]	@ (8001884 <dq_to_abc+0x288>)
 800168e:	6013      	str	r3, [r2, #0]
	 abc_form.Vb = -0.5f * grid.V_alpha + 0.8660254f * grid.V_beta;   // 3/2  0.8660254
 8001690:	4b7b      	ldr	r3, [pc, #492]	@ (8001880 <dq_to_abc+0x284>)
 8001692:	edd3 7a06 	vldr	s15, [r3, #24]
 8001696:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800169a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800169e:	4b78      	ldr	r3, [pc, #480]	@ (8001880 <dq_to_abc+0x284>)
 80016a0:	edd3 7a07 	vldr	s15, [r3, #28]
 80016a4:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001888 <dq_to_abc+0x28c>
 80016a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	4b74      	ldr	r3, [pc, #464]	@ (8001884 <dq_to_abc+0x288>)
 80016b2:	edc3 7a01 	vstr	s15, [r3, #4]
	 abc_form.Vc = -0.5f * grid.V_alpha - 0.8660254f * grid.V_beta;
 80016b6:	4b72      	ldr	r3, [pc, #456]	@ (8001880 <dq_to_abc+0x284>)
 80016b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80016bc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80016c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001880 <dq_to_abc+0x284>)
 80016c6:	edd3 7a07 	vldr	s15, [r3, #28]
 80016ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001888 <dq_to_abc+0x28c>
 80016ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d6:	4b6b      	ldr	r3, [pc, #428]	@ (8001884 <dq_to_abc+0x288>)
 80016d8:	edc3 7a02 	vstr	s15, [r3, #8]

	 // Normalize with respect to Vdc/2  modulation index
	 abc_form.m_a = abc_form.Va / (voltage_ctrl.Vdc_actual / 2.0f);
 80016dc:	4b69      	ldr	r3, [pc, #420]	@ (8001884 <dq_to_abc+0x288>)
 80016de:	edd3 6a00 	vldr	s13, [r3]
 80016e2:	4b6a      	ldr	r3, [pc, #424]	@ (800188c <dq_to_abc+0x290>)
 80016e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80016ec:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80016f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f4:	4b63      	ldr	r3, [pc, #396]	@ (8001884 <dq_to_abc+0x288>)
 80016f6:	edc3 7a03 	vstr	s15, [r3, #12]
	 abc_form.m_b = abc_form.Vb / (voltage_ctrl.Vdc_actual / 2.0f);
 80016fa:	4b62      	ldr	r3, [pc, #392]	@ (8001884 <dq_to_abc+0x288>)
 80016fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8001700:	4b62      	ldr	r3, [pc, #392]	@ (800188c <dq_to_abc+0x290>)
 8001702:	edd3 7a01 	vldr	s15, [r3, #4]
 8001706:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800170a:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800170e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001712:	4b5c      	ldr	r3, [pc, #368]	@ (8001884 <dq_to_abc+0x288>)
 8001714:	edc3 7a04 	vstr	s15, [r3, #16]
	 abc_form.m_c = abc_form.Vc / (voltage_ctrl.Vdc_actual / 2.0f);
 8001718:	4b5a      	ldr	r3, [pc, #360]	@ (8001884 <dq_to_abc+0x288>)
 800171a:	edd3 6a02 	vldr	s13, [r3, #8]
 800171e:	4b5b      	ldr	r3, [pc, #364]	@ (800188c <dq_to_abc+0x290>)
 8001720:	edd3 7a01 	vldr	s15, [r3, #4]
 8001724:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8001728:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800172c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001730:	4b54      	ldr	r3, [pc, #336]	@ (8001884 <dq_to_abc+0x288>)
 8001732:	edc3 7a05 	vstr	s15, [r3, #20]

	 if(abc_form.m_a > 1.0f){
 8001736:	4b53      	ldr	r3, [pc, #332]	@ (8001884 <dq_to_abc+0x288>)
 8001738:	edd3 7a03 	vldr	s15, [r3, #12]
 800173c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001748:	dd04      	ble.n	8001754 <dq_to_abc+0x158>
		abc_form.m_a = 1.0f;
 800174a:	4b4e      	ldr	r3, [pc, #312]	@ (8001884 <dq_to_abc+0x288>)
 800174c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	e00c      	b.n	800176e <dq_to_abc+0x172>
	 }else if (abc_form.m_a < -1.0f){
 8001754:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <dq_to_abc+0x288>)
 8001756:	edd3 7a03 	vldr	s15, [r3, #12]
 800175a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800175e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001766:	d502      	bpl.n	800176e <dq_to_abc+0x172>
	    abc_form.m_a = -1.0f;
 8001768:	4b46      	ldr	r3, [pc, #280]	@ (8001884 <dq_to_abc+0x288>)
 800176a:	4a49      	ldr	r2, [pc, #292]	@ (8001890 <dq_to_abc+0x294>)
 800176c:	60da      	str	r2, [r3, #12]
	 }

	 if(abc_form.m_b > 1.0f){
 800176e:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <dq_to_abc+0x288>)
 8001770:	edd3 7a04 	vldr	s15, [r3, #16]
 8001774:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	dd04      	ble.n	800178c <dq_to_abc+0x190>
		abc_form.m_b = 1.0f;
 8001782:	4b40      	ldr	r3, [pc, #256]	@ (8001884 <dq_to_abc+0x288>)
 8001784:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001788:	611a      	str	r2, [r3, #16]
 800178a:	e00c      	b.n	80017a6 <dq_to_abc+0x1aa>
	 }else if(abc_form.m_b < -1.0f){
 800178c:	4b3d      	ldr	r3, [pc, #244]	@ (8001884 <dq_to_abc+0x288>)
 800178e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001792:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001796:	eef4 7ac7 	vcmpe.f32	s15, s14
 800179a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179e:	d502      	bpl.n	80017a6 <dq_to_abc+0x1aa>
		 abc_form.m_b = -1.0f;
 80017a0:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <dq_to_abc+0x288>)
 80017a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001890 <dq_to_abc+0x294>)
 80017a4:	611a      	str	r2, [r3, #16]
	 }

	  if (abc_form.m_c > 1.0f){
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <dq_to_abc+0x288>)
 80017a8:	edd3 7a05 	vldr	s15, [r3, #20]
 80017ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	dd04      	ble.n	80017c4 <dq_to_abc+0x1c8>
		  abc_form.m_c = 1.0f;
 80017ba:	4b32      	ldr	r3, [pc, #200]	@ (8001884 <dq_to_abc+0x288>)
 80017bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017c0:	615a      	str	r2, [r3, #20]
 80017c2:	e00c      	b.n	80017de <dq_to_abc+0x1e2>
	  } else if (abc_form.m_c < -1.0f){
 80017c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001884 <dq_to_abc+0x288>)
 80017c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80017ca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80017ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	d502      	bpl.n	80017de <dq_to_abc+0x1e2>
	    	abc_form.m_c = -1.0f;
 80017d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <dq_to_abc+0x288>)
 80017da:	4a2d      	ldr	r2, [pc, #180]	@ (8001890 <dq_to_abc+0x294>)
 80017dc:	615a      	str	r2, [r3, #20]
//	  abc_form.m_out_a = 650.0f + 624.0f * abc_form.m_a;
//	  abc_form.m_out_b= 650.0f + 624.0f * abc_form.m_b;
//	  abc_form.m_out_c= 650.0f + 624.0f * abc_form.m_c;

	  // Normalize with +ve values
	  abc_form.m_out_a = 525.0f + 524.0f * abc_form.m_a; //1049
 80017de:	4b29      	ldr	r3, [pc, #164]	@ (8001884 <dq_to_abc+0x288>)
 80017e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80017e4:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001894 <dq_to_abc+0x298>
 80017e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ec:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001898 <dq_to_abc+0x29c>
 80017f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f4:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <dq_to_abc+0x288>)
 80017f6:	edc3 7a06 	vstr	s15, [r3, #24]
	  abc_form.m_out_b = 525.0f + 524.0f * abc_form.m_b;
 80017fa:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <dq_to_abc+0x288>)
 80017fc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001800:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001894 <dq_to_abc+0x298>
 8001804:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001808:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001898 <dq_to_abc+0x29c>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <dq_to_abc+0x288>)
 8001812:	edc3 7a07 	vstr	s15, [r3, #28]
	  abc_form.m_out_c = 525.0f + 524.0f * abc_form.m_c;
 8001816:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <dq_to_abc+0x288>)
 8001818:	edd3 7a05 	vldr	s15, [r3, #20]
 800181c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001894 <dq_to_abc+0x298>
 8001820:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001824:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001898 <dq_to_abc+0x29c>
 8001828:	ee77 7a87 	vadd.f32	s15, s15, s14
 800182c:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <dq_to_abc+0x288>)
 800182e:	edc3 7a08 	vstr	s15, [r3, #32]


	  // Update PWM outputs
	  TIM8->CCR1 = (uint16_t)abc_form.m_out_a;
 8001832:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <dq_to_abc+0x288>)
 8001834:	edd3 7a06 	vldr	s15, [r3, #24]
 8001838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800183c:	ee17 3a90 	vmov	r3, s15
 8001840:	b29a      	uxth	r2, r3
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <dq_to_abc+0x2a0>)
 8001844:	635a      	str	r2, [r3, #52]	@ 0x34
	  TIM8->CCR2 = (uint16_t)abc_form.m_out_b;
 8001846:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <dq_to_abc+0x288>)
 8001848:	edd3 7a07 	vldr	s15, [r3, #28]
 800184c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001850:	ee17 3a90 	vmov	r3, s15
 8001854:	b29a      	uxth	r2, r3
 8001856:	4b11      	ldr	r3, [pc, #68]	@ (800189c <dq_to_abc+0x2a0>)
 8001858:	639a      	str	r2, [r3, #56]	@ 0x38
	  TIM8->CCR3 = (uint16_t)abc_form.m_out_c;
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <dq_to_abc+0x288>)
 800185c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001864:	ee17 3a90 	vmov	r3, s15
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <dq_to_abc+0x2a0>)
 800186c:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	ecbd 8b02 	vpop	{d8}
 8001876:	bd80      	pop	{r7, pc}
 8001878:	200001d0 	.word	0x200001d0
 800187c:	20000004 	.word	0x20000004
 8001880:	2000006c 	.word	0x2000006c
 8001884:	2000060c 	.word	0x2000060c
 8001888:	3f5db3d7 	.word	0x3f5db3d7
 800188c:	200001a4 	.word	0x200001a4
 8001890:	bf800000 	.word	0xbf800000
 8001894:	44030000 	.word	0x44030000
 8001898:	44034000 	.word	0x44034000
 800189c:	40010400 	.word	0x40010400

080018a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a4:	f001 fcd8 	bl	8003258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a8:	f000 f844 	bl	8001934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ac:	f000 fb0a 	bl	8001ec4 <MX_GPIO_Init>
  MX_DMA_Init();
 80018b0:	f000 fae8 	bl	8001e84 <MX_DMA_Init>
  MX_TIM2_Init();
 80018b4:	f000 f990 	bl	8001bd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80018b8:	f000 f9da 	bl	8001c70 <MX_TIM3_Init>
  MX_DAC_Init();
 80018bc:	f000 f958 	bl	8001b70 <MX_DAC_Init>
  MX_TIM8_Init();
 80018c0:	f000 fa26 	bl	8001d10 <MX_TIM8_Init>
  MX_ADC1_Init();
 80018c4:	f000 f8a0 	bl	8001a08 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80018c8:	4815      	ldr	r0, [pc, #84]	@ (8001920 <main+0x80>)
 80018ca:	f003 fe27 	bl	800551c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80018ce:	4815      	ldr	r0, [pc, #84]	@ (8001924 <main+0x84>)
 80018d0:	f003 fe24 	bl	800551c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80018d4:	4814      	ldr	r0, [pc, #80]	@ (8001928 <main+0x88>)
 80018d6:	f003 fe21 	bl	800551c <HAL_TIM_Base_Start_IT>
//
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80018da:	2100      	movs	r1, #0
 80018dc:	4812      	ldr	r0, [pc, #72]	@ (8001928 <main+0x88>)
 80018de:	f003 fee7 	bl	80056b0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 80018e2:	2100      	movs	r1, #0
 80018e4:	4810      	ldr	r0, [pc, #64]	@ (8001928 <main+0x88>)
 80018e6:	f004 fd63 	bl	80063b0 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80018ea:	2104      	movs	r1, #4
 80018ec:	480e      	ldr	r0, [pc, #56]	@ (8001928 <main+0x88>)
 80018ee:	f003 fedf 	bl	80056b0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 80018f2:	2104      	movs	r1, #4
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <main+0x88>)
 80018f6:	f004 fd5b 	bl	80063b0 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80018fa:	2108      	movs	r1, #8
 80018fc:	480a      	ldr	r0, [pc, #40]	@ (8001928 <main+0x88>)
 80018fe:	f003 fed7 	bl	80056b0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8001902:	2108      	movs	r1, #8
 8001904:	4808      	ldr	r0, [pc, #32]	@ (8001928 <main+0x88>)
 8001906:	f004 fd53 	bl	80063b0 <HAL_TIMEx_PWMN_Start>
//
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_LENGHT);
 800190a:	2208      	movs	r2, #8
 800190c:	4907      	ldr	r1, [pc, #28]	@ (800192c <main+0x8c>)
 800190e:	4808      	ldr	r0, [pc, #32]	@ (8001930 <main+0x90>)
 8001910:	f001 fe68 	bl	80035e4 <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  rms_calculation_to_be_placed_in_while_loop();
 8001914:	f000 fdf6 	bl	8002504 <rms_calculation_to_be_placed_in_while_loop>
	  avg_calculation_to_be_placed_in_while_loop();
 8001918:	f7ff face 	bl	8000eb8 <avg_calculation_to_be_placed_in_while_loop>
	  rms_calculation_to_be_placed_in_while_loop();
 800191c:	bf00      	nop
 800191e:	e7f9      	b.n	8001914 <main+0x74>
 8001920:	20000348 	.word	0x20000348
 8001924:	20000390 	.word	0x20000390
 8001928:	200003d8 	.word	0x200003d8
 800192c:	20000420 	.word	0x20000420
 8001930:	2000028c 	.word	0x2000028c

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	@ 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	2230      	movs	r2, #48	@ 0x30
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f004 fef5 	bl	8006732 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	4b28      	ldr	r3, [pc, #160]	@ (8001a00 <SystemClock_Config+0xcc>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <SystemClock_Config+0xcc>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	@ 0x40
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <SystemClock_Config+0xcc>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <SystemClock_Config+0xd0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a21      	ldr	r2, [pc, #132]	@ (8001a04 <SystemClock_Config+0xd0>)
 800197e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <SystemClock_Config+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001990:	2302      	movs	r3, #2
 8001992:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001994:	2301      	movs	r3, #1
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001998:	2310      	movs	r3, #16
 800199a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800199c:	2302      	movs	r3, #2
 800199e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a0:	2300      	movs	r3, #0
 80019a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019a4:	2308      	movs	r3, #8
 80019a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019a8:	23a8      	movs	r3, #168	@ 0xa8
 80019aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ac:	2302      	movs	r3, #2
 80019ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019b0:	2307      	movs	r3, #7
 80019b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	4618      	mov	r0, r3
 80019ba:	f003 f8fb 	bl	8004bb4 <HAL_RCC_OscConfig>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019c4:	f000 fac2 	bl	8001f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c8:	230f      	movs	r3, #15
 80019ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019cc:	2302      	movs	r3, #2
 80019ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2105      	movs	r1, #5
 80019e6:	4618      	mov	r0, r3
 80019e8:	f003 fb5c 	bl	80050a4 <HAL_RCC_ClockConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019f2:	f000 faab 	bl	8001f4c <Error_Handler>
  }
}
 80019f6:	bf00      	nop
 80019f8:	3750      	adds	r7, #80	@ 0x50
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40007000 	.word	0x40007000

08001a08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a0e:	463b      	mov	r3, r7
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a1a:	4b53      	ldr	r3, [pc, #332]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a1c:	4a53      	ldr	r2, [pc, #332]	@ (8001b6c <MX_ADC1_Init+0x164>)
 8001a1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a20:	4b51      	ldr	r3, [pc, #324]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a28:	4b4f      	ldr	r3, [pc, #316]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a2e:	4b4e      	ldr	r3, [pc, #312]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a34:	4b4c      	ldr	r3, [pc, #304]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a42:	4b49      	ldr	r3, [pc, #292]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8001a4a:	4b47      	ldr	r3, [pc, #284]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a4c:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001a50:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a52:	4b45      	ldr	r3, [pc, #276]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001a58:	4b43      	ldr	r3, [pc, #268]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a5a:	2208      	movs	r2, #8
 8001a5c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a5e:	4b42      	ldr	r3, [pc, #264]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a66:	4b40      	ldr	r3, [pc, #256]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a6c:	483e      	ldr	r0, [pc, #248]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a6e:	f001 fc65 	bl	800333c <HAL_ADC_Init>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001a78:	f000 fa68 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a80:	2301      	movs	r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a88:	463b      	mov	r3, r7
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4836      	ldr	r0, [pc, #216]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001a8e:	f001 fee5 	bl	800385c <HAL_ADC_ConfigChannel>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001a98:	f000 fa58 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	482f      	ldr	r0, [pc, #188]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001aaa:	f001 fed7 	bl	800385c <HAL_ADC_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001ab4:	f000 fa4a 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001abc:	2303      	movs	r3, #3
 8001abe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ac0:	463b      	mov	r3, r7
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4828      	ldr	r0, [pc, #160]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001ac6:	f001 fec9 	bl	800385c <HAL_ADC_ConfigChannel>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001ad0:	f000 fa3c 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001ad4:	2309      	movs	r3, #9
 8001ad6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4821      	ldr	r0, [pc, #132]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001ae2:	f001 febb 	bl	800385c <HAL_ADC_ConfigChannel>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8001aec:	f000 fa2e 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001af0:	230a      	movs	r3, #10
 8001af2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001af4:	2305      	movs	r3, #5
 8001af6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af8:	463b      	mov	r3, r7
 8001afa:	4619      	mov	r1, r3
 8001afc:	481a      	ldr	r0, [pc, #104]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001afe:	f001 fead 	bl	800385c <HAL_ADC_ConfigChannel>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8001b08:	f000 fa20 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001b0c:	230b      	movs	r3, #11
 8001b0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001b10:	2306      	movs	r3, #6
 8001b12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b14:	463b      	mov	r3, r7
 8001b16:	4619      	mov	r1, r3
 8001b18:	4813      	ldr	r0, [pc, #76]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001b1a:	f001 fe9f 	bl	800385c <HAL_ADC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001b24:	f000 fa12 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b30:	463b      	mov	r3, r7
 8001b32:	4619      	mov	r1, r3
 8001b34:	480c      	ldr	r0, [pc, #48]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001b36:	f001 fe91 	bl	800385c <HAL_ADC_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 8001b40:	f000 fa04 	bl	8001f4c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001b44:	230d      	movs	r3, #13
 8001b46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_ADC1_Init+0x160>)
 8001b52:	f001 fe83 	bl	800385c <HAL_ADC_ConfigChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 8001b5c:	f000 f9f6 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	2000028c 	.word	0x2000028c
 8001b6c:	40012000 	.word	0x40012000

08001b70 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001b76:	463b      	mov	r3, r7
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001b7e:	4b14      	ldr	r3, [pc, #80]	@ (8001bd0 <MX_DAC_Init+0x60>)
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <MX_DAC_Init+0x64>)
 8001b82:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001b84:	4812      	ldr	r0, [pc, #72]	@ (8001bd0 <MX_DAC_Init+0x60>)
 8001b86:	f002 fa24 	bl	8003fd2 <HAL_DAC_Init>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001b90:	f000 f9dc 	bl	8001f4c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b9c:	463b      	mov	r3, r7
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480b      	ldr	r0, [pc, #44]	@ (8001bd0 <MX_DAC_Init+0x60>)
 8001ba4:	f002 fa97 	bl	80040d6 <HAL_DAC_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001bae:	f000 f9cd 	bl	8001f4c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2210      	movs	r2, #16
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4805      	ldr	r0, [pc, #20]	@ (8001bd0 <MX_DAC_Init+0x60>)
 8001bba:	f002 fa8c 	bl	80040d6 <HAL_DAC_ConfigChannel>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001bc4:	f000 f9c2 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000334 	.word	0x20000334
 8001bd4:	40007400 	.word	0x40007400

08001bd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0308 	add.w	r3, r7, #8
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	463b      	mov	r3, r7
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001bf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001bfe:	2253      	movs	r2, #83	@ 0x53
 8001c00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c0a:	2263      	movs	r2, #99	@ 0x63
 8001c0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0e:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c14:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c1a:	4814      	ldr	r0, [pc, #80]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c1c:	f003 fc2e 	bl	800547c <HAL_TIM_Base_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001c26:	f000 f991 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c30:	f107 0308 	add.w	r3, r7, #8
 8001c34:	4619      	mov	r1, r3
 8001c36:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c38:	f003 ffb4 	bl	8005ba4 <HAL_TIM_ConfigClockSource>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001c42:	f000 f983 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c4e:	463b      	mov	r3, r7
 8001c50:	4619      	mov	r1, r3
 8001c52:	4806      	ldr	r0, [pc, #24]	@ (8001c6c <MX_TIM2_Init+0x94>)
 8001c54:	f004 fc66 	bl	8006524 <HAL_TIMEx_MasterConfigSynchronization>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001c5e:	f000 f975 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000348 	.word	0x20000348

08001c70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0308 	add.w	r3, r7, #8
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	463b      	mov	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  htim3.Instance = TIM3;
 8001c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d08 <MX_TIM3_Init+0x98>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c94:	2253      	movs	r2, #83	@ 0x53
 8001c96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c98:	4b1a      	ldr	r3, [pc, #104]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = timer3_variables.Tim3_ARR_Value;
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <MX_TIM3_Init+0x9c>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001ca6:	60da      	str	r2, [r3, #12]

  /* USER CODE END TIM3_Init 1 */

  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca8:	4b16      	ldr	r3, [pc, #88]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cae:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cb4:	4813      	ldr	r0, [pc, #76]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cb6:	f003 fbe1 	bl	800547c <HAL_TIM_Base_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001cc0:	f000 f944 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cca:	f107 0308 	add.w	r3, r7, #8
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cd2:	f003 ff67 	bl	8005ba4 <HAL_TIM_ConfigClockSource>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001cdc:	f000 f936 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ce8:	463b      	mov	r3, r7
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <MX_TIM3_Init+0x94>)
 8001cee:	f004 fc19 	bl	8006524 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001cf8:	f000 f928 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000390 	.word	0x20000390
 8001d08:	40000400 	.word	0x40000400
 8001d0c:	2000009c 	.word	0x2000009c

08001d10 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b096      	sub	sp, #88	@ 0x58
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d16:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
 8001d3e:	615a      	str	r2, [r3, #20]
 8001d40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	2220      	movs	r2, #32
 8001d46:	2100      	movs	r1, #0
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 fcf2 	bl	8006732 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d50:	4a4b      	ldr	r2, [pc, #300]	@ (8001e80 <MX_TIM8_Init+0x170>)
 8001d52:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8001d54:	4b49      	ldr	r3, [pc, #292]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d56:	2207      	movs	r2, #7
 8001d58:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001d5a:	4b48      	ldr	r3, [pc, #288]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1049;
 8001d60:	4b46      	ldr	r3, [pc, #280]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d62:	f240 4219 	movw	r2, #1049	@ 0x419
 8001d66:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d68:	4b44      	ldr	r3, [pc, #272]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001d6e:	4b43      	ldr	r3, [pc, #268]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d74:	4b41      	ldr	r3, [pc, #260]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d7a:	4840      	ldr	r0, [pc, #256]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d7c:	f003 fb7e 	bl	800547c <HAL_TIM_Base_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001d86:	f000 f8e1 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d94:	4619      	mov	r1, r3
 8001d96:	4839      	ldr	r0, [pc, #228]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001d98:	f003 ff04 	bl	8005ba4 <HAL_TIM_ConfigClockSource>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001da2:	f000 f8d3 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001da6:	4835      	ldr	r0, [pc, #212]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001da8:	f003 fc28 	bl	80055fc <HAL_TIM_PWM_Init>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001db2:	f000 f8cb 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001db6:	2320      	movs	r3, #32
 8001db8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001dba:	2380      	movs	r3, #128	@ 0x80
 8001dbc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001dbe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	482d      	ldr	r0, [pc, #180]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001dc6:	f004 fbad 	bl	8006524 <HAL_TIMEx_MasterConfigSynchronization>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001dd0:	f000 f8bc 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dd4:	2360      	movs	r3, #96	@ 0x60
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001de0:	2300      	movs	r3, #0
 8001de2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001de8:	2300      	movs	r3, #0
 8001dea:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001df0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df4:	2200      	movs	r2, #0
 8001df6:	4619      	mov	r1, r3
 8001df8:	4820      	ldr	r0, [pc, #128]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001dfa:	f003 fe11 	bl	8005a20 <HAL_TIM_PWM_ConfigChannel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001e04:	f000 f8a2 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4619      	mov	r1, r3
 8001e10:	481a      	ldr	r0, [pc, #104]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001e12:	f003 fe05 	bl	8005a20 <HAL_TIM_PWM_ConfigChannel>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001e1c:	f000 f896 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e24:	2208      	movs	r2, #8
 8001e26:	4619      	mov	r1, r3
 8001e28:	4814      	ldr	r0, [pc, #80]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001e2a:	f003 fdf9 	bl	8005a20 <HAL_TIM_PWM_ConfigChannel>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001e34:	f000 f88a 	bl	8001f4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0xca;
 8001e44:	23ca      	movs	r3, #202	@ 0xca
 8001e46:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001e48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001e54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e58:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4807      	ldr	r0, [pc, #28]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001e60:	f004 fbdc 	bl	800661c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM8_Init+0x15e>
  {
    Error_Handler();
 8001e6a:	f000 f86f 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001e6e:	4803      	ldr	r0, [pc, #12]	@ (8001e7c <MX_TIM8_Init+0x16c>)
 8001e70:	f000 ff4e 	bl	8002d10 <HAL_TIM_MspPostInit>

}
 8001e74:	bf00      	nop
 8001e76:	3758      	adds	r7, #88	@ 0x58
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200003d8 	.word	0x200003d8
 8001e80:	40010400 	.word	0x40010400

08001e84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <MX_DMA_Init+0x3c>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec0 <MX_DMA_Init+0x3c>)
 8001e94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <MX_DMA_Init+0x3c>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	2038      	movs	r0, #56	@ 0x38
 8001eac:	f002 f85b 	bl	8003f66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001eb0:	2038      	movs	r0, #56	@ 0x38
 8001eb2:	f002 f874 	bl	8003f9e <HAL_NVIC_EnableIRQ>

}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800

08001ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	4a16      	ldr	r2, [pc, #88]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eda:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	4b10      	ldr	r3, [pc, #64]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	4a0f      	ldr	r2, [pc, #60]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001f0c:	f043 0302 	orr.w	r3, r3, #2
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <MX_GPIO_Init+0x68>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f1e:	bf00      	nop
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800

08001f30 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
    }
    else if(htim->Instance == TIM3)
    {
        // Your TIM3 interrupt code
    }
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f50:	b672      	cpsid	i
}
 8001f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <Error_Handler+0x8>

08001f58 <PLL>:
#include <math.h>
#include "variables.h"

//function [theta, freq, Vq_out_filtered, Vd,Vq] = srf_pll(Va, Vb, Vc, Ts)
void PLL(void){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0

     //	SRF-PLL with feedforward frequency, anti-windup, low-pass filter
     //	All computations are in single precision
     // Clarke Transformation
     grid.V_alpha = grid.Va;
 8001f5c:	4b9e      	ldr	r3, [pc, #632]	@ (80021d8 <PLL+0x280>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4a9d      	ldr	r2, [pc, #628]	@ (80021d8 <PLL+0x280>)
 8001f62:	6193      	str	r3, [r2, #24]
     grid.V_beta = (grid.Va + (2 * grid.Vb)) / sqrtf(3.0f);
 8001f64:	4b9c      	ldr	r3, [pc, #624]	@ (80021d8 <PLL+0x280>)
 8001f66:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f6a:	4b9b      	ldr	r3, [pc, #620]	@ (80021d8 <PLL+0x280>)
 8001f6c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f70:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f78:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80021dc <PLL+0x284>
 8001f7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f80:	4b95      	ldr	r3, [pc, #596]	@ (80021d8 <PLL+0x280>)
 8001f82:	edc3 7a07 	vstr	s15, [r3, #28]

     // Park Transformation using estimated theta
     // This transformation converts AC signals in stationary coordinates into DC-like signals in a rotating frame,

      pll.cos_theta = cosf(pll.Theta);
 8001f86:	4b96      	ldr	r3, [pc, #600]	@ (80021e0 <PLL+0x288>)
 8001f88:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f90:	f004 fc20 	bl	80067d4 <cosf>
 8001f94:	eef0 7a40 	vmov.f32	s15, s0
 8001f98:	4b91      	ldr	r3, [pc, #580]	@ (80021e0 <PLL+0x288>)
 8001f9a:	edc3 7a08 	vstr	s15, [r3, #32]
      pll.sin_theta = sinf(pll.Theta);
 8001f9e:	4b90      	ldr	r3, [pc, #576]	@ (80021e0 <PLL+0x288>)
 8001fa0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa8:	f004 fc58 	bl	800685c <sinf>
 8001fac:	eef0 7a40 	vmov.f32	s15, s0
 8001fb0:	4b8b      	ldr	r3, [pc, #556]	@ (80021e0 <PLL+0x288>)
 8001fb2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

      grid.Vd =  grid.V_alpha * pll.cos_theta + grid.V_beta * pll.sin_theta;  // voltage along x axis
 8001fb6:	4b88      	ldr	r3, [pc, #544]	@ (80021d8 <PLL+0x280>)
 8001fb8:	ed93 7a06 	vldr	s14, [r3, #24]
 8001fbc:	4b88      	ldr	r3, [pc, #544]	@ (80021e0 <PLL+0x288>)
 8001fbe:	edd3 7a08 	vldr	s15, [r3, #32]
 8001fc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc6:	4b84      	ldr	r3, [pc, #528]	@ (80021d8 <PLL+0x280>)
 8001fc8:	edd3 6a07 	vldr	s13, [r3, #28]
 8001fcc:	4b84      	ldr	r3, [pc, #528]	@ (80021e0 <PLL+0x288>)
 8001fce:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001fd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fda:	4b7f      	ldr	r3, [pc, #508]	@ (80021d8 <PLL+0x280>)
 8001fdc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
      grid.Vq = -grid.V_alpha * pll.sin_theta + grid.V_beta * pll.cos_theta;  // voltage along y axis
 8001fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80021d8 <PLL+0x280>)
 8001fe2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001fe6:	eeb1 7a67 	vneg.f32	s14, s15
 8001fea:	4b7d      	ldr	r3, [pc, #500]	@ (80021e0 <PLL+0x288>)
 8001fec:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ff0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff4:	4b78      	ldr	r3, [pc, #480]	@ (80021d8 <PLL+0x280>)
 8001ff6:	edd3 6a07 	vldr	s13, [r3, #28]
 8001ffa:	4b79      	ldr	r3, [pc, #484]	@ (80021e0 <PLL+0x288>)
 8001ffc:	edd3 7a08 	vldr	s15, [r3, #32]
 8002000:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002008:	4b73      	ldr	r3, [pc, #460]	@ (80021d8 <PLL+0x280>)
 800200a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

      // Low-pass filter on Vq (1st order IIR)
      // pll.alpha = 0.005f;  // LPF coefficient
      // Vq is filtered to reduce Ac ripples so to observe smooth phase dc error
      pll.Vq_filtered = pll.alpha * grid.Vq + (1.0f - pll.alpha) * pll.Vq_prev;
 800200e:	4b74      	ldr	r3, [pc, #464]	@ (80021e0 <PLL+0x288>)
 8002010:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002014:	4b70      	ldr	r3, [pc, #448]	@ (80021d8 <PLL+0x280>)
 8002016:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800201a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800201e:	4b70      	ldr	r3, [pc, #448]	@ (80021e0 <PLL+0x288>)
 8002020:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002024:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002028:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800202c:	4b6c      	ldr	r3, [pc, #432]	@ (80021e0 <PLL+0x288>)
 800202e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800203a:	4b69      	ldr	r3, [pc, #420]	@ (80021e0 <PLL+0x288>)
 800203c:	edc3 7a07 	vstr	s15, [r3, #28]
      pll.Vq_prev = pll.Vq_filtered;
 8002040:	4b67      	ldr	r3, [pc, #412]	@ (80021e0 <PLL+0x288>)
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	4a66      	ldr	r2, [pc, #408]	@ (80021e0 <PLL+0x288>)
 8002046:	6193      	str	r3, [r2, #24]

      // Deadband (optional for noise suppression)
      pll.error = pll.Vq_filtered;
 8002048:	4b65      	ldr	r3, [pc, #404]	@ (80021e0 <PLL+0x288>)
 800204a:	69db      	ldr	r3, [r3, #28]
 800204c:	4a64      	ldr	r2, [pc, #400]	@ (80021e0 <PLL+0x288>)
 800204e:	6293      	str	r3, [r2, #40]	@ 0x28
      if (fabsf(pll.error) < 1e-4f) {
 8002050:	4b63      	ldr	r3, [pc, #396]	@ (80021e0 <PLL+0x288>)
 8002052:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002056:	eef0 7ae7 	vabs.f32	s15, s15
 800205a:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80021e4 <PLL+0x28c>
 800205e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002066:	d503      	bpl.n	8002070 <PLL+0x118>
          pll.error = 0.0f;
 8002068:	4b5d      	ldr	r3, [pc, #372]	@ (80021e0 <PLL+0x288>)
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	629a      	str	r2, [r3, #40]	@ 0x28
      }

      // PI Controller
      pll.integrator = pll.integrator + pll.error * pll.Ts;
 8002070:	4b5b      	ldr	r3, [pc, #364]	@ (80021e0 <PLL+0x288>)
 8002072:	ed93 7a05 	vldr	s14, [r3, #20]
 8002076:	4b5a      	ldr	r3, [pc, #360]	@ (80021e0 <PLL+0x288>)
 8002078:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800207c:	4b58      	ldr	r3, [pc, #352]	@ (80021e0 <PLL+0x288>)
 800207e:	edd3 7a00 	vldr	s15, [r3]
 8002082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208a:	4b55      	ldr	r3, [pc, #340]	@ (80021e0 <PLL+0x288>)
 800208c:	edc3 7a05 	vstr	s15, [r3, #20]

      // Anti-windup limits
      pll.max_corr_rad = 2.0f *(float)M_PI * 5.0f;  // 5 Hz in rad/s    maximum correction angular velocity
 8002090:	4b53      	ldr	r3, [pc, #332]	@ (80021e0 <PLL+0x288>)
 8002092:	4a55      	ldr	r2, [pc, #340]	@ (80021e8 <PLL+0x290>)
 8002094:	62da      	str	r2, [r3, #44]	@ 0x2c
      pll.w_corr = pll.Kp * pll.error + pll.Ki * pll.integrator;   // angular frequency
 8002096:	4b52      	ldr	r3, [pc, #328]	@ (80021e0 <PLL+0x288>)
 8002098:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800209c:	4b50      	ldr	r3, [pc, #320]	@ (80021e0 <PLL+0x288>)
 800209e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80020a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020a6:	4b4e      	ldr	r3, [pc, #312]	@ (80021e0 <PLL+0x288>)
 80020a8:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 80020ac:	4b4c      	ldr	r3, [pc, #304]	@ (80021e0 <PLL+0x288>)
 80020ae:	edd3 7a05 	vldr	s15, [r3, #20]
 80020b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ba:	4b49      	ldr	r3, [pc, #292]	@ (80021e0 <PLL+0x288>)
 80020bc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      if(pll.w_corr > pll.max_corr_rad){
 80020c0:	4b47      	ldr	r3, [pc, #284]	@ (80021e0 <PLL+0x288>)
 80020c2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80020c6:	4b46      	ldr	r3, [pc, #280]	@ (80021e0 <PLL+0x288>)
 80020c8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80020cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d4:	dd04      	ble.n	80020e0 <PLL+0x188>
    	  pll.w_corr = pll.max_corr_rad;
 80020d6:	4b42      	ldr	r3, [pc, #264]	@ (80021e0 <PLL+0x288>)
 80020d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020da:	4a41      	ldr	r2, [pc, #260]	@ (80021e0 <PLL+0x288>)
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	e014      	b.n	800210a <PLL+0x1b2>
      }else if(pll.w_corr < -(pll.max_corr_rad)){
 80020e0:	4b3f      	ldr	r3, [pc, #252]	@ (80021e0 <PLL+0x288>)
 80020e2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80020e6:	4b3e      	ldr	r3, [pc, #248]	@ (80021e0 <PLL+0x288>)
 80020e8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80020ec:	eef1 7a67 	vneg.f32	s15, s15
 80020f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f8:	d507      	bpl.n	800210a <PLL+0x1b2>
          pll.w_corr = -(pll.max_corr_rad);
 80020fa:	4b39      	ldr	r3, [pc, #228]	@ (80021e0 <PLL+0x288>)
 80020fc:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002100:	eef1 7a67 	vneg.f32	s15, s15
 8002104:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <PLL+0x288>)
 8002106:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

      //float w_corr = min(max(w_corr, -max_corr_rad), max_corr_rad);
      // Limit integrator accordingly
      //integrator = min(max(integrator, -max_corr_rad / Ki), max_corr_rad / Ki);

      if(pll.integrator > pll.max_corr_rad / pll.Ki){
 800210a:	4b35      	ldr	r3, [pc, #212]	@ (80021e0 <PLL+0x288>)
 800210c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002110:	4b33      	ldr	r3, [pc, #204]	@ (80021e0 <PLL+0x288>)
 8002112:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 8002116:	4b32      	ldr	r3, [pc, #200]	@ (80021e0 <PLL+0x288>)
 8002118:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 800211c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	dd0b      	ble.n	8002142 <PLL+0x1ea>
    	  pll.integrator = pll.max_corr_rad / pll.Ki;
 800212a:	4b2d      	ldr	r3, [pc, #180]	@ (80021e0 <PLL+0x288>)
 800212c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8002130:	4b2b      	ldr	r3, [pc, #172]	@ (80021e0 <PLL+0x288>)
 8002132:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800213a:	4b29      	ldr	r3, [pc, #164]	@ (80021e0 <PLL+0x288>)
 800213c:	edc3 7a05 	vstr	s15, [r3, #20]
 8002140:	e01e      	b.n	8002180 <PLL+0x228>
      }else if(pll.integrator < -(pll.max_corr_rad) / pll.Ki){
 8002142:	4b27      	ldr	r3, [pc, #156]	@ (80021e0 <PLL+0x288>)
 8002144:	ed93 7a05 	vldr	s14, [r3, #20]
 8002148:	4b25      	ldr	r3, [pc, #148]	@ (80021e0 <PLL+0x288>)
 800214a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800214e:	eeb1 6a67 	vneg.f32	s12, s15
 8002152:	4b23      	ldr	r3, [pc, #140]	@ (80021e0 <PLL+0x288>)
 8002154:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 8002158:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800215c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002164:	d50c      	bpl.n	8002180 <PLL+0x228>
    	  pll.integrator = - (pll.max_corr_rad) / pll.Ki;
 8002166:	4b1e      	ldr	r3, [pc, #120]	@ (80021e0 <PLL+0x288>)
 8002168:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800216c:	eef1 6a67 	vneg.f32	s13, s15
 8002170:	4b1b      	ldr	r3, [pc, #108]	@ (80021e0 <PLL+0x288>)
 8002172:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800217a:	4b19      	ldr	r3, [pc, #100]	@ (80021e0 <PLL+0x288>)
 800217c:	edc3 7a05 	vstr	s15, [r3, #20]
      }

      // Total estimated frequency (with feedforward)   //should it be pll.freq_ff?
       pll.w_nom = 2.0f * (float)M_PI * pll.freq_ff; // rad/s
 8002180:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <PLL+0x288>)
 8002182:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002186:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80021ec <PLL+0x294>
 800218a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800218e:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <PLL+0x288>)
 8002190:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
       pll.w = pll.w_nom + pll.w_corr;
 8002194:	4b12      	ldr	r3, [pc, #72]	@ (80021e0 <PLL+0x288>)
 8002196:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <PLL+0x288>)
 800219c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80021a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a4:	4b0e      	ldr	r3, [pc, #56]	@ (80021e0 <PLL+0x288>)
 80021a6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

      // Clamp final frequency to [45, 55] Hz in rad/s

       pll.w_min = 2.0f * (float)M_PI * 45.0f;
 80021aa:	4b0d      	ldr	r3, [pc, #52]	@ (80021e0 <PLL+0x288>)
 80021ac:	4a10      	ldr	r2, [pc, #64]	@ (80021f0 <PLL+0x298>)
 80021ae:	63da      	str	r2, [r3, #60]	@ 0x3c
       pll.w_max = 2.0f * (float)M_PI * 55.0f;
 80021b0:	4b0b      	ldr	r3, [pc, #44]	@ (80021e0 <PLL+0x288>)
 80021b2:	4a10      	ldr	r2, [pc, #64]	@ (80021f4 <PLL+0x29c>)
 80021b4:	641a      	str	r2, [r3, #64]	@ 0x40

       if(pll.w > pll.w_max){
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <PLL+0x288>)
 80021b8:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80021bc:	4b08      	ldr	r3, [pc, #32]	@ (80021e0 <PLL+0x288>)
 80021be:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80021c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ca:	dd15      	ble.n	80021f8 <PLL+0x2a0>
    	   pll.w = pll.w_max;
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <PLL+0x288>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d0:	4a03      	ldr	r2, [pc, #12]	@ (80021e0 <PLL+0x288>)
 80021d2:	6393      	str	r3, [r2, #56]	@ 0x38
 80021d4:	e01f      	b.n	8002216 <PLL+0x2be>
 80021d6:	bf00      	nop
 80021d8:	2000006c 	.word	0x2000006c
 80021dc:	3fddb3d7 	.word	0x3fddb3d7
 80021e0:	20000004 	.word	0x20000004
 80021e4:	38d1b717 	.word	0x38d1b717
 80021e8:	41fb53d2 	.word	0x41fb53d2
 80021ec:	40c90fdb 	.word	0x40c90fdb
 80021f0:	438d5f26 	.word	0x438d5f26
 80021f4:	43acc9a0 	.word	0x43acc9a0
       }else if(pll.w < pll.w_min){
 80021f8:	4b39      	ldr	r3, [pc, #228]	@ (80022e0 <PLL+0x388>)
 80021fa:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80021fe:	4b38      	ldr	r3, [pc, #224]	@ (80022e0 <PLL+0x388>)
 8002200:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220c:	d503      	bpl.n	8002216 <PLL+0x2be>
    	   pll.w = pll.w_min;
 800220e:	4b34      	ldr	r3, [pc, #208]	@ (80022e0 <PLL+0x388>)
 8002210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002212:	4a33      	ldr	r2, [pc, #204]	@ (80022e0 <PLL+0x388>)
 8002214:	6393      	str	r3, [r2, #56]	@ 0x38
       }

       // Integrate frequency to get theta
       // theta = mod(theta, 2.0f * (float)M_PI);  // wrap to [0, 2]

      pll.Theta = pll.theta_prev + pll.w * pll.Ts;
 8002216:	4b32      	ldr	r3, [pc, #200]	@ (80022e0 <PLL+0x388>)
 8002218:	ed93 7a04 	vldr	s14, [r3, #16]
 800221c:	4b30      	ldr	r3, [pc, #192]	@ (80022e0 <PLL+0x388>)
 800221e:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8002222:	4b2f      	ldr	r3, [pc, #188]	@ (80022e0 <PLL+0x388>)
 8002224:	edd3 7a00 	vldr	s15, [r3]
 8002228:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800222c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002230:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <PLL+0x388>)
 8002232:	edc3 7a01 	vstr	s15, [r3, #4]
      if (pll.Theta >= 2.0f * M_PI)
 8002236:	4b2a      	ldr	r3, [pc, #168]	@ (80022e0 <PLL+0x388>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f928 	bl	8000490 <__aeabi_f2d>
 8002240:	a325      	add	r3, pc, #148	@ (adr r3, 80022d8 <PLL+0x380>)
 8002242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002246:	f7fe f9ef 	bl	8000628 <__aeabi_dcmpge>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d013      	beq.n	8002278 <PLL+0x320>
    	  pll.Theta -= 2.0f * M_PI;
 8002250:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <PLL+0x388>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f91b 	bl	8000490 <__aeabi_f2d>
 800225a:	a31f      	add	r3, pc, #124	@ (adr r3, 80022d8 <PLL+0x380>)
 800225c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002260:	f7fd ffb6 	bl	80001d0 <__aeabi_dsub>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	f7fe f9f0 	bl	8000650 <__aeabi_d2f>
 8002270:	4603      	mov	r3, r0
 8002272:	4a1b      	ldr	r2, [pc, #108]	@ (80022e0 <PLL+0x388>)
 8002274:	6053      	str	r3, [r2, #4]
 8002276:	e01a      	b.n	80022ae <PLL+0x356>
      else if (pll.Theta < 0.0f)
 8002278:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <PLL+0x388>)
 800227a:	edd3 7a01 	vldr	s15, [r3, #4]
 800227e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002286:	d512      	bpl.n	80022ae <PLL+0x356>
    	  pll.Theta += 2.0f * M_PI;
 8002288:	4b15      	ldr	r3, [pc, #84]	@ (80022e0 <PLL+0x388>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe f8ff 	bl	8000490 <__aeabi_f2d>
 8002292:	a311      	add	r3, pc, #68	@ (adr r3, 80022d8 <PLL+0x380>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f7fd ff9c 	bl	80001d4 <__adddf3>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f7fe f9d4 	bl	8000650 <__aeabi_d2f>
 80022a8:	4603      	mov	r3, r0
 80022aa:	4a0d      	ldr	r2, [pc, #52]	@ (80022e0 <PLL+0x388>)
 80022ac:	6053      	str	r3, [r2, #4]

      // Update state
       pll.theta_prev = pll.Theta;
 80022ae:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <PLL+0x388>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	4a0b      	ldr	r2, [pc, #44]	@ (80022e0 <PLL+0x388>)
 80022b4:	6113      	str	r3, [r2, #16]

      // Outputs
       pll.freq = pll.w / (2.0f * (float)M_PI);  // Hz
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <PLL+0x388>)
 80022b8:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80022bc:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80022e4 <PLL+0x38c>
 80022c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <PLL+0x388>)
 80022c6:	edc3 7a02 	vstr	s15, [r3, #8]
       pll.Vq_out_filtered = pll.Vq_filtered;
 80022ca:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <PLL+0x388>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a04      	ldr	r2, [pc, #16]	@ (80022e0 <PLL+0x388>)
 80022d0:	60d3      	str	r3, [r2, #12]

}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	54442d18 	.word	0x54442d18
 80022dc:	401921fb 	.word	0x401921fb
 80022e0:	20000004 	.word	0x20000004
 80022e4:	40c90fdb 	.word	0x40c90fdb

080022e8 <check_if_PLL_locked>:
#include "variables.h"
#include <stdbool.h>

void check_if_PLL_locked(void){
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0

	if(pll.Vq_out_filtered > -10.0f && pll.Vq_out_filtered < 10.0f)
 80022ec:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <check_if_PLL_locked+0x6c>)
 80022ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80022f2:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80022f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fe:	dd1c      	ble.n	800233a <check_if_PLL_locked+0x52>
 8002300:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <check_if_PLL_locked+0x6c>)
 8002302:	edd3 7a03 	vldr	s15, [r3, #12]
 8002306:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800230a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800230e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002312:	d512      	bpl.n	800233a <check_if_PLL_locked+0x52>
	{
		pll.lockCount++;
 8002314:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <check_if_PLL_locked+0x6c>)
 8002316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002318:	3301      	adds	r3, #1
 800231a:	4a0e      	ldr	r2, [pc, #56]	@ (8002354 <check_if_PLL_locked+0x6c>)
 800231c:	6613      	str	r3, [r2, #96]	@ 0x60
		if(pll.lockCount >= pll.treshold_time)
 800231e:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <check_if_PLL_locked+0x6c>)
 8002320:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002322:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <check_if_PLL_locked+0x6c>)
 8002324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002326:	429a      	cmp	r2, r3
 8002328:	db0e      	blt.n	8002348 <check_if_PLL_locked+0x60>
		{
			pll.lockCount = pll.treshold_time;
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <check_if_PLL_locked+0x6c>)
 800232c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800232e:	4a09      	ldr	r2, [pc, #36]	@ (8002354 <check_if_PLL_locked+0x6c>)
 8002330:	6613      	str	r3, [r2, #96]	@ 0x60
			error_flags.pll_lock_status = 0;
 8002332:	4b09      	ldr	r3, [pc, #36]	@ (8002358 <check_if_PLL_locked+0x70>)
 8002334:	2200      	movs	r2, #0
 8002336:	721a      	strb	r2, [r3, #8]
		if(pll.lockCount >= pll.treshold_time)
 8002338:	e006      	b.n	8002348 <check_if_PLL_locked+0x60>
		}

	}
	else
	{
	     pll.lockCount = 0;
 800233a:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <check_if_PLL_locked+0x6c>)
 800233c:	2200      	movs	r2, #0
 800233e:	661a      	str	r2, [r3, #96]	@ 0x60
		 error_flags.pll_lock_status = 1;
 8002340:	4b05      	ldr	r3, [pc, #20]	@ (8002358 <check_if_PLL_locked+0x70>)
 8002342:	2201      	movs	r2, #1
 8002344:	721a      	strb	r2, [r3, #8]
	}
}
 8002346:	bf00      	nop
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20000004 	.word	0x20000004
 8002358:	200005fc 	.word	0x200005fc

0800235c <rms_calculation_to_be_placed_in_interrupt>:
#include "math.h"
#include "variables.h"


void rms_calculation_to_be_placed_in_interrupt(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
	rms_calculations.theta      = rms_calculations.theta_prev - pll.Theta;
 8002360:	4b65      	ldr	r3, [pc, #404]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002362:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8002366:	4b65      	ldr	r3, [pc, #404]	@ (80024fc <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 8002368:	edd3 7a01 	vldr	s15, [r3, #4]
 800236c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002370:	4b61      	ldr	r3, [pc, #388]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002372:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	rms_calculations.theta_prev = pll.Theta;
 8002376:	4b61      	ldr	r3, [pc, #388]	@ (80024fc <rms_calculation_to_be_placed_in_interrupt+0x1a0>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4a5f      	ldr	r2, [pc, #380]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800237c:	6353      	str	r3, [r2, #52]	@ 0x34

		if((rms_calculations.theta > 4) && (rms_calculations.busy_flag == 0))
 800237e:	4b5e      	ldr	r3, [pc, #376]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002380:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002384:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002388:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	dd47      	ble.n	8002422 <rms_calculation_to_be_placed_in_interrupt+0xc6>
 8002392:	4b59      	ldr	r3, [pc, #356]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002394:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002398:	b2db      	uxtb	r3, r3
 800239a:	f083 0301 	eor.w	r3, r3, #1
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d03e      	beq.n	8002422 <rms_calculation_to_be_placed_in_interrupt+0xc6>
		{

			final_squared_sum.Ia_sum = rms_calculations.Ia_sum;
 80023a4:	4b54      	ldr	r3, [pc, #336]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a55      	ldr	r2, [pc, #340]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023aa:	6193      	str	r3, [r2, #24]
			final_squared_sum.Ib_sum = rms_calculations.Ib_sum;
 80023ac:	4b52      	ldr	r3, [pc, #328]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	4a53      	ldr	r2, [pc, #332]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023b2:	61d3      	str	r3, [r2, #28]
			final_squared_sum.Ic_sum = rms_calculations.Ic_sum;
 80023b4:	4b50      	ldr	r3, [pc, #320]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	4a51      	ldr	r2, [pc, #324]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023ba:	6213      	str	r3, [r2, #32]
			final_squared_sum.Va_sum = rms_calculations.Va_sum;
 80023bc:	4b4e      	ldr	r3, [pc, #312]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023c2:	6253      	str	r3, [r2, #36]	@ 0x24
			final_squared_sum.Vb_sum = rms_calculations.Vb_sum;
 80023c4:	4b4c      	ldr	r3, [pc, #304]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023ca:	6293      	str	r3, [r2, #40]	@ 0x28
			final_squared_sum.Vc_sum = rms_calculations.Vc_sum;
 80023cc:	4b4a      	ldr	r3, [pc, #296]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d0:	4a4b      	ldr	r2, [pc, #300]	@ (8002500 <rms_calculation_to_be_placed_in_interrupt+0x1a4>)
 80023d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

			rms_calculations.final_N   = rms_calculations.n;
 80023d4:	4b48      	ldr	r3, [pc, #288]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023d8:	4a47      	ldr	r2, [pc, #284]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023da:	6413      	str	r3, [r2, #64]	@ 0x40
			rms_calculations.request   = 1;
 80023dc:	4b46      	ldr	r3, [pc, #280]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
			rms_calculations.busy_flag = 1;
 80023e4:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

			rms_calculations.Ia_sum = 0;
 80023ec:	4b42      	ldr	r3, [pc, #264]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023ee:	f04f 0200 	mov.w	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
			rms_calculations.Ib_sum = 0;
 80023f4:	4b40      	ldr	r3, [pc, #256]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	61da      	str	r2, [r3, #28]
			rms_calculations.Ic_sum = 0;
 80023fc:	4b3e      	ldr	r3, [pc, #248]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	621a      	str	r2, [r3, #32]
			rms_calculations.Va_sum = 0;
 8002404:	4b3c      	ldr	r3, [pc, #240]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	625a      	str	r2, [r3, #36]	@ 0x24
			rms_calculations.Vb_sum = 0;
 800240c:	4b3a      	ldr	r3, [pc, #232]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	629a      	str	r2, [r3, #40]	@ 0x28
			rms_calculations.Vc_sum = 0;
 8002414:	4b38      	ldr	r3, [pc, #224]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	62da      	str	r2, [r3, #44]	@ 0x2c

			rms_calculations.n = 0;
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800241e:	2200      	movs	r2, #0
 8002420:	63da      	str	r2, [r3, #60]	@ 0x3c
		}

		rms_calculations.Ia_sum = rms_calculations.Ia_sum + (rms_calculations.Ia * rms_calculations.Ia);
 8002422:	4b35      	ldr	r3, [pc, #212]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002424:	ed93 7a06 	vldr	s14, [r3, #24]
 8002428:	4b33      	ldr	r3, [pc, #204]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800242a:	edd3 6a00 	vldr	s13, [r3]
 800242e:	4b32      	ldr	r3, [pc, #200]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002430:	edd3 7a00 	vldr	s15, [r3]
 8002434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800243c:	4b2e      	ldr	r3, [pc, #184]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800243e:	edc3 7a06 	vstr	s15, [r3, #24]
		rms_calculations.Ib_sum = rms_calculations.Ib_sum + (rms_calculations.Ib * rms_calculations.Ib);
 8002442:	4b2d      	ldr	r3, [pc, #180]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002444:	ed93 7a07 	vldr	s14, [r3, #28]
 8002448:	4b2b      	ldr	r3, [pc, #172]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800244a:	edd3 6a01 	vldr	s13, [r3, #4]
 800244e:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002450:	edd3 7a01 	vldr	s15, [r3, #4]
 8002454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800245c:	4b26      	ldr	r3, [pc, #152]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800245e:	edc3 7a07 	vstr	s15, [r3, #28]
		rms_calculations.Ic_sum = rms_calculations.Ic_sum + (rms_calculations.Ic * rms_calculations.Ic);
 8002462:	4b25      	ldr	r3, [pc, #148]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002464:	ed93 7a08 	vldr	s14, [r3, #32]
 8002468:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800246a:	edd3 6a02 	vldr	s13, [r3, #8]
 800246e:	4b22      	ldr	r3, [pc, #136]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002470:	edd3 7a02 	vldr	s15, [r3, #8]
 8002474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247c:	4b1e      	ldr	r3, [pc, #120]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800247e:	edc3 7a08 	vstr	s15, [r3, #32]

		rms_calculations.Va_sum = rms_calculations.Va_sum + (rms_calculations.Va * rms_calculations.Va);
 8002482:	4b1d      	ldr	r3, [pc, #116]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002484:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002488:	4b1b      	ldr	r3, [pc, #108]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800248a:	edd3 6a03 	vldr	s13, [r3, #12]
 800248e:	4b1a      	ldr	r3, [pc, #104]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 8002490:	edd3 7a03 	vldr	s15, [r3, #12]
 8002494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249c:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 800249e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		rms_calculations.Vb_sum = rms_calculations.Vb_sum + (rms_calculations.Vb * rms_calculations.Vb);
 80024a2:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024a4:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80024a8:	4b13      	ldr	r3, [pc, #76]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024aa:	edd3 6a04 	vldr	s13, [r3, #16]
 80024ae:	4b12      	ldr	r3, [pc, #72]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80024b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024bc:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024be:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		rms_calculations.Vc_sum = rms_calculations.Vc_sum + (rms_calculations.Vc * rms_calculations.Vc);
 80024c2:	4b0d      	ldr	r3, [pc, #52]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024c4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80024c8:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024ca:	edd3 6a05 	vldr	s13, [r3, #20]
 80024ce:	4b0a      	ldr	r3, [pc, #40]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80024d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024de:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

		rms_calculations.n = rms_calculations.n+1;
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024e6:	3301      	adds	r3, #1
 80024e8:	4a03      	ldr	r2, [pc, #12]	@ (80024f8 <rms_calculation_to_be_placed_in_interrupt+0x19c>)
 80024ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	200004f4 	.word	0x200004f4
 80024fc:	20000004 	.word	0x20000004
 8002500:	20000538 	.word	0x20000538

08002504 <rms_calculation_to_be_placed_in_while_loop>:

void rms_calculation_to_be_placed_in_while_loop(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	if(rms_calculations.request == 1)
 8002508:	4b59      	ldr	r3, [pc, #356]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800250a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80ab 	beq.w	800266c <rms_calculation_to_be_placed_in_while_loop+0x168>
	{
		if(rms_calculations.final_N == 0)
 8002516:	4b56      	ldr	r3, [pc, #344]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	2b00      	cmp	r3, #0
 800251c:	d102      	bne.n	8002524 <rms_calculation_to_be_placed_in_while_loop+0x20>
		{
			rms_calculations.final_N = 1;
 800251e:	4b54      	ldr	r3, [pc, #336]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002520:	2201      	movs	r2, #1
 8002522:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	    avg_of_mean_square.Ia = final_squared_sum.Ia_sum/rms_calculations.final_N;
 8002524:	4b53      	ldr	r3, [pc, #332]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8002526:	edd3 6a06 	vldr	s13, [r3, #24]
 800252a:	4b51      	ldr	r3, [pc, #324]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800253a:	4b4f      	ldr	r3, [pc, #316]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800253c:	edc3 7a00 	vstr	s15, [r3]
	    avg_of_mean_square.Ib = final_squared_sum.Ib_sum/rms_calculations.final_N;
 8002540:	4b4c      	ldr	r3, [pc, #304]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8002542:	edd3 6a07 	vldr	s13, [r3, #28]
 8002546:	4b4a      	ldr	r3, [pc, #296]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002556:	4b48      	ldr	r3, [pc, #288]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8002558:	edc3 7a01 	vstr	s15, [r3, #4]
	    avg_of_mean_square.Ic = final_squared_sum.Ic_sum/rms_calculations.final_N;
 800255c:	4b45      	ldr	r3, [pc, #276]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800255e:	edd3 6a08 	vldr	s13, [r3, #32]
 8002562:	4b43      	ldr	r3, [pc, #268]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	ee07 3a90 	vmov	s15, r3
 800256a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800256e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002572:	4b41      	ldr	r3, [pc, #260]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8002574:	edc3 7a02 	vstr	s15, [r3, #8]

	    avg_of_mean_square.Va = final_squared_sum.Va_sum/rms_calculations.final_N;
 8002578:	4b3e      	ldr	r3, [pc, #248]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 800257a:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800257e:	4b3c      	ldr	r3, [pc, #240]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002582:	ee07 3a90 	vmov	s15, r3
 8002586:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800258a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800258e:	4b3a      	ldr	r3, [pc, #232]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8002590:	edc3 7a03 	vstr	s15, [r3, #12]
	    avg_of_mean_square.Vb = final_squared_sum.Vb_sum/rms_calculations.final_N;
 8002594:	4b37      	ldr	r3, [pc, #220]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 8002596:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800259a:	4b35      	ldr	r3, [pc, #212]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025aa:	4b33      	ldr	r3, [pc, #204]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80025ac:	edc3 7a04 	vstr	s15, [r3, #16]
	    avg_of_mean_square.Vc = final_squared_sum.Vc_sum/rms_calculations.final_N;
 80025b0:	4b30      	ldr	r3, [pc, #192]	@ (8002674 <rms_calculation_to_be_placed_in_while_loop+0x170>)
 80025b2:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80025b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	ee07 3a90 	vmov	s15, r3
 80025be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80025c8:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Ia_rms = sqrtf(avg_of_mean_square.Ia);
 80025cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80025ce:	edd3 7a00 	vldr	s15, [r3]
 80025d2:	eeb0 0a67 	vmov.f32	s0, s15
 80025d6:	f004 f8df 	bl	8006798 <sqrtf>
 80025da:	eef0 7a40 	vmov.f32	s15, s0
 80025de:	4b27      	ldr	r3, [pc, #156]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 80025e0:	edc3 7a03 	vstr	s15, [r3, #12]
	    rmsVal.Ib_rms = sqrtf(avg_of_mean_square.Ib);
 80025e4:	4b24      	ldr	r3, [pc, #144]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80025e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ea:	eeb0 0a67 	vmov.f32	s0, s15
 80025ee:	f004 f8d3 	bl	8006798 <sqrtf>
 80025f2:	eef0 7a40 	vmov.f32	s15, s0
 80025f6:	4b21      	ldr	r3, [pc, #132]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 80025f8:	edc3 7a04 	vstr	s15, [r3, #16]
	    rmsVal.Ic_rms = sqrtf(avg_of_mean_square.Ic);
 80025fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 80025fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002602:	eeb0 0a67 	vmov.f32	s0, s15
 8002606:	f004 f8c7 	bl	8006798 <sqrtf>
 800260a:	eef0 7a40 	vmov.f32	s15, s0
 800260e:	4b1b      	ldr	r3, [pc, #108]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8002610:	edc3 7a05 	vstr	s15, [r3, #20]

	    rmsVal.Va_rms = sqrtf(avg_of_mean_square.Va);
 8002614:	4b18      	ldr	r3, [pc, #96]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8002616:	edd3 7a03 	vldr	s15, [r3, #12]
 800261a:	eeb0 0a67 	vmov.f32	s0, s15
 800261e:	f004 f8bb 	bl	8006798 <sqrtf>
 8002622:	eef0 7a40 	vmov.f32	s15, s0
 8002626:	4b15      	ldr	r3, [pc, #84]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8002628:	edc3 7a00 	vstr	s15, [r3]
	    rmsVal.Vb_rms = sqrtf(avg_of_mean_square.Vb);
 800262c:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 800262e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002632:	eeb0 0a67 	vmov.f32	s0, s15
 8002636:	f004 f8af 	bl	8006798 <sqrtf>
 800263a:	eef0 7a40 	vmov.f32	s15, s0
 800263e:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8002640:	edc3 7a01 	vstr	s15, [r3, #4]
	    rmsVal.Vc_rms = sqrtf(avg_of_mean_square.Vc);
 8002644:	4b0c      	ldr	r3, [pc, #48]	@ (8002678 <rms_calculation_to_be_placed_in_while_loop+0x174>)
 8002646:	edd3 7a05 	vldr	s15, [r3, #20]
 800264a:	eeb0 0a67 	vmov.f32	s0, s15
 800264e:	f004 f8a3 	bl	8006798 <sqrtf>
 8002652:	eef0 7a40 	vmov.f32	s15, s0
 8002656:	4b09      	ldr	r3, [pc, #36]	@ (800267c <rms_calculation_to_be_placed_in_while_loop+0x178>)
 8002658:	edc3 7a02 	vstr	s15, [r3, #8]

		rms_calculations.request   = 0;
 800265c:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		rms_calculations.busy_flag = 0;
 8002664:	4b02      	ldr	r3, [pc, #8]	@ (8002670 <rms_calculation_to_be_placed_in_while_loop+0x16c>)
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}

}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}
 8002670:	200004f4 	.word	0x200004f4
 8002674:	20000538 	.word	0x20000538
 8002678:	2000057c 	.word	0x2000057c
 800267c:	20000594 	.word	0x20000594

08002680 <stateControl>:

/***********************************************************************/
// State Control Function
/***********************************************************************/
void stateControl(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
	switch(state)
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <stateControl+0x34>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d00c      	beq.n	80026a8 <stateControl+0x28>
 800268e:	2b02      	cmp	r3, #2
 8002690:	dc0c      	bgt.n	80026ac <stateControl+0x2c>
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <stateControl+0x1c>
 8002696:	2b01      	cmp	r3, #1
 8002698:	d003      	beq.n	80026a2 <stateControl+0x22>
	    	break;
	    }
	    default :
	    {

	    	break;
 800269a:	e007      	b.n	80026ac <stateControl+0x2c>
	    	state0_Control_Code();
 800269c:	f000 f80c 	bl	80026b8 <state0_Control_Code>
	    	break;
 80026a0:	e005      	b.n	80026ae <stateControl+0x2e>
	    	state1_Control_Code();
 80026a2:	f000 f95d 	bl	8002960 <state1_Control_Code>
	    	break;
 80026a6:	e002      	b.n	80026ae <stateControl+0x2e>
	    	break;
 80026a8:	bf00      	nop
 80026aa:	e000      	b.n	80026ae <stateControl+0x2e>
	    	break;
 80026ac:	bf00      	nop
	    }
	}
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000605 	.word	0x20000605

080026b8 <state0_Control_Code>:



// State0 Control Code
void state0_Control_Code(void){
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 80026bc:	4b9f      	ldr	r3, [pc, #636]	@ (800293c <state0_Control_Code+0x284>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d106      	bne.n	80026d2 <state0_Control_Code+0x1a>
	{

		//clears the flags------>
		counters.state_transistion_timer = 0;
 80026c4:	4b9e      	ldr	r3, [pc, #632]	@ (8002940 <state0_Control_Code+0x288>)
 80026c6:	f04f 0200 	mov.w	r2, #0
 80026ca:	605a      	str	r2, [r3, #4]
		first_time_state_entry  = 0;
 80026cc:	4b9b      	ldr	r3, [pc, #620]	@ (800293c <state0_Control_Code+0x284>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
	}
	if(RMS_GRID_VOLT_WITHIN_LIMITS)
 80026d2:	4b9c      	ldr	r3, [pc, #624]	@ (8002944 <state0_Control_Code+0x28c>)
 80026d4:	ed93 7a00 	vldr	s14, [r3]
 80026d8:	4b9b      	ldr	r3, [pc, #620]	@ (8002948 <state0_Control_Code+0x290>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e6:	d53c      	bpl.n	8002762 <state0_Control_Code+0xaa>
 80026e8:	4b96      	ldr	r3, [pc, #600]	@ (8002944 <state0_Control_Code+0x28c>)
 80026ea:	ed93 7a00 	vldr	s14, [r3]
 80026ee:	4b97      	ldr	r3, [pc, #604]	@ (800294c <state0_Control_Code+0x294>)
 80026f0:	edd3 7a00 	vldr	s15, [r3]
 80026f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fc:	dd31      	ble.n	8002762 <state0_Control_Code+0xaa>
 80026fe:	4b91      	ldr	r3, [pc, #580]	@ (8002944 <state0_Control_Code+0x28c>)
 8002700:	ed93 7a01 	vldr	s14, [r3, #4]
 8002704:	4b90      	ldr	r3, [pc, #576]	@ (8002948 <state0_Control_Code+0x290>)
 8002706:	edd3 7a01 	vldr	s15, [r3, #4]
 800270a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002712:	d526      	bpl.n	8002762 <state0_Control_Code+0xaa>
 8002714:	4b8b      	ldr	r3, [pc, #556]	@ (8002944 <state0_Control_Code+0x28c>)
 8002716:	ed93 7a01 	vldr	s14, [r3, #4]
 800271a:	4b8c      	ldr	r3, [pc, #560]	@ (800294c <state0_Control_Code+0x294>)
 800271c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002720:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002728:	dd1b      	ble.n	8002762 <state0_Control_Code+0xaa>
 800272a:	4b86      	ldr	r3, [pc, #536]	@ (8002944 <state0_Control_Code+0x28c>)
 800272c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002730:	4b85      	ldr	r3, [pc, #532]	@ (8002948 <state0_Control_Code+0x290>)
 8002732:	edd3 7a02 	vldr	s15, [r3, #8]
 8002736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	d510      	bpl.n	8002762 <state0_Control_Code+0xaa>
 8002740:	4b80      	ldr	r3, [pc, #512]	@ (8002944 <state0_Control_Code+0x28c>)
 8002742:	ed93 7a02 	vldr	s14, [r3, #8]
 8002746:	4b81      	ldr	r3, [pc, #516]	@ (800294c <state0_Control_Code+0x294>)
 8002748:	edd3 7a02 	vldr	s15, [r3, #8]
 800274c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002754:	dd05      	ble.n	8002762 <state0_Control_Code+0xaa>
	{
		error_flags.rms_grid_voltage  = 0;
 8002756:	4b7e      	ldr	r3, [pc, #504]	@ (8002950 <state0_Control_Code+0x298>)
 8002758:	2200      	movs	r2, #0
 800275a:	709a      	strb	r2, [r3, #2]
		error_flags.inst_grid_voltage = 0;
 800275c:	4b7c      	ldr	r3, [pc, #496]	@ (8002950 <state0_Control_Code+0x298>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
	}
	if(RMS_GRID_CURRENT_WITHIN_LIMITS)
 8002762:	4b78      	ldr	r3, [pc, #480]	@ (8002944 <state0_Control_Code+0x28c>)
 8002764:	ed93 7a03 	vldr	s14, [r3, #12]
 8002768:	4b77      	ldr	r3, [pc, #476]	@ (8002948 <state0_Control_Code+0x290>)
 800276a:	edd3 7a06 	vldr	s15, [r3, #24]
 800276e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002776:	d53c      	bpl.n	80027f2 <state0_Control_Code+0x13a>
 8002778:	4b72      	ldr	r3, [pc, #456]	@ (8002944 <state0_Control_Code+0x28c>)
 800277a:	ed93 7a03 	vldr	s14, [r3, #12]
 800277e:	4b73      	ldr	r3, [pc, #460]	@ (800294c <state0_Control_Code+0x294>)
 8002780:	edd3 7a06 	vldr	s15, [r3, #24]
 8002784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278c:	dd31      	ble.n	80027f2 <state0_Control_Code+0x13a>
 800278e:	4b6d      	ldr	r3, [pc, #436]	@ (8002944 <state0_Control_Code+0x28c>)
 8002790:	ed93 7a04 	vldr	s14, [r3, #16]
 8002794:	4b6c      	ldr	r3, [pc, #432]	@ (8002948 <state0_Control_Code+0x290>)
 8002796:	edd3 7a07 	vldr	s15, [r3, #28]
 800279a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800279e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a2:	d526      	bpl.n	80027f2 <state0_Control_Code+0x13a>
 80027a4:	4b67      	ldr	r3, [pc, #412]	@ (8002944 <state0_Control_Code+0x28c>)
 80027a6:	ed93 7a04 	vldr	s14, [r3, #16]
 80027aa:	4b68      	ldr	r3, [pc, #416]	@ (800294c <state0_Control_Code+0x294>)
 80027ac:	edd3 7a07 	vldr	s15, [r3, #28]
 80027b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b8:	dd1b      	ble.n	80027f2 <state0_Control_Code+0x13a>
 80027ba:	4b62      	ldr	r3, [pc, #392]	@ (8002944 <state0_Control_Code+0x28c>)
 80027bc:	ed93 7a05 	vldr	s14, [r3, #20]
 80027c0:	4b61      	ldr	r3, [pc, #388]	@ (8002948 <state0_Control_Code+0x290>)
 80027c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80027c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ce:	d510      	bpl.n	80027f2 <state0_Control_Code+0x13a>
 80027d0:	4b5c      	ldr	r3, [pc, #368]	@ (8002944 <state0_Control_Code+0x28c>)
 80027d2:	ed93 7a05 	vldr	s14, [r3, #20]
 80027d6:	4b5d      	ldr	r3, [pc, #372]	@ (800294c <state0_Control_Code+0x294>)
 80027d8:	edd3 7a08 	vldr	s15, [r3, #32]
 80027dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e4:	dd05      	ble.n	80027f2 <state0_Control_Code+0x13a>
	{
		error_flags.rms_grid_current  = 0;
 80027e6:	4b5a      	ldr	r3, [pc, #360]	@ (8002950 <state0_Control_Code+0x298>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	70da      	strb	r2, [r3, #3]
		error_flags.inst_grid_current = 0;
 80027ec:	4b58      	ldr	r3, [pc, #352]	@ (8002950 <state0_Control_Code+0x298>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	705a      	strb	r2, [r3, #1]
	}
	if(AVERAGE_DC_VOLT_WITHIN_LIMITS)
 80027f2:	4b58      	ldr	r3, [pc, #352]	@ (8002954 <state0_Control_Code+0x29c>)
 80027f4:	ed93 7a00 	vldr	s14, [r3]
 80027f8:	4b53      	ldr	r3, [pc, #332]	@ (8002948 <state0_Control_Code+0x290>)
 80027fa:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80027fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002806:	d510      	bpl.n	800282a <state0_Control_Code+0x172>
 8002808:	4b52      	ldr	r3, [pc, #328]	@ (8002954 <state0_Control_Code+0x29c>)
 800280a:	ed93 7a00 	vldr	s14, [r3]
 800280e:	4b4f      	ldr	r3, [pc, #316]	@ (800294c <state0_Control_Code+0x294>)
 8002810:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002814:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281c:	dd05      	ble.n	800282a <state0_Control_Code+0x172>
	{
		error_flags.Vdc_avg  = 0;
 800281e:	4b4c      	ldr	r3, [pc, #304]	@ (8002950 <state0_Control_Code+0x298>)
 8002820:	2200      	movs	r2, #0
 8002822:	719a      	strb	r2, [r3, #6]
		error_flags.Vdc_inst = 0;
 8002824:	4b4a      	ldr	r3, [pc, #296]	@ (8002950 <state0_Control_Code+0x298>)
 8002826:	2200      	movs	r2, #0
 8002828:	711a      	strb	r2, [r3, #4]
	}
	if(AVERAGE_DC_CURRENT_WITHIN_LIMITS)
 800282a:	4b4a      	ldr	r3, [pc, #296]	@ (8002954 <state0_Control_Code+0x29c>)
 800282c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002830:	4b45      	ldr	r3, [pc, #276]	@ (8002948 <state0_Control_Code+0x290>)
 8002832:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002836:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800283a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283e:	d510      	bpl.n	8002862 <state0_Control_Code+0x1aa>
 8002840:	4b44      	ldr	r3, [pc, #272]	@ (8002954 <state0_Control_Code+0x29c>)
 8002842:	ed93 7a01 	vldr	s14, [r3, #4]
 8002846:	4b41      	ldr	r3, [pc, #260]	@ (800294c <state0_Control_Code+0x294>)
 8002848:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800284c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002854:	dd05      	ble.n	8002862 <state0_Control_Code+0x1aa>
	{
		error_flags.Idc_avg  = 0;
 8002856:	4b3e      	ldr	r3, [pc, #248]	@ (8002950 <state0_Control_Code+0x298>)
 8002858:	2200      	movs	r2, #0
 800285a:	71da      	strb	r2, [r3, #7]
		error_flags.Idc_inst = 0;
 800285c:	4b3c      	ldr	r3, [pc, #240]	@ (8002950 <state0_Control_Code+0x298>)
 800285e:	2200      	movs	r2, #0
 8002860:	715a      	strb	r2, [r3, #5]
	}

	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 8002862:	4b3b      	ldr	r3, [pc, #236]	@ (8002950 <state0_Control_Code+0x298>)
 8002864:	789b      	ldrb	r3, [r3, #2]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	f083 0301 	eor.w	r3, r3, #1
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d05a      	beq.n	8002928 <state0_Control_Code+0x270>
 8002872:	4b37      	ldr	r3, [pc, #220]	@ (8002950 <state0_Control_Code+0x298>)
 8002874:	799b      	ldrb	r3, [r3, #6]
 8002876:	b2db      	uxtb	r3, r3
 8002878:	f083 0301 	eor.w	r3, r3, #1
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d052      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 8002882:	4b33      	ldr	r3, [pc, #204]	@ (8002950 <state0_Control_Code+0x298>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f083 0301 	eor.w	r3, r3, #1
 800288c:	b2db      	uxtb	r3, r3
	if(error_flags.rms_grid_voltage == 0 && error_flags.Vdc_avg == 0 &&
 800288e:	2b00      	cmp	r3, #0
 8002890:	d04a      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 8002892:	4b2f      	ldr	r3, [pc, #188]	@ (8002950 <state0_Control_Code+0x298>)
 8002894:	791b      	ldrb	r3, [r3, #4]
 8002896:	b2db      	uxtb	r3, r3
 8002898:	f083 0301 	eor.w	r3, r3, #1
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d042      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80028a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <state0_Control_Code+0x298>)
 80028a4:	78db      	ldrb	r3, [r3, #3]
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	f083 0301 	eor.w	r3, r3, #1
 80028ac:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_voltage== 0 && error_flags.Vdc_inst == 0 &&
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d03a      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80028b2:	4b27      	ldr	r3, [pc, #156]	@ (8002950 <state0_Control_Code+0x298>)
 80028b4:	79db      	ldrb	r3, [r3, #7]
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f083 0301 	eor.w	r3, r3, #1
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d032      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80028c2:	4b23      	ldr	r3, [pc, #140]	@ (8002950 <state0_Control_Code+0x298>)
 80028c4:	785b      	ldrb	r3, [r3, #1]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f083 0301 	eor.w	r3, r3, #1
 80028cc:	b2db      	uxtb	r3, r3
	   error_flags.rms_grid_current == 0 && error_flags.Idc_avg == 0 &&
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d02a      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80028d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002950 <state0_Control_Code+0x298>)
 80028d4:	795b      	ldrb	r3, [r3, #5]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	f083 0301 	eor.w	r3, r3, #1
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d022      	beq.n	8002928 <state0_Control_Code+0x270>
	   error_flags.pll_lock_status == 0 )
 80028e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002950 <state0_Control_Code+0x298>)
 80028e4:	7a1b      	ldrb	r3, [r3, #8]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	f083 0301 	eor.w	r3, r3, #1
 80028ec:	b2db      	uxtb	r3, r3
	   error_flags.inst_grid_current ==0 && error_flags.Idc_inst == 0 &&
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d01a      	beq.n	8002928 <state0_Control_Code+0x270>
	{
		counters.state_transistion_timer++;
 80028f2:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <state0_Control_Code+0x288>)
 80028f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80028f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002900:	4b0f      	ldr	r3, [pc, #60]	@ (8002940 <state0_Control_Code+0x288>)
 8002902:	edc3 7a01 	vstr	s15, [r3, #4]
		if(counters.state_transistion_timer >= 100000)
 8002906:	4b0e      	ldr	r3, [pc, #56]	@ (8002940 <state0_Control_Code+0x288>)
 8002908:	edd3 7a01 	vldr	s15, [r3, #4]
 800290c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002958 <state0_Control_Code+0x2a0>
 8002910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002918:	db0b      	blt.n	8002932 <state0_Control_Code+0x27a>
		{
			state = state1;
 800291a:	4b10      	ldr	r3, [pc, #64]	@ (800295c <state0_Control_Code+0x2a4>)
 800291c:	2201      	movs	r2, #1
 800291e:	701a      	strb	r2, [r3, #0]
			first_time_state_entry = 1;
 8002920:	4b06      	ldr	r3, [pc, #24]	@ (800293c <state0_Control_Code+0x284>)
 8002922:	2201      	movs	r2, #1
 8002924:	601a      	str	r2, [r3, #0]
		if(counters.state_transistion_timer >= 100000)
 8002926:	e004      	b.n	8002932 <state0_Control_Code+0x27a>
		}
	}
	else
	{
		counters.state_transistion_timer = 0;
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <state0_Control_Code+0x288>)
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	605a      	str	r2, [r3, #4]
	}
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	20000608 	.word	0x20000608
 8002940:	200004c4 	.word	0x200004c4
 8002944:	20000594 	.word	0x20000594
 8002948:	200000e4 	.word	0x200000e4
 800294c:	20000164 	.word	0x20000164
 8002950:	200005fc 	.word	0x200005fc
 8002954:	200005f4 	.word	0x200005f4
 8002958:	47c35000 	.word	0x47c35000
 800295c:	20000605 	.word	0x20000605

08002960 <state1_Control_Code>:



// State1 Control Code
void state1_Control_Code(void){
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	if(first_time_state_entry == 1)
 8002964:	4b17      	ldr	r3, [pc, #92]	@ (80029c4 <state1_Control_Code+0x64>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d123      	bne.n	80029b4 <state1_Control_Code+0x54>
	{

//		relayOn------>

		counters.state1_timer++;
 800296c:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <state1_Control_Code+0x68>)
 800296e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002972:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002976:	ee77 7a87 	vadd.f32	s15, s15, s14
 800297a:	4b13      	ldr	r3, [pc, #76]	@ (80029c8 <state1_Control_Code+0x68>)
 800297c:	edc3 7a02 	vstr	s15, [r3, #8]

		if(counters.state1_timer++ >= 50000)
 8002980:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <state1_Control_Code+0x68>)
 8002982:	edd3 7a02 	vldr	s15, [r3, #8]
 8002986:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800298a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800298e:	4b0e      	ldr	r3, [pc, #56]	@ (80029c8 <state1_Control_Code+0x68>)
 8002990:	ed83 7a02 	vstr	s14, [r3, #8]
 8002994:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80029cc <state1_Control_Code+0x6c>
 8002998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	da00      	bge.n	80029a4 <state1_Control_Code+0x44>
		voltageController();
		currentControlTriggered();
		dq_to_abc();

	}
}
 80029a2:	e00d      	b.n	80029c0 <state1_Control_Code+0x60>
			first_time_state_entry  = 0;
 80029a4:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <state1_Control_Code+0x64>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
			counters.state1_timer   = 0;
 80029aa:	4b07      	ldr	r3, [pc, #28]	@ (80029c8 <state1_Control_Code+0x68>)
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
}
 80029b2:	e005      	b.n	80029c0 <state1_Control_Code+0x60>
		voltageController();
 80029b4:	f000 fb94 	bl	80030e0 <voltageController>
		currentControlTriggered();
 80029b8:	f7fe faf6 	bl	8000fa8 <currentControlTriggered>
		dq_to_abc();
 80029bc:	f7fe fe1e 	bl	80015fc <dq_to_abc>
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000608 	.word	0x20000608
 80029c8:	200004c4 	.word	0x200004c4
 80029cc:	47435000 	.word	0x47435000

080029d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	4b10      	ldr	r3, [pc, #64]	@ (8002a1c <HAL_MspInit+0x4c>)
 80029dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029de:	4a0f      	ldr	r2, [pc, #60]	@ (8002a1c <HAL_MspInit+0x4c>)
 80029e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029e6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <HAL_MspInit+0x4c>)
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	603b      	str	r3, [r7, #0]
 80029f6:	4b09      	ldr	r3, [pc, #36]	@ (8002a1c <HAL_MspInit+0x4c>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	4a08      	ldr	r2, [pc, #32]	@ (8002a1c <HAL_MspInit+0x4c>)
 80029fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_MspInit+0x4c>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a0e:	2007      	movs	r0, #7
 8002a10:	f001 fa9e 	bl	8003f50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40023800 	.word	0x40023800

08002a20 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b08c      	sub	sp, #48	@ 0x30
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a4e      	ldr	r2, [pc, #312]	@ (8002b78 <HAL_ADC_MspInit+0x158>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	f040 8095 	bne.w	8002b6e <HAL_ADC_MspInit+0x14e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a44:	2300      	movs	r3, #0
 8002a46:	61bb      	str	r3, [r7, #24]
 8002a48:	4b4c      	ldr	r3, [pc, #304]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	4a4b      	ldr	r2, [pc, #300]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a52:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a54:	4b49      	ldr	r3, [pc, #292]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	61bb      	str	r3, [r7, #24]
 8002a5e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	4b45      	ldr	r3, [pc, #276]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	4a44      	ldr	r2, [pc, #272]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a6a:	f043 0304 	orr.w	r3, r3, #4
 8002a6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a70:	4b42      	ldr	r3, [pc, #264]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	4b3e      	ldr	r3, [pc, #248]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a84:	4a3d      	ldr	r2, [pc, #244]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a86:	f043 0301 	orr.w	r3, r3, #1
 8002a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	4b37      	ldr	r3, [pc, #220]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	4a36      	ldr	r2, [pc, #216]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002aa2:	f043 0302 	orr.w	r3, r3, #2
 8002aa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa8:	4b34      	ldr	r3, [pc, #208]	@ (8002b7c <HAL_ADC_MspInit+0x15c>)
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002ab4:	230f      	movs	r3, #15
 8002ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac0:	f107 031c 	add.w	r3, r7, #28
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	482e      	ldr	r0, [pc, #184]	@ (8002b80 <HAL_ADC_MspInit+0x160>)
 8002ac8:	f001 fed8 	bl	800487c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002acc:	2306      	movs	r3, #6
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4619      	mov	r1, r3
 8002ade:	4829      	ldr	r0, [pc, #164]	@ (8002b84 <HAL_ADC_MspInit+0x164>)
 8002ae0:	f001 fecc 	bl	800487c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af0:	f107 031c 	add.w	r3, r7, #28
 8002af4:	4619      	mov	r1, r3
 8002af6:	4824      	ldr	r0, [pc, #144]	@ (8002b88 <HAL_ADC_MspInit+0x168>)
 8002af8:	f001 fec0 	bl	800487c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002afc:	4b23      	ldr	r3, [pc, #140]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002afe:	4a24      	ldr	r2, [pc, #144]	@ (8002b90 <HAL_ADC_MspInit+0x170>)
 8002b00:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002b02:	4b22      	ldr	r3, [pc, #136]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b08:	4b20      	ldr	r3, [pc, #128]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b1a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b22:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b24:	4b19      	ldr	r3, [pc, #100]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b26:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b2a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b32:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002b34:	4b15      	ldr	r3, [pc, #84]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b36:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b3a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b3c:	4b13      	ldr	r3, [pc, #76]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b42:	4812      	ldr	r0, [pc, #72]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b44:	f001 fb2a 	bl	800419c <HAL_DMA_Init>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 8002b4e:	f7ff f9fd 	bl	8001f4c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a0d      	ldr	r2, [pc, #52]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b56:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b58:	4a0c      	ldr	r2, [pc, #48]	@ (8002b8c <HAL_ADC_MspInit+0x16c>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2100      	movs	r1, #0
 8002b62:	2012      	movs	r0, #18
 8002b64:	f001 f9ff 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002b68:	2012      	movs	r0, #18
 8002b6a:	f001 fa18 	bl	8003f9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b6e:	bf00      	nop
 8002b70:	3730      	adds	r7, #48	@ 0x30
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40012000 	.word	0x40012000
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40020800 	.word	0x40020800
 8002b84:	40020000 	.word	0x40020000
 8002b88:	40020400 	.word	0x40020400
 8002b8c:	200002d4 	.word	0x200002d4
 8002b90:	40026410 	.word	0x40026410

08002b94 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c20 <HAL_DAC_MspInit+0x8c>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d12f      	bne.n	8002c16 <HAL_DAC_MspInit+0x82>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	4b1a      	ldr	r3, [pc, #104]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	4a19      	ldr	r2, [pc, #100]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002bc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc6:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bce:	613b      	str	r3, [r7, #16]
 8002bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	4b13      	ldr	r3, [pc, #76]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bda:	4a12      	ldr	r2, [pc, #72]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be2:	4b10      	ldr	r3, [pc, #64]	@ (8002c24 <HAL_DAC_MspInit+0x90>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bee:	2330      	movs	r3, #48	@ 0x30
 8002bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfa:	f107 0314 	add.w	r3, r7, #20
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4809      	ldr	r0, [pc, #36]	@ (8002c28 <HAL_DAC_MspInit+0x94>)
 8002c02:	f001 fe3b 	bl	800487c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2100      	movs	r1, #0
 8002c0a:	2036      	movs	r0, #54	@ 0x36
 8002c0c:	f001 f9ab 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c10:	2036      	movs	r0, #54	@ 0x36
 8002c12:	f001 f9c4 	bl	8003f9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8002c16:	bf00      	nop
 8002c18:	3728      	adds	r7, #40	@ 0x28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40007400 	.word	0x40007400
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40020000 	.word	0x40020000

08002c2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c3c:	d116      	bne.n	8002c6c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	4b30      	ldr	r3, [pc, #192]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	4a2f      	ldr	r2, [pc, #188]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c48:	f043 0301 	orr.w	r3, r3, #1
 8002c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	201c      	movs	r0, #28
 8002c60:	f001 f981 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c64:	201c      	movs	r0, #28
 8002c66:	f001 f99a 	bl	8003f9e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002c6a:	e046      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a25      	ldr	r2, [pc, #148]	@ (8002d08 <HAL_TIM_Base_MspInit+0xdc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d116      	bne.n	8002ca4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	4b22      	ldr	r3, [pc, #136]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a21      	ldr	r2, [pc, #132]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c80:	f043 0302 	orr.w	r3, r3, #2
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b1f      	ldr	r3, [pc, #124]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2100      	movs	r1, #0
 8002c96:	201d      	movs	r0, #29
 8002c98:	f001 f965 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c9c:	201d      	movs	r0, #29
 8002c9e:	f001 f97e 	bl	8003f9e <HAL_NVIC_EnableIRQ>
}
 8002ca2:	e02a      	b.n	8002cfa <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM8)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a18      	ldr	r2, [pc, #96]	@ (8002d0c <HAL_TIM_Base_MspInit+0xe0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d125      	bne.n	8002cfa <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b14      	ldr	r3, [pc, #80]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb6:	4a13      	ldr	r2, [pc, #76]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cbe:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <HAL_TIM_Base_MspInit+0xd8>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2100      	movs	r1, #0
 8002cce:	202c      	movs	r0, #44	@ 0x2c
 8002cd0:	f001 f949 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002cd4:	202c      	movs	r0, #44	@ 0x2c
 8002cd6:	f001 f962 	bl	8003f9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002cda:	2200      	movs	r2, #0
 8002cdc:	2100      	movs	r1, #0
 8002cde:	202d      	movs	r0, #45	@ 0x2d
 8002ce0:	f001 f941 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002ce4:	202d      	movs	r0, #45	@ 0x2d
 8002ce6:	f001 f95a 	bl	8003f9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002cea:	2200      	movs	r2, #0
 8002cec:	2100      	movs	r1, #0
 8002cee:	202e      	movs	r0, #46	@ 0x2e
 8002cf0:	f001 f939 	bl	8003f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002cf4:	202e      	movs	r0, #46	@ 0x2e
 8002cf6:	f001 f952 	bl	8003f9e <HAL_NVIC_EnableIRQ>
}
 8002cfa:	bf00      	nop
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40000400 	.word	0x40000400
 8002d0c:	40010400 	.word	0x40010400

08002d10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	@ 0x28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a31      	ldr	r2, [pc, #196]	@ (8002df4 <HAL_TIM_MspPostInit+0xe4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d15b      	bne.n	8002dea <HAL_TIM_MspPostInit+0xda>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	4b30      	ldr	r3, [pc, #192]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d42:	4b2d      	ldr	r3, [pc, #180]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	613b      	str	r3, [r7, #16]
 8002d4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	4a28      	ldr	r2, [pc, #160]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d58:	f043 0302 	orr.w	r3, r3, #2
 8002d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d5e:	4b26      	ldr	r3, [pc, #152]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	4b22      	ldr	r3, [pc, #136]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	4a21      	ldr	r2, [pc, #132]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d74:	f043 0304 	orr.w	r3, r3, #4
 8002d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002df8 <HAL_TIM_MspPostInit+0xe8>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
    PB15     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002d96:	2303      	movs	r3, #3
 8002d98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9a:	f107 0314 	add.w	r3, r7, #20
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4816      	ldr	r0, [pc, #88]	@ (8002dfc <HAL_TIM_MspPostInit+0xec>)
 8002da2:	f001 fd6b 	bl	800487c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002da6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002db8:	2303      	movs	r3, #3
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbc:	f107 0314 	add.w	r3, r7, #20
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	480f      	ldr	r0, [pc, #60]	@ (8002e00 <HAL_TIM_MspPostInit+0xf0>)
 8002dc4:	f001 fd5a 	bl	800487c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002dc8:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dde:	f107 0314 	add.w	r3, r7, #20
 8002de2:	4619      	mov	r1, r3
 8002de4:	4807      	ldr	r0, [pc, #28]	@ (8002e04 <HAL_TIM_MspPostInit+0xf4>)
 8002de6:	f001 fd49 	bl	800487c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002dea:	bf00      	nop
 8002dec:	3728      	adds	r7, #40	@ 0x28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40010400 	.word	0x40010400
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020000 	.word	0x40020000
 8002e00:	40020400 	.word	0x40020400
 8002e04:	40020800 	.word	0x40020800

08002e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <NMI_Handler+0x4>

08002e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e14:	bf00      	nop
 8002e16:	e7fd      	b.n	8002e14 <HardFault_Handler+0x4>

08002e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <MemManage_Handler+0x4>

08002e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <BusFault_Handler+0x4>

08002e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <UsageFault_Handler+0x4>

08002e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e5e:	f000 fa4d 	bl	80032fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002e6c:	4802      	ldr	r0, [pc, #8]	@ (8002e78 <ADC_IRQHandler+0x10>)
 8002e6e:	f000 faa8 	bl	80033c2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	2000028c 	.word	0x2000028c

08002e7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e80:	4802      	ldr	r0, [pc, #8]	@ (8002e8c <TIM2_IRQHandler+0x10>)
 8002e82:	f002 fcdd 	bl	8005840 <HAL_TIM_IRQHandler>
//    currentControlTriggered();
//    dq_to_pwm();
//  }

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000348 	.word	0x20000348

08002e90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e94:	4856      	ldr	r0, [pc, #344]	@ (8002ff0 <TIM3_IRQHandler+0x160>)
 8002e96:	f002 fcd3 	bl	8005840 <HAL_TIM_IRQHandler>
//  }




  grid.Va = va_array[timer3_variables.sample_index];
 8002e9a:	4b56      	ldr	r3, [pc, #344]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a56      	ldr	r2, [pc, #344]	@ (8002ff8 <TIM3_IRQHandler+0x168>)
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a55      	ldr	r2, [pc, #340]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002ea8:	60d3      	str	r3, [r2, #12]
  grid.Vb = vb_array[timer3_variables.sample_index];
 8002eaa:	4b52      	ldr	r3, [pc, #328]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a54      	ldr	r2, [pc, #336]	@ (8003000 <TIM3_IRQHandler+0x170>)
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a51      	ldr	r2, [pc, #324]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002eb8:	6113      	str	r3, [r2, #16]
  grid.Vc = vc_array[timer3_variables.sample_index];
 8002eba:	4b4e      	ldr	r3, [pc, #312]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a51      	ldr	r2, [pc, #324]	@ (8003004 <TIM3_IRQHandler+0x174>)
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a4d      	ldr	r2, [pc, #308]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002ec8:	6153      	str	r3, [r2, #20]

  grid.Ia = ia_array[timer3_variables.sample_index];
 8002eca:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a4e      	ldr	r2, [pc, #312]	@ (8003008 <TIM3_IRQHandler+0x178>)
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4413      	add	r3, r2
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a49      	ldr	r2, [pc, #292]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002ed8:	6013      	str	r3, [r2, #0]
  grid.Ib = ib_array[timer3_variables.sample_index];
 8002eda:	4b46      	ldr	r3, [pc, #280]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a4b      	ldr	r2, [pc, #300]	@ (800300c <TIM3_IRQHandler+0x17c>)
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a45      	ldr	r2, [pc, #276]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002ee8:	6053      	str	r3, [r2, #4]
  grid.Ic = ic_array[timer3_variables.sample_index];
 8002eea:	4b42      	ldr	r3, [pc, #264]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a48      	ldr	r2, [pc, #288]	@ (8003010 <TIM3_IRQHandler+0x180>)
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a41      	ldr	r2, [pc, #260]	@ (8002ffc <TIM3_IRQHandler+0x16c>)
 8002ef8:	6093      	str	r3, [r2, #8]

  // for instantaneous values
  instVal.Va_inst = va_array[timer3_variables.sample_index];
 8002efa:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a3e      	ldr	r2, [pc, #248]	@ (8002ff8 <TIM3_IRQHandler+0x168>)
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a43      	ldr	r2, [pc, #268]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f08:	6013      	str	r3, [r2, #0]
  instVal.Vb_inst = vb_array[timer3_variables.sample_index];
 8002f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a3c      	ldr	r2, [pc, #240]	@ (8003000 <TIM3_IRQHandler+0x170>)
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a3f      	ldr	r2, [pc, #252]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f18:	6053      	str	r3, [r2, #4]
  instVal.Vc_inst = vc_array[timer3_variables.sample_index];
 8002f1a:	4b36      	ldr	r3, [pc, #216]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a39      	ldr	r2, [pc, #228]	@ (8003004 <TIM3_IRQHandler+0x174>)
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a3b      	ldr	r2, [pc, #236]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f28:	6093      	str	r3, [r2, #8]

  instVal.Ia_inst = ia_array[timer3_variables.sample_index];
 8002f2a:	4b32      	ldr	r3, [pc, #200]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a36      	ldr	r2, [pc, #216]	@ (8003008 <TIM3_IRQHandler+0x178>)
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a37      	ldr	r2, [pc, #220]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f38:	60d3      	str	r3, [r2, #12]
  instVal.Ib_inst = ib_array[timer3_variables.sample_index];
 8002f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a33      	ldr	r2, [pc, #204]	@ (800300c <TIM3_IRQHandler+0x17c>)
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a33      	ldr	r2, [pc, #204]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f48:	6113      	str	r3, [r2, #16]
  instVal.Ic_inst = ic_array[timer3_variables.sample_index];
 8002f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a30      	ldr	r2, [pc, #192]	@ (8003010 <TIM3_IRQHandler+0x180>)
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a2f      	ldr	r2, [pc, #188]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f58:	6153      	str	r3, [r2, #20]

  instVal.Vdc_inst = 400;
 8002f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f5c:	4a2e      	ldr	r2, [pc, #184]	@ (8003018 <TIM3_IRQHandler+0x188>)
 8002f5e:	619a      	str	r2, [r3, #24]
  instVal.Idc_inst = 100;
 8002f60:	4b2c      	ldr	r3, [pc, #176]	@ (8003014 <TIM3_IRQHandler+0x184>)
 8002f62:	4a2e      	ldr	r2, [pc, #184]	@ (800301c <TIM3_IRQHandler+0x18c>)
 8002f64:	61da      	str	r2, [r3, #28]

  // for average calculation
  avg_calculations.Vdc = 300;
 8002f66:	4b2e      	ldr	r3, [pc, #184]	@ (8003020 <TIM3_IRQHandler+0x190>)
 8002f68:	4a2e      	ldr	r2, [pc, #184]	@ (8003024 <TIM3_IRQHandler+0x194>)
 8002f6a:	601a      	str	r2, [r3, #0]
  avg_calculations.Idc = 100;
 8002f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003020 <TIM3_IRQHandler+0x190>)
 8002f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800301c <TIM3_IRQHandler+0x18c>)
 8002f70:	605a      	str	r2, [r3, #4]

  // for rms calculation
  rms_calculations.Va = va_array[timer3_variables.sample_index];
 8002f72:	4b20      	ldr	r3, [pc, #128]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a20      	ldr	r2, [pc, #128]	@ (8002ff8 <TIM3_IRQHandler+0x168>)
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002f80:	60d3      	str	r3, [r2, #12]
  rms_calculations.Vb = vb_array[timer3_variables.sample_index];
 8002f82:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a1e      	ldr	r2, [pc, #120]	@ (8003000 <TIM3_IRQHandler+0x170>)
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a26      	ldr	r2, [pc, #152]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002f90:	6113      	str	r3, [r2, #16]
  rms_calculations.Vc = vc_array[timer3_variables.sample_index];
 8002f92:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a1b      	ldr	r2, [pc, #108]	@ (8003004 <TIM3_IRQHandler+0x174>)
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a22      	ldr	r2, [pc, #136]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002fa0:	6153      	str	r3, [r2, #20]

  rms_calculations.Ia = ia_array[timer3_variables.sample_index];
 8002fa2:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a18      	ldr	r2, [pc, #96]	@ (8003008 <TIM3_IRQHandler+0x178>)
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a1e      	ldr	r2, [pc, #120]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002fb0:	6013      	str	r3, [r2, #0]
  rms_calculations.Ib = ib_array[timer3_variables.sample_index];
 8002fb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a15      	ldr	r2, [pc, #84]	@ (800300c <TIM3_IRQHandler+0x17c>)
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002fc0:	6053      	str	r3, [r2, #4]
  rms_calculations.Ic = ic_array[timer3_variables.sample_index];
 8002fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a12      	ldr	r2, [pc, #72]	@ (8003010 <TIM3_IRQHandler+0x180>)
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a16      	ldr	r2, [pc, #88]	@ (8003028 <TIM3_IRQHandler+0x198>)
 8002fd0:	6093      	str	r3, [r2, #8]


//
  timer3_variables.sample_index = (timer3_variables.sample_index + 1);
 8002fd2:	4b08      	ldr	r3, [pc, #32]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	4a06      	ldr	r2, [pc, #24]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fda:	6013      	str	r3, [r2, #0]

  if(timer3_variables.sample_index > 359){
 8002fdc:	4b05      	ldr	r3, [pc, #20]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8002fe4:	db02      	blt.n	8002fec <TIM3_IRQHandler+0x15c>
  	timer3_variables.sample_index = 0;
 8002fe6:	4b03      	ldr	r3, [pc, #12]	@ (8002ff4 <TIM3_IRQHandler+0x164>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
//
//  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
//  HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);

  /* USER CODE END TIM3_IRQn 1 */
}
 8002fec:	bf00      	nop
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	20000390 	.word	0x20000390
 8002ff4:	2000009c 	.word	0x2000009c
 8002ff8:	080072ec 	.word	0x080072ec
 8002ffc:	2000006c 	.word	0x2000006c
 8003000:	0800788c 	.word	0x0800788c
 8003004:	08007e2c 	.word	0x08007e2c
 8003008:	080083cc 	.word	0x080083cc
 800300c:	0800896c 	.word	0x0800896c
 8003010:	08008f0c 	.word	0x08008f0c
 8003014:	200004d4 	.word	0x200004d4
 8003018:	43c80000 	.word	0x43c80000
 800301c:	42c80000 	.word	0x42c80000
 8003020:	200005ac 	.word	0x200005ac
 8003024:	43960000 	.word	0x43960000
 8003028:	200004f4 	.word	0x200004f4

0800302c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003030:	480d      	ldr	r0, [pc, #52]	@ (8003068 <TIM8_UP_TIM13_IRQHandler+0x3c>)
 8003032:	f002 fc05 	bl	8005840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  adcReadings();
 8003036:	f7fd fd71 	bl	8000b1c <adcReadings>
  Counters();
 800303a:	f7fd ff79 	bl	8000f30 <Counters>
  PLL();
 800303e:	f7fe ff8b 	bl	8001f58 <PLL>
  abc_to_dq();
 8003042:	f7fd fceb 	bl	8000a1c <abc_to_dq>
  check_if_PLL_locked();
 8003046:	f7ff f94f 	bl	80022e8 <check_if_PLL_locked>
  rms_calculation_to_be_placed_in_interrupt();
 800304a:	f7ff f987 	bl	800235c <rms_calculation_to_be_placed_in_interrupt>
  average_calculation_to_be_placed_in_interrupt();
 800304e:	f7fd fecd 	bl	8000dec <average_calculation_to_be_placed_in_interrupt>

  instantaneousDiagnostics();
 8003052:	f7fe f8c7 	bl	80011e4 <instantaneousDiagnostics>
  rmsDiagnostics();
 8003056:	f7fe f9c1 	bl	80013dc <rmsDiagnostics>
  averageDiagnostics();
 800305a:	f7fe fa73 	bl	8001544 <averageDiagnostics>
  stateControl();
 800305e:	f7ff fb0f 	bl	8002680 <stateControl>

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200003d8 	.word	0x200003d8

0800306c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003070:	4802      	ldr	r0, [pc, #8]	@ (800307c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003072:	f002 fbe5 	bl	8005840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	200003d8 	.word	0x200003d8

08003080 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003084:	4802      	ldr	r0, [pc, #8]	@ (8003090 <TIM8_CC_IRQHandler+0x10>)
 8003086:	f002 fbdb 	bl	8005840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	200003d8 	.word	0x200003d8

08003094 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003098:	4802      	ldr	r0, [pc, #8]	@ (80030a4 <TIM6_DAC_IRQHandler+0x10>)
 800309a:	f000 ffbc 	bl	8004016 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000334 	.word	0x20000334

080030a8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030ac:	4802      	ldr	r0, [pc, #8]	@ (80030b8 <DMA2_Stream0_IRQHandler+0x10>)
 80030ae:	f001 f97b 	bl	80043a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	200002d4 	.word	0x200002d4

080030bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <SystemInit+0x20>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c6:	4a05      	ldr	r2, [pc, #20]	@ (80030dc <SystemInit+0x20>)
 80030c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <voltageController>:
#include "math.h"
#include "variables.h"
#include <stdbool.h>


void voltageController(void){
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

	// Voltage error
	voltage_ctrl.error = voltage_ctrl.Vdc_ref - voltage_ctrl.Vdc_actual;
 80030e4:	4b43      	ldr	r3, [pc, #268]	@ (80031f4 <voltageController+0x114>)
 80030e6:	ed93 7a00 	vldr	s14, [r3]
 80030ea:	4b42      	ldr	r3, [pc, #264]	@ (80031f4 <voltageController+0x114>)
 80030ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80030f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f4:	4b3f      	ldr	r3, [pc, #252]	@ (80031f4 <voltageController+0x114>)
 80030f6:	edc3 7a08 	vstr	s15, [r3, #32]

	// Proportional term
	voltage_ctrl.P_term = voltage_ctrl.Kp * voltage_ctrl.error;
 80030fa:	4b3e      	ldr	r3, [pc, #248]	@ (80031f4 <voltageController+0x114>)
 80030fc:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003100:	4b3c      	ldr	r3, [pc, #240]	@ (80031f4 <voltageController+0x114>)
 8003102:	edd3 7a08 	vldr	s15, [r3, #32]
 8003106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800310a:	4b3a      	ldr	r3, [pc, #232]	@ (80031f4 <voltageController+0x114>)
 800310c:	edc3 7a07 	vstr	s15, [r3, #28]

    // Compute integral term candidate
	voltage_ctrl.I_term_candidate = voltage_ctrl.Ki * (voltage_ctrl.integral_error + voltage_ctrl.error * pll.Ts);
 8003110:	4b38      	ldr	r3, [pc, #224]	@ (80031f4 <voltageController+0x114>)
 8003112:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003116:	4b37      	ldr	r3, [pc, #220]	@ (80031f4 <voltageController+0x114>)
 8003118:	edd3 6a05 	vldr	s13, [r3, #20]
 800311c:	4b35      	ldr	r3, [pc, #212]	@ (80031f4 <voltageController+0x114>)
 800311e:	ed93 6a08 	vldr	s12, [r3, #32]
 8003122:	4b35      	ldr	r3, [pc, #212]	@ (80031f8 <voltageController+0x118>)
 8003124:	edd3 7a00 	vldr	s15, [r3]
 8003128:	ee66 7a27 	vmul.f32	s15, s12, s15
 800312c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003134:	4b2f      	ldr	r3, [pc, #188]	@ (80031f4 <voltageController+0x114>)
 8003136:	edc3 7a06 	vstr	s15, [r3, #24]
//		voltage.I_term_clamped = -(voltage.Id_ref_max) - voltage.P_term;
//	 } else {
//		voltage.I_term_clamped = voltage.I_term_candidate;
//	 }

	if(voltage_ctrl.I_term_candidate > 10){
 800313a:	4b2e      	ldr	r3, [pc, #184]	@ (80031f4 <voltageController+0x114>)
 800313c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003140:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	dd03      	ble.n	8003156 <voltageController+0x76>
		voltage_ctrl.I_term_candidate = 10;
 800314e:	4b29      	ldr	r3, [pc, #164]	@ (80031f4 <voltageController+0x114>)
 8003150:	4a2a      	ldr	r2, [pc, #168]	@ (80031fc <voltageController+0x11c>)
 8003152:	619a      	str	r2, [r3, #24]
 8003154:	e00c      	b.n	8003170 <voltageController+0x90>
	}else if(voltage_ctrl.I_term_candidate < -10){
 8003156:	4b27      	ldr	r3, [pc, #156]	@ (80031f4 <voltageController+0x114>)
 8003158:	edd3 7a06 	vldr	s15, [r3, #24]
 800315c:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8003160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003168:	d502      	bpl.n	8003170 <voltageController+0x90>
		voltage_ctrl.I_term_candidate = -10;
 800316a:	4b22      	ldr	r3, [pc, #136]	@ (80031f4 <voltageController+0x114>)
 800316c:	4a24      	ldr	r2, [pc, #144]	@ (8003200 <voltageController+0x120>)
 800316e:	619a      	str	r2, [r3, #24]
	}


	// update integral state from clamped I_term
	voltage_ctrl.integral_error = voltage_ctrl.I_term_candidate / voltage_ctrl.Ki;
 8003170:	4b20      	ldr	r3, [pc, #128]	@ (80031f4 <voltageController+0x114>)
 8003172:	edd3 6a06 	vldr	s13, [r3, #24]
 8003176:	4b1f      	ldr	r3, [pc, #124]	@ (80031f4 <voltageController+0x114>)
 8003178:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800317c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003180:	4b1c      	ldr	r3, [pc, #112]	@ (80031f4 <voltageController+0x114>)
 8003182:	edc3 7a05 	vstr	s15, [r3, #20]


	// Final PI controller output
    voltage_ctrl.Id_ref = voltage_ctrl.P_term + voltage_ctrl.I_term_candidate;
 8003186:	4b1b      	ldr	r3, [pc, #108]	@ (80031f4 <voltageController+0x114>)
 8003188:	ed93 7a07 	vldr	s14, [r3, #28]
 800318c:	4b19      	ldr	r3, [pc, #100]	@ (80031f4 <voltageController+0x114>)
 800318e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003196:	4b17      	ldr	r3, [pc, #92]	@ (80031f4 <voltageController+0x114>)
 8003198:	edc3 7a03 	vstr	s15, [r3, #12]

	// Final output safety clamp (should already be within range)
	if (voltage_ctrl.Id_ref > voltage_ctrl.Id_ref_max) {
 800319c:	4b15      	ldr	r3, [pc, #84]	@ (80031f4 <voltageController+0x114>)
 800319e:	ed93 7a03 	vldr	s14, [r3, #12]
 80031a2:	4b14      	ldr	r3, [pc, #80]	@ (80031f4 <voltageController+0x114>)
 80031a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80031a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b0:	dd04      	ble.n	80031bc <voltageController+0xdc>
		voltage_ctrl.Id_ref = voltage_ctrl.Id_ref_max;
 80031b2:	4b10      	ldr	r3, [pc, #64]	@ (80031f4 <voltageController+0x114>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	4a0f      	ldr	r2, [pc, #60]	@ (80031f4 <voltageController+0x114>)
 80031b8:	60d3      	str	r3, [r2, #12]
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
	 }

	 //   return Id_ref;
}
 80031ba:	e015      	b.n	80031e8 <voltageController+0x108>
	 } else if (voltage_ctrl.Id_ref < -(voltage_ctrl.Id_ref_max)) {
 80031bc:	4b0d      	ldr	r3, [pc, #52]	@ (80031f4 <voltageController+0x114>)
 80031be:	ed93 7a03 	vldr	s14, [r3, #12]
 80031c2:	4b0c      	ldr	r3, [pc, #48]	@ (80031f4 <voltageController+0x114>)
 80031c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80031c8:	eef1 7a67 	vneg.f32	s15, s15
 80031cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d4:	d400      	bmi.n	80031d8 <voltageController+0xf8>
}
 80031d6:	e007      	b.n	80031e8 <voltageController+0x108>
	    voltage_ctrl.Id_ref = -(voltage_ctrl.Id_ref_max);
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <voltageController+0x114>)
 80031da:	edd3 7a02 	vldr	s15, [r3, #8]
 80031de:	eef1 7a67 	vneg.f32	s15, s15
 80031e2:	4b04      	ldr	r3, [pc, #16]	@ (80031f4 <voltageController+0x114>)
 80031e4:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80031e8:	bf00      	nop
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	200001a4 	.word	0x200001a4
 80031f8:	20000004 	.word	0x20000004
 80031fc:	41200000 	.word	0x41200000
 8003200:	c1200000 	.word	0xc1200000

08003204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003204:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800323c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003208:	f7ff ff58 	bl	80030bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800320c:	480c      	ldr	r0, [pc, #48]	@ (8003240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800320e:	490d      	ldr	r1, [pc, #52]	@ (8003244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003210:	4a0d      	ldr	r2, [pc, #52]	@ (8003248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003214:	e002      	b.n	800321c <LoopCopyDataInit>

08003216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800321a:	3304      	adds	r3, #4

0800321c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800321c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800321e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003220:	d3f9      	bcc.n	8003216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003222:	4a0a      	ldr	r2, [pc, #40]	@ (800324c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003224:	4c0a      	ldr	r4, [pc, #40]	@ (8003250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003228:	e001      	b.n	800322e <LoopFillZerobss>

0800322a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800322a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800322c:	3204      	adds	r2, #4

0800322e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800322e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003230:	d3fb      	bcc.n	800322a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003232:	f003 fa8d 	bl	8006750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003236:	f7fe fb33 	bl	80018a0 <main>
  bx  lr    
 800323a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800323c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003244:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8003248:	08009894 	.word	0x08009894
  ldr r2, =_sbss
 800324c:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8003250:	2000076c 	.word	0x2000076c

08003254 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003254:	e7fe      	b.n	8003254 <CAN1_RX0_IRQHandler>
	...

08003258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800325c:	4b0e      	ldr	r3, [pc, #56]	@ (8003298 <HAL_Init+0x40>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0d      	ldr	r2, [pc, #52]	@ (8003298 <HAL_Init+0x40>)
 8003262:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003266:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003268:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_Init+0x40>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	@ (8003298 <HAL_Init+0x40>)
 800326e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003272:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003274:	4b08      	ldr	r3, [pc, #32]	@ (8003298 <HAL_Init+0x40>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a07      	ldr	r2, [pc, #28]	@ (8003298 <HAL_Init+0x40>)
 800327a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800327e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003280:	2003      	movs	r0, #3
 8003282:	f000 fe65 	bl	8003f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003286:	2000      	movs	r0, #0
 8003288:	f000 f808 	bl	800329c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800328c:	f7ff fba0 	bl	80029d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	40023c00 	.word	0x40023c00

0800329c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032a4:	4b12      	ldr	r3, [pc, #72]	@ (80032f0 <HAL_InitTick+0x54>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <HAL_InitTick+0x58>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	4619      	mov	r1, r3
 80032ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80032b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ba:	4618      	mov	r0, r3
 80032bc:	f000 fe7d 	bl	8003fba <HAL_SYSTICK_Config>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e00e      	b.n	80032e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b0f      	cmp	r3, #15
 80032ce:	d80a      	bhi.n	80032e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032d0:	2200      	movs	r2, #0
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	f04f 30ff 	mov.w	r0, #4294967295
 80032d8:	f000 fe45 	bl	8003f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032dc:	4a06      	ldr	r2, [pc, #24]	@ (80032f8 <HAL_InitTick+0x5c>)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
 80032e4:	e000      	b.n	80032e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20000000 	.word	0x20000000
 80032f4:	2000021c 	.word	0x2000021c
 80032f8:	20000218 	.word	0x20000218

080032fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003300:	4b06      	ldr	r3, [pc, #24]	@ (800331c <HAL_IncTick+0x20>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	461a      	mov	r2, r3
 8003306:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <HAL_IncTick+0x24>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4413      	add	r3, r2
 800330c:	4a04      	ldr	r2, [pc, #16]	@ (8003320 <HAL_IncTick+0x24>)
 800330e:	6013      	str	r3, [r2, #0]
}
 8003310:	bf00      	nop
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	2000021c 	.word	0x2000021c
 8003320:	20000630 	.word	0x20000630

08003324 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  return uwTick;
 8003328:	4b03      	ldr	r3, [pc, #12]	@ (8003338 <HAL_GetTick+0x14>)
 800332a:	681b      	ldr	r3, [r3, #0]
}
 800332c:	4618      	mov	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000630 	.word	0x20000630

0800333c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e033      	b.n	80033ba <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	2b00      	cmp	r3, #0
 8003358:	d109      	bne.n	800336e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff fb60 	bl	8002a20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f003 0310 	and.w	r3, r3, #16
 8003376:	2b00      	cmp	r3, #0
 8003378:	d118      	bne.n	80033ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003382:	f023 0302 	bic.w	r3, r3, #2
 8003386:	f043 0202 	orr.w	r2, r3, #2
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb86 	bl	8003aa0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339e:	f023 0303 	bic.w	r3, r3, #3
 80033a2:	f043 0201 	orr.w	r2, r3, #1
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80033aa:	e001      	b.n	80033b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b086      	sub	sp, #24
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d049      	beq.n	800348c <HAL_ADC_IRQHandler+0xca>
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d046      	beq.n	800348c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	f003 0310 	and.w	r3, r3, #16
 8003406:	2b00      	cmp	r3, #0
 8003408:	d105      	bne.n	8003416 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d12b      	bne.n	800347c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003428:	2b00      	cmp	r3, #0
 800342a:	d127      	bne.n	800347c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003432:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003436:	2b00      	cmp	r3, #0
 8003438:	d006      	beq.n	8003448 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003444:	2b00      	cmp	r3, #0
 8003446:	d119      	bne.n	800347c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0220 	bic.w	r2, r2, #32
 8003456:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d105      	bne.n	800347c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	f043 0201 	orr.w	r2, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 f9c5 	bl	800380c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f06f 0212 	mvn.w	r2, #18
 800348a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800349a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d057      	beq.n	8003552 <HAL_ADC_IRQHandler+0x190>
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d054      	beq.n	8003552 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d105      	bne.n	80034c0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d139      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d006      	beq.n	80034ea <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d12b      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d124      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003502:	2b00      	cmp	r3, #0
 8003504:	d11d      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800350a:	2b00      	cmp	r3, #0
 800350c:	d119      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800351c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003532:	2b00      	cmp	r3, #0
 8003534:	d105      	bne.n	8003542 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	f043 0201 	orr.w	r2, r3, #1
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 fc2a 	bl	8003d9c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 020c 	mvn.w	r2, #12
 8003550:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003560:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d017      	beq.n	8003598 <HAL_ADC_IRQHandler+0x1d6>
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d014      	beq.n	8003598 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b01      	cmp	r3, #1
 800357a:	d10d      	bne.n	8003598 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f953 	bl	8003834 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f06f 0201 	mvn.w	r2, #1
 8003596:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035a6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d015      	beq.n	80035da <HAL_ADC_IRQHandler+0x218>
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d012      	beq.n	80035da <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b8:	f043 0202 	orr.w	r2, r3, #2
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0220 	mvn.w	r2, #32
 80035c8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f93c 	bl	8003848 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0220 	mvn.w	r2, #32
 80035d8:	601a      	str	r2, [r3, #0]
  }
}
 80035da:	bf00      	nop
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b088      	sub	sp, #32
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d101      	bne.n	8003606 <HAL_ADC_Start_DMA+0x22>
 8003602:	2302      	movs	r3, #2
 8003604:	e0eb      	b.n	80037de <HAL_ADC_Start_DMA+0x1fa>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b01      	cmp	r3, #1
 800361a:	d018      	beq.n	800364e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689a      	ldr	r2, [r3, #8]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800362c:	4b6e      	ldr	r3, [pc, #440]	@ (80037e8 <HAL_ADC_Start_DMA+0x204>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a6e      	ldr	r2, [pc, #440]	@ (80037ec <HAL_ADC_Start_DMA+0x208>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	0c9a      	lsrs	r2, r3, #18
 8003638:	4613      	mov	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4413      	add	r3, r2
 800363e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003640:	e002      	b.n	8003648 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	3b01      	subs	r3, #1
 8003646:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f9      	bne.n	8003642 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800365c:	d107      	bne.n	800366e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800366c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b01      	cmp	r3, #1
 800367a:	f040 80a3 	bne.w	80037c4 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003686:	f023 0301 	bic.w	r3, r3, #1
 800368a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036bc:	d106      	bne.n	80036cc <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c2:	f023 0206 	bic.w	r2, r3, #6
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	645a      	str	r2, [r3, #68]	@ 0x44
 80036ca:	e002      	b.n	80036d2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036da:	4b45      	ldr	r3, [pc, #276]	@ (80037f0 <HAL_ADC_Start_DMA+0x20c>)
 80036dc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e2:	4a44      	ldr	r2, [pc, #272]	@ (80037f4 <HAL_ADC_Start_DMA+0x210>)
 80036e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ea:	4a43      	ldr	r2, [pc, #268]	@ (80037f8 <HAL_ADC_Start_DMA+0x214>)
 80036ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f2:	4a42      	ldr	r2, [pc, #264]	@ (80037fc <HAL_ADC_Start_DMA+0x218>)
 80036f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80036fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800370e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800371e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	334c      	adds	r3, #76	@ 0x4c
 800372a:	4619      	mov	r1, r3
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f000 fde2 	bl	80042f8 <HAL_DMA_Start_IT>
 8003734:	4603      	mov	r3, r0
 8003736:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 031f 	and.w	r3, r3, #31
 8003740:	2b00      	cmp	r3, #0
 8003742:	d12a      	bne.n	800379a <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a2d      	ldr	r2, [pc, #180]	@ (8003800 <HAL_ADC_Start_DMA+0x21c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d015      	beq.n	800377a <HAL_ADC_Start_DMA+0x196>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a2c      	ldr	r2, [pc, #176]	@ (8003804 <HAL_ADC_Start_DMA+0x220>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d105      	bne.n	8003764 <HAL_ADC_Start_DMA+0x180>
 8003758:	4b25      	ldr	r3, [pc, #148]	@ (80037f0 <HAL_ADC_Start_DMA+0x20c>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 031f 	and.w	r3, r3, #31
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00a      	beq.n	800377a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a27      	ldr	r2, [pc, #156]	@ (8003808 <HAL_ADC_Start_DMA+0x224>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d136      	bne.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
 800376e:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_ADC_Start_DMA+0x20c>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f003 0310 	and.w	r3, r3, #16
 8003776:	2b00      	cmp	r3, #0
 8003778:	d130      	bne.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d129      	bne.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	e020      	b.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a18      	ldr	r2, [pc, #96]	@ (8003800 <HAL_ADC_Start_DMA+0x21c>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d11b      	bne.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d114      	bne.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80037c0:	609a      	str	r2, [r3, #8]
 80037c2:	e00b      	b.n	80037dc <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	f043 0210 	orr.w	r2, r3, #16
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d4:	f043 0201 	orr.w	r2, r3, #1
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80037dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000000 	.word	0x20000000
 80037ec:	431bde83 	.word	0x431bde83
 80037f0:	40012300 	.word	0x40012300
 80037f4:	08003c99 	.word	0x08003c99
 80037f8:	08003d53 	.word	0x08003d53
 80037fc:	08003d6f 	.word	0x08003d6f
 8003800:	40012000 	.word	0x40012000
 8003804:	40012100 	.word	0x40012100
 8003808:	40012200 	.word	0x40012200

0800380c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x1c>
 8003874:	2302      	movs	r3, #2
 8003876:	e105      	b.n	8003a84 <HAL_ADC_ConfigChannel+0x228>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b09      	cmp	r3, #9
 8003886:	d925      	bls.n	80038d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68d9      	ldr	r1, [r3, #12]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	b29b      	uxth	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	4613      	mov	r3, r2
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	4413      	add	r3, r2
 800389c:	3b1e      	subs	r3, #30
 800389e:	2207      	movs	r2, #7
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43da      	mvns	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	400a      	ands	r2, r1
 80038ac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68d9      	ldr	r1, [r3, #12]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4618      	mov	r0, r3
 80038c0:	4603      	mov	r3, r0
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	4403      	add	r3, r0
 80038c6:	3b1e      	subs	r3, #30
 80038c8:	409a      	lsls	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	60da      	str	r2, [r3, #12]
 80038d2:	e022      	b.n	800391a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6919      	ldr	r1, [r3, #16]
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	b29b      	uxth	r3, r3
 80038e0:	461a      	mov	r2, r3
 80038e2:	4613      	mov	r3, r2
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	4413      	add	r3, r2
 80038e8:	2207      	movs	r2, #7
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	400a      	ands	r2, r1
 80038f6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6919      	ldr	r1, [r3, #16]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	b29b      	uxth	r3, r3
 8003908:	4618      	mov	r0, r3
 800390a:	4603      	mov	r3, r0
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	4403      	add	r3, r0
 8003910:	409a      	lsls	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b06      	cmp	r3, #6
 8003920:	d824      	bhi.n	800396c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	3b05      	subs	r3, #5
 8003934:	221f      	movs	r2, #31
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43da      	mvns	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	400a      	ands	r2, r1
 8003942:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	b29b      	uxth	r3, r3
 8003950:	4618      	mov	r0, r3
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4413      	add	r3, r2
 800395c:	3b05      	subs	r3, #5
 800395e:	fa00 f203 	lsl.w	r2, r0, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	635a      	str	r2, [r3, #52]	@ 0x34
 800396a:	e04c      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2b0c      	cmp	r3, #12
 8003972:	d824      	bhi.n	80039be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	3b23      	subs	r3, #35	@ 0x23
 8003986:	221f      	movs	r2, #31
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	43da      	mvns	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	400a      	ands	r2, r1
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	4618      	mov	r0, r3
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	3b23      	subs	r3, #35	@ 0x23
 80039b0:	fa00 f203 	lsl.w	r2, r0, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80039bc:	e023      	b.n	8003a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	3b41      	subs	r3, #65	@ 0x41
 80039d0:	221f      	movs	r2, #31
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43da      	mvns	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	400a      	ands	r2, r1
 80039de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	4618      	mov	r0, r3
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	3b41      	subs	r3, #65	@ 0x41
 80039fa:	fa00 f203 	lsl.w	r2, r0, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a06:	4b22      	ldr	r3, [pc, #136]	@ (8003a90 <HAL_ADC_ConfigChannel+0x234>)
 8003a08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a21      	ldr	r2, [pc, #132]	@ (8003a94 <HAL_ADC_ConfigChannel+0x238>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d109      	bne.n	8003a28 <HAL_ADC_ConfigChannel+0x1cc>
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b12      	cmp	r3, #18
 8003a1a:	d105      	bne.n	8003a28 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a19      	ldr	r2, [pc, #100]	@ (8003a94 <HAL_ADC_ConfigChannel+0x238>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d123      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x21e>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d003      	beq.n	8003a42 <HAL_ADC_ConfigChannel+0x1e6>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b11      	cmp	r3, #17
 8003a40:	d11b      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b10      	cmp	r3, #16
 8003a54:	d111      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a56:	4b10      	ldr	r3, [pc, #64]	@ (8003a98 <HAL_ADC_ConfigChannel+0x23c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a10      	ldr	r2, [pc, #64]	@ (8003a9c <HAL_ADC_ConfigChannel+0x240>)
 8003a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a60:	0c9a      	lsrs	r2, r3, #18
 8003a62:	4613      	mov	r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	4413      	add	r3, r2
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a6c:	e002      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f9      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	40012300 	.word	0x40012300
 8003a94:	40012000 	.word	0x40012000
 8003a98:	20000000 	.word	0x20000000
 8003a9c:	431bde83 	.word	0x431bde83

08003aa0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003aa8:	4b79      	ldr	r3, [pc, #484]	@ (8003c90 <ADC_Init+0x1f0>)
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6859      	ldr	r1, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	021a      	lsls	r2, r3, #8
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003af8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6859      	ldr	r1, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6899      	ldr	r1, [r3, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68da      	ldr	r2, [r3, #12]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b32:	4a58      	ldr	r2, [pc, #352]	@ (8003c94 <ADC_Init+0x1f4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d022      	beq.n	8003b7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6899      	ldr	r1, [r3, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6899      	ldr	r1, [r3, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	609a      	str	r2, [r3, #8]
 8003b7c:	e00f      	b.n	8003b9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b9c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 0202 	bic.w	r2, r2, #2
 8003bac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	6899      	ldr	r1, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	7e1b      	ldrb	r3, [r3, #24]
 8003bb8:	005a      	lsls	r2, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d01b      	beq.n	8003c04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bda:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003bea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6859      	ldr	r1, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	035a      	lsls	r2, r3, #13
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	e007      	b.n	8003c14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c12:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	051a      	lsls	r2, r3, #20
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6899      	ldr	r1, [r3, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c56:	025a      	lsls	r2, r3, #9
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6899      	ldr	r1, [r3, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	029a      	lsls	r2, r3, #10
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	609a      	str	r2, [r3, #8]
}
 8003c84:	bf00      	nop
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	40012300 	.word	0x40012300
 8003c94:	0f000001 	.word	0x0f000001

08003c98 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d13c      	bne.n	8003d2c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d12b      	bne.n	8003d24 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d127      	bne.n	8003d24 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cda:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d006      	beq.n	8003cf0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d119      	bne.n	8003d24 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0220 	bic.w	r2, r2, #32
 8003cfe:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d105      	bne.n	8003d24 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	f043 0201 	orr.w	r2, r3, #1
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f7ff fd71 	bl	800380c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d2a:	e00e      	b.n	8003d4a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d30:	f003 0310 	and.w	r3, r3, #16
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f7ff fd85 	bl	8003848 <HAL_ADC_ErrorCallback>
}
 8003d3e:	e004      	b.n	8003d4a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	4798      	blx	r3
}
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f7ff fd5d 	bl	8003820 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b084      	sub	sp, #16
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d7a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2240      	movs	r2, #64	@ 0x40
 8003d80:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d86:	f043 0204 	orr.w	r2, r3, #4
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f7ff fd5a 	bl	8003848 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d94:	bf00      	nop
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b085      	sub	sp, #20
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003df4 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003de2:	4a04      	ldr	r2, [pc, #16]	@ (8003df4 <__NVIC_SetPriorityGrouping+0x44>)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	60d3      	str	r3, [r2, #12]
}
 8003de8:	bf00      	nop
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dfc:	4b04      	ldr	r3, [pc, #16]	@ (8003e10 <__NVIC_GetPriorityGrouping+0x18>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	0a1b      	lsrs	r3, r3, #8
 8003e02:	f003 0307 	and.w	r3, r3, #7
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	db0b      	blt.n	8003e3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	f003 021f 	and.w	r2, r3, #31
 8003e2c:	4907      	ldr	r1, [pc, #28]	@ (8003e4c <__NVIC_EnableIRQ+0x38>)
 8003e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e32:	095b      	lsrs	r3, r3, #5
 8003e34:	2001      	movs	r0, #1
 8003e36:	fa00 f202 	lsl.w	r2, r0, r2
 8003e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	e000e100 	.word	0xe000e100

08003e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	6039      	str	r1, [r7, #0]
 8003e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	db0a      	blt.n	8003e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	490c      	ldr	r1, [pc, #48]	@ (8003e9c <__NVIC_SetPriority+0x4c>)
 8003e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6e:	0112      	lsls	r2, r2, #4
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	440b      	add	r3, r1
 8003e74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e78:	e00a      	b.n	8003e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	b2da      	uxtb	r2, r3
 8003e7e:	4908      	ldr	r1, [pc, #32]	@ (8003ea0 <__NVIC_SetPriority+0x50>)
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	f003 030f 	and.w	r3, r3, #15
 8003e86:	3b04      	subs	r3, #4
 8003e88:	0112      	lsls	r2, r2, #4
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	761a      	strb	r2, [r3, #24]
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	e000e100 	.word	0xe000e100
 8003ea0:	e000ed00 	.word	0xe000ed00

08003ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b089      	sub	sp, #36	@ 0x24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f1c3 0307 	rsb	r3, r3, #7
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	bf28      	it	cs
 8003ec2:	2304      	movcs	r3, #4
 8003ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3304      	adds	r3, #4
 8003eca:	2b06      	cmp	r3, #6
 8003ecc:	d902      	bls.n	8003ed4 <NVIC_EncodePriority+0x30>
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	3b03      	subs	r3, #3
 8003ed2:	e000      	b.n	8003ed6 <NVIC_EncodePriority+0x32>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	43da      	mvns	r2, r3
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003eec:	f04f 31ff 	mov.w	r1, #4294967295
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef6:	43d9      	mvns	r1, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003efc:	4313      	orrs	r3, r2
         );
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3724      	adds	r7, #36	@ 0x24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
	...

08003f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f1c:	d301      	bcc.n	8003f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e00f      	b.n	8003f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f22:	4a0a      	ldr	r2, [pc, #40]	@ (8003f4c <SysTick_Config+0x40>)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f2a:	210f      	movs	r1, #15
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	f7ff ff8e 	bl	8003e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f34:	4b05      	ldr	r3, [pc, #20]	@ (8003f4c <SysTick_Config+0x40>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f3a:	4b04      	ldr	r3, [pc, #16]	@ (8003f4c <SysTick_Config+0x40>)
 8003f3c:	2207      	movs	r2, #7
 8003f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	e000e010 	.word	0xe000e010

08003f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff ff29 	bl	8003db0 <__NVIC_SetPriorityGrouping>
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b086      	sub	sp, #24
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	60b9      	str	r1, [r7, #8]
 8003f70:	607a      	str	r2, [r7, #4]
 8003f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f78:	f7ff ff3e 	bl	8003df8 <__NVIC_GetPriorityGrouping>
 8003f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68b9      	ldr	r1, [r7, #8]
 8003f82:	6978      	ldr	r0, [r7, #20]
 8003f84:	f7ff ff8e 	bl	8003ea4 <NVIC_EncodePriority>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f8e:	4611      	mov	r1, r2
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff ff5d 	bl	8003e50 <__NVIC_SetPriority>
}
 8003f96:	bf00      	nop
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ff31 	bl	8003e14 <__NVIC_EnableIRQ>
}
 8003fb2:	bf00      	nop
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7ff ffa2 	bl	8003f0c <SysTick_Config>
 8003fc8:	4603      	mov	r3, r0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e014      	b.n	800400e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	791b      	ldrb	r3, [r3, #4]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d105      	bne.n	8003ffa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7fe fdcd 	bl	8002b94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b084      	sub	sp, #16
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800402c:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01d      	beq.n	8004074 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d018      	beq.n	8004074 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2204      	movs	r2, #4
 8004046:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	f043 0201 	orr.w	r2, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800405c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800406c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f827 	bl	80040c2 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d01d      	beq.n	80040ba <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d018      	beq.n	80040ba <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f043 0202 	orr.w	r2, r3, #2
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80040a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80040b2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 f867 	bl	8004188 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b089      	sub	sp, #36	@ 0x24
 80040da:	af00      	add	r7, sp, #0
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_DAC_ConfigChannel+0x1c>
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e042      	b.n	800417c <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	795b      	ldrb	r3, [r3, #5]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_DAC_ConfigChannel+0x2c>
 80040fe:	2302      	movs	r3, #2
 8004100:	e03c      	b.n	800417c <HAL_DAC_ConfigChannel+0xa6>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2202      	movs	r2, #2
 800410c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8004124:	43db      	mvns	r3, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4013      	ands	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	4313      	orrs	r3, r2
 8004136:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	4313      	orrs	r3, r2
 8004148:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6819      	ldr	r1, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f003 0310 	and.w	r3, r3, #16
 800415e:	22c0      	movs	r2, #192	@ 0xc0
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43da      	mvns	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	400a      	ands	r2, r1
 800416c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800417a:	7ffb      	ldrb	r3, [r7, #31]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3724      	adds	r7, #36	@ 0x24
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041a8:	f7ff f8bc 	bl	8003324 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e099      	b.n	80042ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041d8:	e00f      	b.n	80041fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041da:	f7ff f8a3 	bl	8003324 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b05      	cmp	r3, #5
 80041e6:	d908      	bls.n	80041fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2220      	movs	r2, #32
 80041ec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2203      	movs	r2, #3
 80041f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e078      	b.n	80042ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e8      	bne.n	80041da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4b38      	ldr	r3, [pc, #224]	@ (80042f4 <HAL_DMA_Init+0x158>)
 8004214:	4013      	ands	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004226:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	4313      	orrs	r3, r2
 800424a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	2b04      	cmp	r3, #4
 8004252:	d107      	bne.n	8004264 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425c:	4313      	orrs	r3, r2
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f023 0307 	bic.w	r3, r3, #7
 800427a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	2b04      	cmp	r3, #4
 800428c:	d117      	bne.n	80042be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00e      	beq.n	80042be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fa6f 	bl	8004784 <DMA_CheckFifoParam>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d008      	beq.n	80042be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2240      	movs	r2, #64	@ 0x40
 80042b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042ba:	2301      	movs	r3, #1
 80042bc:	e016      	b.n	80042ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 fa26 	bl	8004718 <DMA_CalcBaseAndBitshift>
 80042cc:	4603      	mov	r3, r0
 80042ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d4:	223f      	movs	r2, #63	@ 0x3f
 80042d6:	409a      	lsls	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	f010803f 	.word	0xf010803f

080042f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
 8004304:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <HAL_DMA_Start_IT+0x26>
 800431a:	2302      	movs	r3, #2
 800431c:	e040      	b.n	80043a0 <HAL_DMA_Start_IT+0xa8>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b01      	cmp	r3, #1
 8004330:	d12f      	bne.n	8004392 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2202      	movs	r2, #2
 8004336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f9b8 	bl	80046bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004350:	223f      	movs	r2, #63	@ 0x3f
 8004352:	409a      	lsls	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0216 	orr.w	r2, r2, #22
 8004366:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436c:	2b00      	cmp	r3, #0
 800436e:	d007      	beq.n	8004380 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0208 	orr.w	r2, r2, #8
 800437e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0201 	orr.w	r2, r2, #1
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e005      	b.n	800439e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800439a:	2302      	movs	r3, #2
 800439c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800439e:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043b4:	4b8e      	ldr	r3, [pc, #568]	@ (80045f0 <HAL_DMA_IRQHandler+0x248>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a8e      	ldr	r2, [pc, #568]	@ (80045f4 <HAL_DMA_IRQHandler+0x24c>)
 80043ba:	fba2 2303 	umull	r2, r3, r2, r3
 80043be:	0a9b      	lsrs	r3, r3, #10
 80043c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d2:	2208      	movs	r2, #8
 80043d4:	409a      	lsls	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	4013      	ands	r3, r2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d01a      	beq.n	8004414 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d013      	beq.n	8004414 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0204 	bic.w	r2, r2, #4
 80043fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004400:	2208      	movs	r2, #8
 8004402:	409a      	lsls	r2, r3
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800440c:	f043 0201 	orr.w	r2, r3, #1
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004418:	2201      	movs	r2, #1
 800441a:	409a      	lsls	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	4013      	ands	r3, r2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d012      	beq.n	800444a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00b      	beq.n	800444a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004436:	2201      	movs	r2, #1
 8004438:	409a      	lsls	r2, r3
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004442:	f043 0202 	orr.w	r2, r3, #2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	2204      	movs	r2, #4
 8004450:	409a      	lsls	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	4013      	ands	r3, r2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d012      	beq.n	8004480 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00b      	beq.n	8004480 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800446c:	2204      	movs	r2, #4
 800446e:	409a      	lsls	r2, r3
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004478:	f043 0204 	orr.w	r2, r3, #4
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004484:	2210      	movs	r2, #16
 8004486:	409a      	lsls	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4013      	ands	r3, r2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d043      	beq.n	8004518 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d03c      	beq.n	8004518 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a2:	2210      	movs	r2, #16
 80044a4:	409a      	lsls	r2, r3
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d018      	beq.n	80044ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d108      	bne.n	80044d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d024      	beq.n	8004518 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	4798      	blx	r3
 80044d6:	e01f      	b.n	8004518 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d01b      	beq.n	8004518 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	4798      	blx	r3
 80044e8:	e016      	b.n	8004518 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0208 	bic.w	r2, r2, #8
 8004506:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451c:	2220      	movs	r2, #32
 800451e:	409a      	lsls	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4013      	ands	r3, r2
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 808f 	beq.w	8004648 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0310 	and.w	r3, r3, #16
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 8087 	beq.w	8004648 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453e:	2220      	movs	r2, #32
 8004540:	409a      	lsls	r2, r3
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b05      	cmp	r3, #5
 8004550:	d136      	bne.n	80045c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0216 	bic.w	r2, r2, #22
 8004560:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	695a      	ldr	r2, [r3, #20]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004570:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	2b00      	cmp	r3, #0
 8004578:	d103      	bne.n	8004582 <HAL_DMA_IRQHandler+0x1da>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800457e:	2b00      	cmp	r3, #0
 8004580:	d007      	beq.n	8004592 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0208 	bic.w	r2, r2, #8
 8004590:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004596:	223f      	movs	r2, #63	@ 0x3f
 8004598:	409a      	lsls	r2, r3
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d07e      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	4798      	blx	r3
        }
        return;
 80045be:	e079      	b.n	80046b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d01d      	beq.n	800460a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10d      	bne.n	80045f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d031      	beq.n	8004648 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4798      	blx	r3
 80045ec:	e02c      	b.n	8004648 <HAL_DMA_IRQHandler+0x2a0>
 80045ee:	bf00      	nop
 80045f0:	20000000 	.word	0x20000000
 80045f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d023      	beq.n	8004648 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
 8004608:	e01e      	b.n	8004648 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10f      	bne.n	8004638 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0210 	bic.w	r2, r2, #16
 8004626:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800464c:	2b00      	cmp	r3, #0
 800464e:	d032      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	2b00      	cmp	r3, #0
 800465a:	d022      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2205      	movs	r2, #5
 8004660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0201 	bic.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	3301      	adds	r3, #1
 8004678:	60bb      	str	r3, [r7, #8]
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	429a      	cmp	r2, r3
 800467e:	d307      	bcc.n	8004690 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1f2      	bne.n	8004674 <HAL_DMA_IRQHandler+0x2cc>
 800468e:	e000      	b.n	8004692 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004690:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d005      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	4798      	blx	r3
 80046b2:	e000      	b.n	80046b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80046b4:	bf00      	nop
    }
  }
}
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
 80046c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80046d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	2b40      	cmp	r3, #64	@ 0x40
 80046e8:	d108      	bne.n	80046fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046fa:	e007      	b.n	800470c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	60da      	str	r2, [r3, #12]
}
 800470c:	bf00      	nop
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	3b10      	subs	r3, #16
 8004728:	4a14      	ldr	r2, [pc, #80]	@ (800477c <DMA_CalcBaseAndBitshift+0x64>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	091b      	lsrs	r3, r3, #4
 8004730:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004732:	4a13      	ldr	r2, [pc, #76]	@ (8004780 <DMA_CalcBaseAndBitshift+0x68>)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4413      	add	r3, r2
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b03      	cmp	r3, #3
 8004744:	d909      	bls.n	800475a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800474e:	f023 0303 	bic.w	r3, r3, #3
 8004752:	1d1a      	adds	r2, r3, #4
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	659a      	str	r2, [r3, #88]	@ 0x58
 8004758:	e007      	b.n	800476a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004762:	f023 0303 	bic.w	r3, r3, #3
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	aaaaaaab 	.word	0xaaaaaaab
 8004780:	080094ac 	.word	0x080094ac

08004784 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d11f      	bne.n	80047de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b03      	cmp	r3, #3
 80047a2:	d856      	bhi.n	8004852 <DMA_CheckFifoParam+0xce>
 80047a4:	a201      	add	r2, pc, #4	@ (adr r2, 80047ac <DMA_CheckFifoParam+0x28>)
 80047a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047aa:	bf00      	nop
 80047ac:	080047bd 	.word	0x080047bd
 80047b0:	080047cf 	.word	0x080047cf
 80047b4:	080047bd 	.word	0x080047bd
 80047b8:	08004853 	.word	0x08004853
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d046      	beq.n	8004856 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047cc:	e043      	b.n	8004856 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047d6:	d140      	bne.n	800485a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047dc:	e03d      	b.n	800485a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e6:	d121      	bne.n	800482c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b03      	cmp	r3, #3
 80047ec:	d837      	bhi.n	800485e <DMA_CheckFifoParam+0xda>
 80047ee:	a201      	add	r2, pc, #4	@ (adr r2, 80047f4 <DMA_CheckFifoParam+0x70>)
 80047f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f4:	08004805 	.word	0x08004805
 80047f8:	0800480b 	.word	0x0800480b
 80047fc:	08004805 	.word	0x08004805
 8004800:	0800481d 	.word	0x0800481d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	73fb      	strb	r3, [r7, #15]
      break;
 8004808:	e030      	b.n	800486c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d025      	beq.n	8004862 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800481a:	e022      	b.n	8004862 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004820:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004824:	d11f      	bne.n	8004866 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800482a:	e01c      	b.n	8004866 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b02      	cmp	r3, #2
 8004830:	d903      	bls.n	800483a <DMA_CheckFifoParam+0xb6>
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b03      	cmp	r3, #3
 8004836:	d003      	beq.n	8004840 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004838:	e018      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
      break;
 800483e:	e015      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00e      	beq.n	800486a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      break;
 8004850:	e00b      	b.n	800486a <DMA_CheckFifoParam+0xe6>
      break;
 8004852:	bf00      	nop
 8004854:	e00a      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;
 8004856:	bf00      	nop
 8004858:	e008      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;
 800485a:	bf00      	nop
 800485c:	e006      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;
 800485e:	bf00      	nop
 8004860:	e004      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;
 8004862:	bf00      	nop
 8004864:	e002      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;   
 8004866:	bf00      	nop
 8004868:	e000      	b.n	800486c <DMA_CheckFifoParam+0xe8>
      break;
 800486a:	bf00      	nop
    }
  } 
  
  return status; 
 800486c:	7bfb      	ldrb	r3, [r7, #15]
}
 800486e:	4618      	mov	r0, r3
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop

0800487c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800487c:	b480      	push	{r7}
 800487e:	b089      	sub	sp, #36	@ 0x24
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004886:	2300      	movs	r3, #0
 8004888:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800488a:	2300      	movs	r3, #0
 800488c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800488e:	2300      	movs	r3, #0
 8004890:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004892:	2300      	movs	r3, #0
 8004894:	61fb      	str	r3, [r7, #28]
 8004896:	e16b      	b.n	8004b70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004898:	2201      	movs	r2, #1
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4013      	ands	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	f040 815a 	bne.w	8004b6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d005      	beq.n	80048ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d130      	bne.n	8004930 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	2203      	movs	r2, #3
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	43db      	mvns	r3, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4013      	ands	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	005b      	lsls	r3, r3, #1
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004904:	2201      	movs	r2, #1
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	43db      	mvns	r3, r3
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	4013      	ands	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	091b      	lsrs	r3, r3, #4
 800491a:	f003 0201 	and.w	r2, r3, #1
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	fa02 f303 	lsl.w	r3, r2, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4313      	orrs	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 0303 	and.w	r3, r3, #3
 8004938:	2b03      	cmp	r3, #3
 800493a:	d017      	beq.n	800496c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	2203      	movs	r2, #3
 8004948:	fa02 f303 	lsl.w	r3, r2, r3
 800494c:	43db      	mvns	r3, r3
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	4013      	ands	r3, r2
 8004952:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	005b      	lsls	r3, r3, #1
 800495c:	fa02 f303 	lsl.w	r3, r2, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4313      	orrs	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f003 0303 	and.w	r3, r3, #3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d123      	bne.n	80049c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	08da      	lsrs	r2, r3, #3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	3208      	adds	r2, #8
 8004980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004984:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	220f      	movs	r2, #15
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	43db      	mvns	r3, r3
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4013      	ands	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f003 0307 	and.w	r3, r3, #7
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	08da      	lsrs	r2, r3, #3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	3208      	adds	r2, #8
 80049ba:	69b9      	ldr	r1, [r7, #24]
 80049bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	2203      	movs	r2, #3
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	43db      	mvns	r3, r3
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4013      	ands	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f003 0203 	and.w	r2, r3, #3
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	fa02 f303 	lsl.w	r3, r2, r3
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80b4 	beq.w	8004b6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a02:	2300      	movs	r3, #0
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	4b60      	ldr	r3, [pc, #384]	@ (8004b88 <HAL_GPIO_Init+0x30c>)
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	4a5f      	ldr	r2, [pc, #380]	@ (8004b88 <HAL_GPIO_Init+0x30c>)
 8004a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a12:	4b5d      	ldr	r3, [pc, #372]	@ (8004b88 <HAL_GPIO_Init+0x30c>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a1a:	60fb      	str	r3, [r7, #12]
 8004a1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a1e:	4a5b      	ldr	r2, [pc, #364]	@ (8004b8c <HAL_GPIO_Init+0x310>)
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	089b      	lsrs	r3, r3, #2
 8004a24:	3302      	adds	r3, #2
 8004a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	220f      	movs	r2, #15
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a52      	ldr	r2, [pc, #328]	@ (8004b90 <HAL_GPIO_Init+0x314>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d02b      	beq.n	8004aa2 <HAL_GPIO_Init+0x226>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a51      	ldr	r2, [pc, #324]	@ (8004b94 <HAL_GPIO_Init+0x318>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d025      	beq.n	8004a9e <HAL_GPIO_Init+0x222>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a50      	ldr	r2, [pc, #320]	@ (8004b98 <HAL_GPIO_Init+0x31c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d01f      	beq.n	8004a9a <HAL_GPIO_Init+0x21e>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a4f      	ldr	r2, [pc, #316]	@ (8004b9c <HAL_GPIO_Init+0x320>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d019      	beq.n	8004a96 <HAL_GPIO_Init+0x21a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a4e      	ldr	r2, [pc, #312]	@ (8004ba0 <HAL_GPIO_Init+0x324>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d013      	beq.n	8004a92 <HAL_GPIO_Init+0x216>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a4d      	ldr	r2, [pc, #308]	@ (8004ba4 <HAL_GPIO_Init+0x328>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d00d      	beq.n	8004a8e <HAL_GPIO_Init+0x212>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a4c      	ldr	r2, [pc, #304]	@ (8004ba8 <HAL_GPIO_Init+0x32c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d007      	beq.n	8004a8a <HAL_GPIO_Init+0x20e>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a4b      	ldr	r2, [pc, #300]	@ (8004bac <HAL_GPIO_Init+0x330>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d101      	bne.n	8004a86 <HAL_GPIO_Init+0x20a>
 8004a82:	2307      	movs	r3, #7
 8004a84:	e00e      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a86:	2308      	movs	r3, #8
 8004a88:	e00c      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a8a:	2306      	movs	r3, #6
 8004a8c:	e00a      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a8e:	2305      	movs	r3, #5
 8004a90:	e008      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a92:	2304      	movs	r3, #4
 8004a94:	e006      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a96:	2303      	movs	r3, #3
 8004a98:	e004      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	e002      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e000      	b.n	8004aa4 <HAL_GPIO_Init+0x228>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	f002 0203 	and.w	r2, r2, #3
 8004aaa:	0092      	lsls	r2, r2, #2
 8004aac:	4093      	lsls	r3, r2
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ab4:	4935      	ldr	r1, [pc, #212]	@ (8004b8c <HAL_GPIO_Init+0x310>)
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	089b      	lsrs	r3, r3, #2
 8004aba:	3302      	adds	r3, #2
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	43db      	mvns	r3, r3
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ae6:	4a32      	ldr	r2, [pc, #200]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004aec:	4b30      	ldr	r3, [pc, #192]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	43db      	mvns	r3, r3
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4013      	ands	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b10:	4a27      	ldr	r2, [pc, #156]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b16:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	43db      	mvns	r3, r3
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	4013      	ands	r3, r2
 8004b24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d003      	beq.n	8004b3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b32:	69ba      	ldr	r2, [r7, #24]
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b40:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	43db      	mvns	r3, r3
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b64:	4a12      	ldr	r2, [pc, #72]	@ (8004bb0 <HAL_GPIO_Init+0x334>)
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	61fb      	str	r3, [r7, #28]
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	2b0f      	cmp	r3, #15
 8004b74:	f67f ae90 	bls.w	8004898 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b78:	bf00      	nop
 8004b7a:	bf00      	nop
 8004b7c:	3724      	adds	r7, #36	@ 0x24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	40013800 	.word	0x40013800
 8004b90:	40020000 	.word	0x40020000
 8004b94:	40020400 	.word	0x40020400
 8004b98:	40020800 	.word	0x40020800
 8004b9c:	40020c00 	.word	0x40020c00
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	40021400 	.word	0x40021400
 8004ba8:	40021800 	.word	0x40021800
 8004bac:	40021c00 	.word	0x40021c00
 8004bb0:	40013c00 	.word	0x40013c00

08004bb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e267      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d075      	beq.n	8004cbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bd2:	4b88      	ldr	r3, [pc, #544]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d00c      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bde:	4b85      	ldr	r3, [pc, #532]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004be6:	2b08      	cmp	r3, #8
 8004be8:	d112      	bne.n	8004c10 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bea:	4b82      	ldr	r3, [pc, #520]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bf6:	d10b      	bne.n	8004c10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf8:	4b7e      	ldr	r3, [pc, #504]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d05b      	beq.n	8004cbc <HAL_RCC_OscConfig+0x108>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d157      	bne.n	8004cbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e242      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c18:	d106      	bne.n	8004c28 <HAL_RCC_OscConfig+0x74>
 8004c1a:	4b76      	ldr	r3, [pc, #472]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a75      	ldr	r2, [pc, #468]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c24:	6013      	str	r3, [r2, #0]
 8004c26:	e01d      	b.n	8004c64 <HAL_RCC_OscConfig+0xb0>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c30:	d10c      	bne.n	8004c4c <HAL_RCC_OscConfig+0x98>
 8004c32:	4b70      	ldr	r3, [pc, #448]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a6f      	ldr	r2, [pc, #444]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c3c:	6013      	str	r3, [r2, #0]
 8004c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a6c      	ldr	r2, [pc, #432]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c48:	6013      	str	r3, [r2, #0]
 8004c4a:	e00b      	b.n	8004c64 <HAL_RCC_OscConfig+0xb0>
 8004c4c:	4b69      	ldr	r3, [pc, #420]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a68      	ldr	r2, [pc, #416]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	4b66      	ldr	r3, [pc, #408]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a65      	ldr	r2, [pc, #404]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d013      	beq.n	8004c94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c6c:	f7fe fb5a 	bl	8003324 <HAL_GetTick>
 8004c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c74:	f7fe fb56 	bl	8003324 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b64      	cmp	r3, #100	@ 0x64
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e207      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c86:	4b5b      	ldr	r3, [pc, #364]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0xc0>
 8004c92:	e014      	b.n	8004cbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c94:	f7fe fb46 	bl	8003324 <HAL_GetTick>
 8004c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c9c:	f7fe fb42 	bl	8003324 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b64      	cmp	r3, #100	@ 0x64
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e1f3      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cae:	4b51      	ldr	r3, [pc, #324]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1f0      	bne.n	8004c9c <HAL_RCC_OscConfig+0xe8>
 8004cba:	e000      	b.n	8004cbe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d063      	beq.n	8004d92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cca:	4b4a      	ldr	r3, [pc, #296]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f003 030c 	and.w	r3, r3, #12
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00b      	beq.n	8004cee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cd6:	4b47      	ldr	r3, [pc, #284]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cde:	2b08      	cmp	r3, #8
 8004ce0:	d11c      	bne.n	8004d1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ce2:	4b44      	ldr	r3, [pc, #272]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d116      	bne.n	8004d1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cee:	4b41      	ldr	r3, [pc, #260]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d005      	beq.n	8004d06 <HAL_RCC_OscConfig+0x152>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d001      	beq.n	8004d06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e1c7      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d06:	4b3b      	ldr	r3, [pc, #236]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	4937      	ldr	r1, [pc, #220]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d1a:	e03a      	b.n	8004d92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d020      	beq.n	8004d66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d24:	4b34      	ldr	r3, [pc, #208]	@ (8004df8 <HAL_RCC_OscConfig+0x244>)
 8004d26:	2201      	movs	r2, #1
 8004d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2a:	f7fe fafb 	bl	8003324 <HAL_GetTick>
 8004d2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d30:	e008      	b.n	8004d44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d32:	f7fe faf7 	bl	8003324 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e1a8      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d44:	4b2b      	ldr	r3, [pc, #172]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0f0      	beq.n	8004d32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d50:	4b28      	ldr	r3, [pc, #160]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	00db      	lsls	r3, r3, #3
 8004d5e:	4925      	ldr	r1, [pc, #148]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	600b      	str	r3, [r1, #0]
 8004d64:	e015      	b.n	8004d92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d66:	4b24      	ldr	r3, [pc, #144]	@ (8004df8 <HAL_RCC_OscConfig+0x244>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d6c:	f7fe fada 	bl	8003324 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d74:	f7fe fad6 	bl	8003324 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e187      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d86:	4b1b      	ldr	r3, [pc, #108]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d036      	beq.n	8004e0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d016      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004da6:	4b15      	ldr	r3, [pc, #84]	@ (8004dfc <HAL_RCC_OscConfig+0x248>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dac:	f7fe faba 	bl	8003324 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db4:	f7fe fab6 	bl	8003324 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e167      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004df4 <HAL_RCC_OscConfig+0x240>)
 8004dc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x200>
 8004dd2:	e01b      	b.n	8004e0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <HAL_RCC_OscConfig+0x248>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dda:	f7fe faa3 	bl	8003324 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004de0:	e00e      	b.n	8004e00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de2:	f7fe fa9f 	bl	8003324 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d907      	bls.n	8004e00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e150      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
 8004df4:	40023800 	.word	0x40023800
 8004df8:	42470000 	.word	0x42470000
 8004dfc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e00:	4b88      	ldr	r3, [pc, #544]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1ea      	bne.n	8004de2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 8097 	beq.w	8004f48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e1e:	4b81      	ldr	r3, [pc, #516]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10f      	bne.n	8004e4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60bb      	str	r3, [r7, #8]
 8004e2e:	4b7d      	ldr	r3, [pc, #500]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	4a7c      	ldr	r2, [pc, #496]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e3a:	4b7a      	ldr	r3, [pc, #488]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	60bb      	str	r3, [r7, #8]
 8004e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e46:	2301      	movs	r3, #1
 8004e48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4a:	4b77      	ldr	r3, [pc, #476]	@ (8005028 <HAL_RCC_OscConfig+0x474>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d118      	bne.n	8004e88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e56:	4b74      	ldr	r3, [pc, #464]	@ (8005028 <HAL_RCC_OscConfig+0x474>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a73      	ldr	r2, [pc, #460]	@ (8005028 <HAL_RCC_OscConfig+0x474>)
 8004e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e62:	f7fe fa5f 	bl	8003324 <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e68:	e008      	b.n	8004e7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e6a:	f7fe fa5b 	bl	8003324 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e10c      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8005028 <HAL_RCC_OscConfig+0x474>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0f0      	beq.n	8004e6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d106      	bne.n	8004e9e <HAL_RCC_OscConfig+0x2ea>
 8004e90:	4b64      	ldr	r3, [pc, #400]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e94:	4a63      	ldr	r2, [pc, #396]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e9c:	e01c      	b.n	8004ed8 <HAL_RCC_OscConfig+0x324>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	2b05      	cmp	r3, #5
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x30c>
 8004ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eaa:	4a5e      	ldr	r2, [pc, #376]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004eac:	f043 0304 	orr.w	r3, r3, #4
 8004eb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb2:	4b5c      	ldr	r3, [pc, #368]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb6:	4a5b      	ldr	r2, [pc, #364]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ebe:	e00b      	b.n	8004ed8 <HAL_RCC_OscConfig+0x324>
 8004ec0:	4b58      	ldr	r3, [pc, #352]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec4:	4a57      	ldr	r2, [pc, #348]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004ec6:	f023 0301 	bic.w	r3, r3, #1
 8004eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ecc:	4b55      	ldr	r3, [pc, #340]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ed0:	4a54      	ldr	r2, [pc, #336]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004ed2:	f023 0304 	bic.w	r3, r3, #4
 8004ed6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d015      	beq.n	8004f0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee0:	f7fe fa20 	bl	8003324 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee6:	e00a      	b.n	8004efe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee8:	f7fe fa1c 	bl	8003324 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e0cb      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004efe:	4b49      	ldr	r3, [pc, #292]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d0ee      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x334>
 8004f0a:	e014      	b.n	8004f36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f0c:	f7fe fa0a 	bl	8003324 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f12:	e00a      	b.n	8004f2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f14:	f7fe fa06 	bl	8003324 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e0b5      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f2a:	4b3e      	ldr	r3, [pc, #248]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1ee      	bne.n	8004f14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f36:	7dfb      	ldrb	r3, [r7, #23]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d105      	bne.n	8004f48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f3c:	4b39      	ldr	r3, [pc, #228]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f40:	4a38      	ldr	r2, [pc, #224]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 80a1 	beq.w	8005094 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f52:	4b34      	ldr	r3, [pc, #208]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 030c 	and.w	r3, r3, #12
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d05c      	beq.n	8005018 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d141      	bne.n	8004fea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f66:	4b31      	ldr	r3, [pc, #196]	@ (800502c <HAL_RCC_OscConfig+0x478>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f6c:	f7fe f9da 	bl	8003324 <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f72:	e008      	b.n	8004f86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f74:	f7fe f9d6 	bl	8003324 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e087      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f86:	4b27      	ldr	r3, [pc, #156]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1f0      	bne.n	8004f74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	69da      	ldr	r2, [r3, #28]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	019b      	lsls	r3, r3, #6
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	085b      	lsrs	r3, r3, #1
 8004faa:	3b01      	subs	r3, #1
 8004fac:	041b      	lsls	r3, r3, #16
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb4:	061b      	lsls	r3, r3, #24
 8004fb6:	491b      	ldr	r1, [pc, #108]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800502c <HAL_RCC_OscConfig+0x478>)
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc2:	f7fe f9af 	bl	8003324 <HAL_GetTick>
 8004fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc8:	e008      	b.n	8004fdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fca:	f7fe f9ab 	bl	8003324 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d901      	bls.n	8004fdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e05c      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fdc:	4b11      	ldr	r3, [pc, #68]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0f0      	beq.n	8004fca <HAL_RCC_OscConfig+0x416>
 8004fe8:	e054      	b.n	8005094 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fea:	4b10      	ldr	r3, [pc, #64]	@ (800502c <HAL_RCC_OscConfig+0x478>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff0:	f7fe f998 	bl	8003324 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff8:	f7fe f994 	bl	8003324 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e045      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800500a:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <HAL_RCC_OscConfig+0x470>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f0      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x444>
 8005016:	e03d      	b.n	8005094 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d107      	bne.n	8005030 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e038      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
 8005024:	40023800 	.word	0x40023800
 8005028:	40007000 	.word	0x40007000
 800502c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005030:	4b1b      	ldr	r3, [pc, #108]	@ (80050a0 <HAL_RCC_OscConfig+0x4ec>)
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d028      	beq.n	8005090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005048:	429a      	cmp	r2, r3
 800504a:	d121      	bne.n	8005090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005056:	429a      	cmp	r2, r3
 8005058:	d11a      	bne.n	8005090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005060:	4013      	ands	r3, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005066:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005068:	4293      	cmp	r3, r2
 800506a:	d111      	bne.n	8005090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005076:	085b      	lsrs	r3, r3, #1
 8005078:	3b01      	subs	r3, #1
 800507a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800507c:	429a      	cmp	r2, r3
 800507e:	d107      	bne.n	8005090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800508c:	429a      	cmp	r2, r3
 800508e:	d001      	beq.n	8005094 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e000      	b.n	8005096 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	40023800 	.word	0x40023800

080050a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e0cc      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050b8:	4b68      	ldr	r3, [pc, #416]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d90c      	bls.n	80050e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c6:	4b65      	ldr	r3, [pc, #404]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80050c8:	683a      	ldr	r2, [r7, #0]
 80050ca:	b2d2      	uxtb	r2, r2
 80050cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ce:	4b63      	ldr	r3, [pc, #396]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d001      	beq.n	80050e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e0b8      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d020      	beq.n	800512e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d005      	beq.n	8005104 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050f8:	4b59      	ldr	r3, [pc, #356]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	4a58      	ldr	r2, [pc, #352]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005102:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0308 	and.w	r3, r3, #8
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005110:	4b53      	ldr	r3, [pc, #332]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	4a52      	ldr	r2, [pc, #328]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800511a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800511c:	4b50      	ldr	r3, [pc, #320]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	494d      	ldr	r1, [pc, #308]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	4313      	orrs	r3, r2
 800512c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d044      	beq.n	80051c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d107      	bne.n	8005152 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005142:	4b47      	ldr	r3, [pc, #284]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d119      	bne.n	8005182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e07f      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	2b02      	cmp	r3, #2
 8005158:	d003      	beq.n	8005162 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800515e:	2b03      	cmp	r3, #3
 8005160:	d107      	bne.n	8005172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005162:	4b3f      	ldr	r3, [pc, #252]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e06f      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005172:	4b3b      	ldr	r3, [pc, #236]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e067      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005182:	4b37      	ldr	r3, [pc, #220]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f023 0203 	bic.w	r2, r3, #3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	4934      	ldr	r1, [pc, #208]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005190:	4313      	orrs	r3, r2
 8005192:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005194:	f7fe f8c6 	bl	8003324 <HAL_GetTick>
 8005198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519a:	e00a      	b.n	80051b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800519c:	f7fe f8c2 	bl	8003324 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e04f      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051b2:	4b2b      	ldr	r3, [pc, #172]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 020c 	and.w	r2, r3, #12
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d1eb      	bne.n	800519c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051c4:	4b25      	ldr	r3, [pc, #148]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d20c      	bcs.n	80051ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d2:	4b22      	ldr	r3, [pc, #136]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051da:	4b20      	ldr	r3, [pc, #128]	@ (800525c <HAL_RCC_ClockConfig+0x1b8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d001      	beq.n	80051ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e032      	b.n	8005252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d008      	beq.n	800520a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051f8:	4b19      	ldr	r3, [pc, #100]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	4916      	ldr	r1, [pc, #88]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d009      	beq.n	800522a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005216:	4b12      	ldr	r3, [pc, #72]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	490e      	ldr	r1, [pc, #56]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005226:	4313      	orrs	r3, r2
 8005228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800522a:	f000 f821 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 800522e:	4602      	mov	r2, r0
 8005230:	4b0b      	ldr	r3, [pc, #44]	@ (8005260 <HAL_RCC_ClockConfig+0x1bc>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	490a      	ldr	r1, [pc, #40]	@ (8005264 <HAL_RCC_ClockConfig+0x1c0>)
 800523c:	5ccb      	ldrb	r3, [r1, r3]
 800523e:	fa22 f303 	lsr.w	r3, r2, r3
 8005242:	4a09      	ldr	r2, [pc, #36]	@ (8005268 <HAL_RCC_ClockConfig+0x1c4>)
 8005244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005246:	4b09      	ldr	r3, [pc, #36]	@ (800526c <HAL_RCC_ClockConfig+0x1c8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4618      	mov	r0, r3
 800524c:	f7fe f826 	bl	800329c <HAL_InitTick>

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3710      	adds	r7, #16
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40023c00 	.word	0x40023c00
 8005260:	40023800 	.word	0x40023800
 8005264:	080072dc 	.word	0x080072dc
 8005268:	20000000 	.word	0x20000000
 800526c:	20000218 	.word	0x20000218

08005270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005274:	b094      	sub	sp, #80	@ 0x50
 8005276:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005280:	2300      	movs	r3, #0
 8005282:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005288:	4b79      	ldr	r3, [pc, #484]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 030c 	and.w	r3, r3, #12
 8005290:	2b08      	cmp	r3, #8
 8005292:	d00d      	beq.n	80052b0 <HAL_RCC_GetSysClockFreq+0x40>
 8005294:	2b08      	cmp	r3, #8
 8005296:	f200 80e1 	bhi.w	800545c <HAL_RCC_GetSysClockFreq+0x1ec>
 800529a:	2b00      	cmp	r3, #0
 800529c:	d002      	beq.n	80052a4 <HAL_RCC_GetSysClockFreq+0x34>
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d003      	beq.n	80052aa <HAL_RCC_GetSysClockFreq+0x3a>
 80052a2:	e0db      	b.n	800545c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052a4:	4b73      	ldr	r3, [pc, #460]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x204>)
 80052a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052a8:	e0db      	b.n	8005462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052aa:	4b73      	ldr	r3, [pc, #460]	@ (8005478 <HAL_RCC_GetSysClockFreq+0x208>)
 80052ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052ae:	e0d8      	b.n	8005462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052b0:	4b6f      	ldr	r3, [pc, #444]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d063      	beq.n	800538e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052c6:	4b6a      	ldr	r3, [pc, #424]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	099b      	lsrs	r3, r3, #6
 80052cc:	2200      	movs	r2, #0
 80052ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80052da:	2300      	movs	r3, #0
 80052dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80052de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80052e2:	4622      	mov	r2, r4
 80052e4:	462b      	mov	r3, r5
 80052e6:	f04f 0000 	mov.w	r0, #0
 80052ea:	f04f 0100 	mov.w	r1, #0
 80052ee:	0159      	lsls	r1, r3, #5
 80052f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052f4:	0150      	lsls	r0, r2, #5
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4621      	mov	r1, r4
 80052fc:	1a51      	subs	r1, r2, r1
 80052fe:	6139      	str	r1, [r7, #16]
 8005300:	4629      	mov	r1, r5
 8005302:	eb63 0301 	sbc.w	r3, r3, r1
 8005306:	617b      	str	r3, [r7, #20]
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005314:	4659      	mov	r1, fp
 8005316:	018b      	lsls	r3, r1, #6
 8005318:	4651      	mov	r1, sl
 800531a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800531e:	4651      	mov	r1, sl
 8005320:	018a      	lsls	r2, r1, #6
 8005322:	4651      	mov	r1, sl
 8005324:	ebb2 0801 	subs.w	r8, r2, r1
 8005328:	4659      	mov	r1, fp
 800532a:	eb63 0901 	sbc.w	r9, r3, r1
 800532e:	f04f 0200 	mov.w	r2, #0
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800533a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800533e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005342:	4690      	mov	r8, r2
 8005344:	4699      	mov	r9, r3
 8005346:	4623      	mov	r3, r4
 8005348:	eb18 0303 	adds.w	r3, r8, r3
 800534c:	60bb      	str	r3, [r7, #8]
 800534e:	462b      	mov	r3, r5
 8005350:	eb49 0303 	adc.w	r3, r9, r3
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	f04f 0200 	mov.w	r2, #0
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005362:	4629      	mov	r1, r5
 8005364:	024b      	lsls	r3, r1, #9
 8005366:	4621      	mov	r1, r4
 8005368:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800536c:	4621      	mov	r1, r4
 800536e:	024a      	lsls	r2, r1, #9
 8005370:	4610      	mov	r0, r2
 8005372:	4619      	mov	r1, r3
 8005374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005376:	2200      	movs	r2, #0
 8005378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800537a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800537c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005380:	f7fb f9b6 	bl	80006f0 <__aeabi_uldivmod>
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	4613      	mov	r3, r2
 800538a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800538c:	e058      	b.n	8005440 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800538e:	4b38      	ldr	r3, [pc, #224]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	099b      	lsrs	r3, r3, #6
 8005394:	2200      	movs	r2, #0
 8005396:	4618      	mov	r0, r3
 8005398:	4611      	mov	r1, r2
 800539a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800539e:	623b      	str	r3, [r7, #32]
 80053a0:	2300      	movs	r3, #0
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80053a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80053a8:	4642      	mov	r2, r8
 80053aa:	464b      	mov	r3, r9
 80053ac:	f04f 0000 	mov.w	r0, #0
 80053b0:	f04f 0100 	mov.w	r1, #0
 80053b4:	0159      	lsls	r1, r3, #5
 80053b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053ba:	0150      	lsls	r0, r2, #5
 80053bc:	4602      	mov	r2, r0
 80053be:	460b      	mov	r3, r1
 80053c0:	4641      	mov	r1, r8
 80053c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80053c6:	4649      	mov	r1, r9
 80053c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	f04f 0300 	mov.w	r3, #0
 80053d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053e0:	ebb2 040a 	subs.w	r4, r2, sl
 80053e4:	eb63 050b 	sbc.w	r5, r3, fp
 80053e8:	f04f 0200 	mov.w	r2, #0
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	00eb      	lsls	r3, r5, #3
 80053f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053f6:	00e2      	lsls	r2, r4, #3
 80053f8:	4614      	mov	r4, r2
 80053fa:	461d      	mov	r5, r3
 80053fc:	4643      	mov	r3, r8
 80053fe:	18e3      	adds	r3, r4, r3
 8005400:	603b      	str	r3, [r7, #0]
 8005402:	464b      	mov	r3, r9
 8005404:	eb45 0303 	adc.w	r3, r5, r3
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005416:	4629      	mov	r1, r5
 8005418:	028b      	lsls	r3, r1, #10
 800541a:	4621      	mov	r1, r4
 800541c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005420:	4621      	mov	r1, r4
 8005422:	028a      	lsls	r2, r1, #10
 8005424:	4610      	mov	r0, r2
 8005426:	4619      	mov	r1, r3
 8005428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800542a:	2200      	movs	r2, #0
 800542c:	61bb      	str	r3, [r7, #24]
 800542e:	61fa      	str	r2, [r7, #28]
 8005430:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005434:	f7fb f95c 	bl	80006f0 <__aeabi_uldivmod>
 8005438:	4602      	mov	r2, r0
 800543a:	460b      	mov	r3, r1
 800543c:	4613      	mov	r3, r2
 800543e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005440:	4b0b      	ldr	r3, [pc, #44]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x200>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	0c1b      	lsrs	r3, r3, #16
 8005446:	f003 0303 	and.w	r3, r3, #3
 800544a:	3301      	adds	r3, #1
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005450:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005454:	fbb2 f3f3 	udiv	r3, r2, r3
 8005458:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800545a:	e002      	b.n	8005462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800545c:	4b05      	ldr	r3, [pc, #20]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x204>)
 800545e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005464:	4618      	mov	r0, r3
 8005466:	3750      	adds	r7, #80	@ 0x50
 8005468:	46bd      	mov	sp, r7
 800546a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800546e:	bf00      	nop
 8005470:	40023800 	.word	0x40023800
 8005474:	00f42400 	.word	0x00f42400
 8005478:	007a1200 	.word	0x007a1200

0800547c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e041      	b.n	8005512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d106      	bne.n	80054a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fd fbc2 	bl	8002c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3304      	adds	r3, #4
 80054b8:	4619      	mov	r1, r3
 80054ba:	4610      	mov	r0, r2
 80054bc:	f000 fc62 	bl	8005d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d001      	beq.n	8005534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e04e      	b.n	80055d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68da      	ldr	r2, [r3, #12]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0201 	orr.w	r2, r2, #1
 800554a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a23      	ldr	r2, [pc, #140]	@ (80055e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d022      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555e:	d01d      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a1f      	ldr	r2, [pc, #124]	@ (80055e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d018      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a1e      	ldr	r2, [pc, #120]	@ (80055e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d013      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a1c      	ldr	r2, [pc, #112]	@ (80055ec <HAL_TIM_Base_Start_IT+0xd0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00e      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a1b      	ldr	r2, [pc, #108]	@ (80055f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d009      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a19      	ldr	r2, [pc, #100]	@ (80055f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d004      	beq.n	800559c <HAL_TIM_Base_Start_IT+0x80>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a18      	ldr	r2, [pc, #96]	@ (80055f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d111      	bne.n	80055c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f003 0307 	and.w	r3, r3, #7
 80055a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b06      	cmp	r3, #6
 80055ac:	d010      	beq.n	80055d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f042 0201 	orr.w	r2, r2, #1
 80055bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055be:	e007      	b.n	80055d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	40010000 	.word	0x40010000
 80055e4:	40000400 	.word	0x40000400
 80055e8:	40000800 	.word	0x40000800
 80055ec:	40000c00 	.word	0x40000c00
 80055f0:	40010400 	.word	0x40010400
 80055f4:	40014000 	.word	0x40014000
 80055f8:	40001800 	.word	0x40001800

080055fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e041      	b.n	8005692 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f839 	bl	800569a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3304      	adds	r3, #4
 8005638:	4619      	mov	r1, r3
 800563a:	4610      	mov	r0, r2
 800563c:	f000 fba2 	bl	8005d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800569a:	b480      	push	{r7}
 800569c:	b083      	sub	sp, #12
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
	...

080056b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d109      	bne.n	80056d4 <HAL_TIM_PWM_Start+0x24>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	bf14      	ite	ne
 80056cc:	2301      	movne	r3, #1
 80056ce:	2300      	moveq	r3, #0
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	e022      	b.n	800571a <HAL_TIM_PWM_Start+0x6a>
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d109      	bne.n	80056ee <HAL_TIM_PWM_Start+0x3e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	bf14      	ite	ne
 80056e6:	2301      	movne	r3, #1
 80056e8:	2300      	moveq	r3, #0
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	e015      	b.n	800571a <HAL_TIM_PWM_Start+0x6a>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d109      	bne.n	8005708 <HAL_TIM_PWM_Start+0x58>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	bf14      	ite	ne
 8005700:	2301      	movne	r3, #1
 8005702:	2300      	moveq	r3, #0
 8005704:	b2db      	uxtb	r3, r3
 8005706:	e008      	b.n	800571a <HAL_TIM_PWM_Start+0x6a>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b01      	cmp	r3, #1
 8005712:	bf14      	ite	ne
 8005714:	2301      	movne	r3, #1
 8005716:	2300      	moveq	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e07c      	b.n	800581c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d104      	bne.n	8005732 <HAL_TIM_PWM_Start+0x82>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005730:	e013      	b.n	800575a <HAL_TIM_PWM_Start+0xaa>
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b04      	cmp	r3, #4
 8005736:	d104      	bne.n	8005742 <HAL_TIM_PWM_Start+0x92>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2202      	movs	r2, #2
 800573c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005740:	e00b      	b.n	800575a <HAL_TIM_PWM_Start+0xaa>
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b08      	cmp	r3, #8
 8005746:	d104      	bne.n	8005752 <HAL_TIM_PWM_Start+0xa2>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005750:	e003      	b.n	800575a <HAL_TIM_PWM_Start+0xaa>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2202      	movs	r2, #2
 8005756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2201      	movs	r2, #1
 8005760:	6839      	ldr	r1, [r7, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fdfe 	bl	8006364 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a2d      	ldr	r2, [pc, #180]	@ (8005824 <HAL_TIM_PWM_Start+0x174>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d004      	beq.n	800577c <HAL_TIM_PWM_Start+0xcc>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a2c      	ldr	r2, [pc, #176]	@ (8005828 <HAL_TIM_PWM_Start+0x178>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d101      	bne.n	8005780 <HAL_TIM_PWM_Start+0xd0>
 800577c:	2301      	movs	r3, #1
 800577e:	e000      	b.n	8005782 <HAL_TIM_PWM_Start+0xd2>
 8005780:	2300      	movs	r3, #0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d007      	beq.n	8005796 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005794:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a22      	ldr	r2, [pc, #136]	@ (8005824 <HAL_TIM_PWM_Start+0x174>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d022      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a8:	d01d      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a1f      	ldr	r2, [pc, #124]	@ (800582c <HAL_TIM_PWM_Start+0x17c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d018      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005830 <HAL_TIM_PWM_Start+0x180>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d013      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005834 <HAL_TIM_PWM_Start+0x184>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d00e      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a16      	ldr	r2, [pc, #88]	@ (8005828 <HAL_TIM_PWM_Start+0x178>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d009      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <HAL_TIM_PWM_Start+0x188>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d004      	beq.n	80057e6 <HAL_TIM_PWM_Start+0x136>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a16      	ldr	r2, [pc, #88]	@ (800583c <HAL_TIM_PWM_Start+0x18c>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d111      	bne.n	800580a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2b06      	cmp	r3, #6
 80057f6:	d010      	beq.n	800581a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005808:	e007      	b.n	800581a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40010000 	.word	0x40010000
 8005828:	40010400 	.word	0x40010400
 800582c:	40000400 	.word	0x40000400
 8005830:	40000800 	.word	0x40000800
 8005834:	40000c00 	.word	0x40000c00
 8005838:	40014000 	.word	0x40014000
 800583c:	40001800 	.word	0x40001800

08005840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d020      	beq.n	80058a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01b      	beq.n	80058a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f06f 0202 	mvn.w	r2, #2
 8005874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fa5b 	bl	8005d46 <HAL_TIM_IC_CaptureCallback>
 8005890:	e005      	b.n	800589e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fa4d 	bl	8005d32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 fa5e 	bl	8005d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f003 0304 	and.w	r3, r3, #4
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d020      	beq.n	80058f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f003 0304 	and.w	r3, r3, #4
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d01b      	beq.n	80058f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f06f 0204 	mvn.w	r2, #4
 80058c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2202      	movs	r2, #2
 80058c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 fa35 	bl	8005d46 <HAL_TIM_IC_CaptureCallback>
 80058dc:	e005      	b.n	80058ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa27 	bl	8005d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fa38 	bl	8005d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f003 0308 	and.w	r3, r3, #8
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d020      	beq.n	800593c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f003 0308 	and.w	r3, r3, #8
 8005900:	2b00      	cmp	r3, #0
 8005902:	d01b      	beq.n	800593c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f06f 0208 	mvn.w	r2, #8
 800590c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2204      	movs	r2, #4
 8005912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fa0f 	bl	8005d46 <HAL_TIM_IC_CaptureCallback>
 8005928:	e005      	b.n	8005936 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fa01 	bl	8005d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 fa12 	bl	8005d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b00      	cmp	r3, #0
 8005944:	d020      	beq.n	8005988 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b00      	cmp	r3, #0
 800594e:	d01b      	beq.n	8005988 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f06f 0210 	mvn.w	r2, #16
 8005958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2208      	movs	r2, #8
 800595e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f9e9 	bl	8005d46 <HAL_TIM_IC_CaptureCallback>
 8005974:	e005      	b.n	8005982 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f9db 	bl	8005d32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f9ec 	bl	8005d5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00c      	beq.n	80059ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d007      	beq.n	80059ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f06f 0201 	mvn.w	r2, #1
 80059a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fc fac2 	bl	8001f30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00c      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fe82 	bl	80066d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00c      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d007      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80059ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f9bd 	bl	8005d6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00c      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f003 0320 	and.w	r3, r3, #32
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d007      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0220 	mvn.w	r2, #32
 8005a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fe54 	bl	80066c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d101      	bne.n	8005a3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	e0ae      	b.n	8005b9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b0c      	cmp	r3, #12
 8005a4a:	f200 809f 	bhi.w	8005b8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a54:	08005a89 	.word	0x08005a89
 8005a58:	08005b8d 	.word	0x08005b8d
 8005a5c:	08005b8d 	.word	0x08005b8d
 8005a60:	08005b8d 	.word	0x08005b8d
 8005a64:	08005ac9 	.word	0x08005ac9
 8005a68:	08005b8d 	.word	0x08005b8d
 8005a6c:	08005b8d 	.word	0x08005b8d
 8005a70:	08005b8d 	.word	0x08005b8d
 8005a74:	08005b0b 	.word	0x08005b0b
 8005a78:	08005b8d 	.word	0x08005b8d
 8005a7c:	08005b8d 	.word	0x08005b8d
 8005a80:	08005b8d 	.word	0x08005b8d
 8005a84:	08005b4b 	.word	0x08005b4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 fa1e 	bl	8005ed0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	699a      	ldr	r2, [r3, #24]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0208 	orr.w	r2, r2, #8
 8005aa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	699a      	ldr	r2, [r3, #24]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0204 	bic.w	r2, r2, #4
 8005ab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6999      	ldr	r1, [r3, #24]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	691a      	ldr	r2, [r3, #16]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	619a      	str	r2, [r3, #24]
      break;
 8005ac6:	e064      	b.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68b9      	ldr	r1, [r7, #8]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fa6e 	bl	8005fb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	699a      	ldr	r2, [r3, #24]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699a      	ldr	r2, [r3, #24]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6999      	ldr	r1, [r3, #24]
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	021a      	lsls	r2, r3, #8
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	430a      	orrs	r2, r1
 8005b06:	619a      	str	r2, [r3, #24]
      break;
 8005b08:	e043      	b.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68b9      	ldr	r1, [r7, #8]
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 fac3 	bl	800609c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	69da      	ldr	r2, [r3, #28]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0208 	orr.w	r2, r2, #8
 8005b24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	69da      	ldr	r2, [r3, #28]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0204 	bic.w	r2, r2, #4
 8005b34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	69d9      	ldr	r1, [r3, #28]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	691a      	ldr	r2, [r3, #16]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	61da      	str	r2, [r3, #28]
      break;
 8005b48:	e023      	b.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 fb17 	bl	8006184 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	69da      	ldr	r2, [r3, #28]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	69da      	ldr	r2, [r3, #28]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69d9      	ldr	r1, [r3, #28]
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	021a      	lsls	r2, r3, #8
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	61da      	str	r2, [r3, #28]
      break;
 8005b8a:	e002      	b.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d101      	bne.n	8005bc0 <HAL_TIM_ConfigClockSource+0x1c>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e0b4      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x186>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005be6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bf8:	d03e      	beq.n	8005c78 <HAL_TIM_ConfigClockSource+0xd4>
 8005bfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bfe:	f200 8087 	bhi.w	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c06:	f000 8086 	beq.w	8005d16 <HAL_TIM_ConfigClockSource+0x172>
 8005c0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c0e:	d87f      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c10:	2b70      	cmp	r3, #112	@ 0x70
 8005c12:	d01a      	beq.n	8005c4a <HAL_TIM_ConfigClockSource+0xa6>
 8005c14:	2b70      	cmp	r3, #112	@ 0x70
 8005c16:	d87b      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c18:	2b60      	cmp	r3, #96	@ 0x60
 8005c1a:	d050      	beq.n	8005cbe <HAL_TIM_ConfigClockSource+0x11a>
 8005c1c:	2b60      	cmp	r3, #96	@ 0x60
 8005c1e:	d877      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c20:	2b50      	cmp	r3, #80	@ 0x50
 8005c22:	d03c      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0xfa>
 8005c24:	2b50      	cmp	r3, #80	@ 0x50
 8005c26:	d873      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c28:	2b40      	cmp	r3, #64	@ 0x40
 8005c2a:	d058      	beq.n	8005cde <HAL_TIM_ConfigClockSource+0x13a>
 8005c2c:	2b40      	cmp	r3, #64	@ 0x40
 8005c2e:	d86f      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c30:	2b30      	cmp	r3, #48	@ 0x30
 8005c32:	d064      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0x15a>
 8005c34:	2b30      	cmp	r3, #48	@ 0x30
 8005c36:	d86b      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d060      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0x15a>
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	d867      	bhi.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d05c      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0x15a>
 8005c44:	2b10      	cmp	r3, #16
 8005c46:	d05a      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0x15a>
 8005c48:	e062      	b.n	8005d10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c5a:	f000 fb63 	bl	8006324 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	609a      	str	r2, [r3, #8]
      break;
 8005c76:	e04f      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c88:	f000 fb4c 	bl	8006324 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689a      	ldr	r2, [r3, #8]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c9a:	609a      	str	r2, [r3, #8]
      break;
 8005c9c:	e03c      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005caa:	461a      	mov	r2, r3
 8005cac:	f000 fac0 	bl	8006230 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2150      	movs	r1, #80	@ 0x50
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 fb19 	bl	80062ee <TIM_ITRx_SetConfig>
      break;
 8005cbc:	e02c      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cca:	461a      	mov	r2, r3
 8005ccc:	f000 fadf 	bl	800628e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2160      	movs	r1, #96	@ 0x60
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 fb09 	bl	80062ee <TIM_ITRx_SetConfig>
      break;
 8005cdc:	e01c      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cea:	461a      	mov	r2, r3
 8005cec:	f000 faa0 	bl	8006230 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2140      	movs	r1, #64	@ 0x40
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 faf9 	bl	80062ee <TIM_ITRx_SetConfig>
      break;
 8005cfc:	e00c      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4619      	mov	r1, r3
 8005d08:	4610      	mov	r0, r2
 8005d0a:	f000 faf0 	bl	80062ee <TIM_ITRx_SetConfig>
      break;
 8005d0e:	e003      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	73fb      	strb	r3, [r7, #15]
      break;
 8005d14:	e000      	b.n	8005d18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr

08005d5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b083      	sub	sp, #12
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d76:	bf00      	nop
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
	...

08005d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a43      	ldr	r2, [pc, #268]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d013      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da2:	d00f      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a40      	ldr	r2, [pc, #256]	@ (8005ea8 <TIM_Base_SetConfig+0x124>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00b      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a3f      	ldr	r2, [pc, #252]	@ (8005eac <TIM_Base_SetConfig+0x128>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d007      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a3e      	ldr	r2, [pc, #248]	@ (8005eb0 <TIM_Base_SetConfig+0x12c>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d003      	beq.n	8005dc4 <TIM_Base_SetConfig+0x40>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a3d      	ldr	r2, [pc, #244]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d108      	bne.n	8005dd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a32      	ldr	r2, [pc, #200]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d02b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de4:	d027      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a2f      	ldr	r2, [pc, #188]	@ (8005ea8 <TIM_Base_SetConfig+0x124>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d023      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a2e      	ldr	r2, [pc, #184]	@ (8005eac <TIM_Base_SetConfig+0x128>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d01f      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb0 <TIM_Base_SetConfig+0x12c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d01b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a2c      	ldr	r2, [pc, #176]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d017      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a2b      	ldr	r2, [pc, #172]	@ (8005eb8 <TIM_Base_SetConfig+0x134>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a2a      	ldr	r2, [pc, #168]	@ (8005ebc <TIM_Base_SetConfig+0x138>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00f      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a29      	ldr	r2, [pc, #164]	@ (8005ec0 <TIM_Base_SetConfig+0x13c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d00b      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a28      	ldr	r2, [pc, #160]	@ (8005ec4 <TIM_Base_SetConfig+0x140>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d007      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a27      	ldr	r2, [pc, #156]	@ (8005ec8 <TIM_Base_SetConfig+0x144>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d003      	beq.n	8005e36 <TIM_Base_SetConfig+0xb2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a26      	ldr	r2, [pc, #152]	@ (8005ecc <TIM_Base_SetConfig+0x148>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d108      	bne.n	8005e48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	689a      	ldr	r2, [r3, #8]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a0e      	ldr	r2, [pc, #56]	@ (8005ea4 <TIM_Base_SetConfig+0x120>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d003      	beq.n	8005e76 <TIM_Base_SetConfig+0xf2>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a10      	ldr	r2, [pc, #64]	@ (8005eb4 <TIM_Base_SetConfig+0x130>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d103      	bne.n	8005e7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	691a      	ldr	r2, [r3, #16]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f043 0204 	orr.w	r2, r3, #4
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	601a      	str	r2, [r3, #0]
}
 8005e96:	bf00      	nop
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40010400 	.word	0x40010400
 8005eb8:	40014000 	.word	0x40014000
 8005ebc:	40014400 	.word	0x40014400
 8005ec0:	40014800 	.word	0x40014800
 8005ec4:	40001800 	.word	0x40001800
 8005ec8:	40001c00 	.word	0x40001c00
 8005ecc:	40002000 	.word	0x40002000

08005ed0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	f023 0201 	bic.w	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f023 0303 	bic.w	r3, r3, #3
 8005f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f023 0302 	bic.w	r3, r3, #2
 8005f18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a20      	ldr	r2, [pc, #128]	@ (8005fa8 <TIM_OC1_SetConfig+0xd8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d003      	beq.n	8005f34 <TIM_OC1_SetConfig+0x64>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fac <TIM_OC1_SetConfig+0xdc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d10c      	bne.n	8005f4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	f023 0308 	bic.w	r3, r3, #8
 8005f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	f023 0304 	bic.w	r3, r3, #4
 8005f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a15      	ldr	r2, [pc, #84]	@ (8005fa8 <TIM_OC1_SetConfig+0xd8>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d003      	beq.n	8005f5e <TIM_OC1_SetConfig+0x8e>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a14      	ldr	r2, [pc, #80]	@ (8005fac <TIM_OC1_SetConfig+0xdc>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d111      	bne.n	8005f82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	621a      	str	r2, [r3, #32]
}
 8005f9c:	bf00      	nop
 8005f9e:	371c      	adds	r7, #28
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr
 8005fa8:	40010000 	.word	0x40010000
 8005fac:	40010400 	.word	0x40010400

08005fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f023 0210 	bic.w	r2, r3, #16
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f023 0320 	bic.w	r3, r3, #32
 8005ffa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	011b      	lsls	r3, r3, #4
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4313      	orrs	r3, r2
 8006006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a22      	ldr	r2, [pc, #136]	@ (8006094 <TIM_OC2_SetConfig+0xe4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d003      	beq.n	8006018 <TIM_OC2_SetConfig+0x68>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a21      	ldr	r2, [pc, #132]	@ (8006098 <TIM_OC2_SetConfig+0xe8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d10d      	bne.n	8006034 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800601e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	011b      	lsls	r3, r3, #4
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	4313      	orrs	r3, r2
 800602a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006032:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a17      	ldr	r2, [pc, #92]	@ (8006094 <TIM_OC2_SetConfig+0xe4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d003      	beq.n	8006044 <TIM_OC2_SetConfig+0x94>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a16      	ldr	r2, [pc, #88]	@ (8006098 <TIM_OC2_SetConfig+0xe8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d113      	bne.n	800606c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800604a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006052:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	621a      	str	r2, [r3, #32]
}
 8006086:	bf00      	nop
 8006088:	371c      	adds	r7, #28
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40010000 	.word	0x40010000
 8006098:	40010400 	.word	0x40010400

0800609c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800609c:	b480      	push	{r7}
 800609e:	b087      	sub	sp, #28
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f023 0303 	bic.w	r3, r3, #3
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	021b      	lsls	r3, r3, #8
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a21      	ldr	r2, [pc, #132]	@ (800617c <TIM_OC3_SetConfig+0xe0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d003      	beq.n	8006102 <TIM_OC3_SetConfig+0x66>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a20      	ldr	r2, [pc, #128]	@ (8006180 <TIM_OC3_SetConfig+0xe4>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d10d      	bne.n	800611e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	021b      	lsls	r3, r3, #8
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	4313      	orrs	r3, r2
 8006114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800611c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a16      	ldr	r2, [pc, #88]	@ (800617c <TIM_OC3_SetConfig+0xe0>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d003      	beq.n	800612e <TIM_OC3_SetConfig+0x92>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a15      	ldr	r2, [pc, #84]	@ (8006180 <TIM_OC3_SetConfig+0xe4>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d113      	bne.n	8006156 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800613c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	4313      	orrs	r3, r2
 8006148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	011b      	lsls	r3, r3, #4
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	621a      	str	r2, [r3, #32]
}
 8006170:	bf00      	nop
 8006172:	371c      	adds	r7, #28
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	40010000 	.word	0x40010000
 8006180:	40010400 	.word	0x40010400

08006184 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006184:	b480      	push	{r7}
 8006186:	b087      	sub	sp, #28
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	021b      	lsls	r3, r3, #8
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	031b      	lsls	r3, r3, #12
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	4313      	orrs	r3, r2
 80061da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a12      	ldr	r2, [pc, #72]	@ (8006228 <TIM_OC4_SetConfig+0xa4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d003      	beq.n	80061ec <TIM_OC4_SetConfig+0x68>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a11      	ldr	r2, [pc, #68]	@ (800622c <TIM_OC4_SetConfig+0xa8>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d109      	bne.n	8006200 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	019b      	lsls	r3, r3, #6
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	693a      	ldr	r2, [r7, #16]
 8006218:	621a      	str	r2, [r3, #32]
}
 800621a:	bf00      	nop
 800621c:	371c      	adds	r7, #28
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40010000 	.word	0x40010000
 800622c:	40010400 	.word	0x40010400

08006230 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006230:	b480      	push	{r7}
 8006232:	b087      	sub	sp, #28
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f023 0201 	bic.w	r2, r3, #1
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800625a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	011b      	lsls	r3, r3, #4
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f023 030a 	bic.w	r3, r3, #10
 800626c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	4313      	orrs	r3, r2
 8006274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	621a      	str	r2, [r3, #32]
}
 8006282:	bf00      	nop
 8006284:	371c      	adds	r7, #28
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800628e:	b480      	push	{r7}
 8006290:	b087      	sub	sp, #28
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6a1b      	ldr	r3, [r3, #32]
 80062a4:	f023 0210 	bic.w	r2, r3, #16
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	031b      	lsls	r3, r3, #12
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	011b      	lsls	r3, r3, #4
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	621a      	str	r2, [r3, #32]
}
 80062e2:	bf00      	nop
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b085      	sub	sp, #20
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
 80062f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006306:	683a      	ldr	r2, [r7, #0]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4313      	orrs	r3, r2
 800630c:	f043 0307 	orr.w	r3, r3, #7
 8006310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	609a      	str	r2, [r3, #8]
}
 8006318:	bf00      	nop
 800631a:	3714      	adds	r7, #20
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006324:	b480      	push	{r7}
 8006326:	b087      	sub	sp, #28
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800633e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	021a      	lsls	r2, r3, #8
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	431a      	orrs	r2, r3
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	4313      	orrs	r3, r2
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	609a      	str	r2, [r3, #8]
}
 8006358:	bf00      	nop
 800635a:	371c      	adds	r7, #28
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006364:	b480      	push	{r7}
 8006366:	b087      	sub	sp, #28
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2201      	movs	r2, #1
 8006378:	fa02 f303 	lsl.w	r3, r2, r3
 800637c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1a      	ldr	r2, [r3, #32]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	43db      	mvns	r3, r3
 8006386:	401a      	ands	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6a1a      	ldr	r2, [r3, #32]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 031f 	and.w	r3, r3, #31
 8006396:	6879      	ldr	r1, [r7, #4]
 8006398:	fa01 f303 	lsl.w	r3, r1, r3
 800639c:	431a      	orrs	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
	...

080063b0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d109      	bne.n	80063d4 <HAL_TIMEx_PWMN_Start+0x24>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	bf14      	ite	ne
 80063cc:	2301      	movne	r3, #1
 80063ce:	2300      	moveq	r3, #0
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	e022      	b.n	800641a <HAL_TIMEx_PWMN_Start+0x6a>
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	2b04      	cmp	r3, #4
 80063d8:	d109      	bne.n	80063ee <HAL_TIMEx_PWMN_Start+0x3e>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	bf14      	ite	ne
 80063e6:	2301      	movne	r3, #1
 80063e8:	2300      	moveq	r3, #0
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	e015      	b.n	800641a <HAL_TIMEx_PWMN_Start+0x6a>
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d109      	bne.n	8006408 <HAL_TIMEx_PWMN_Start+0x58>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	bf14      	ite	ne
 8006400:	2301      	movne	r3, #1
 8006402:	2300      	moveq	r3, #0
 8006404:	b2db      	uxtb	r3, r3
 8006406:	e008      	b.n	800641a <HAL_TIMEx_PWMN_Start+0x6a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800640e:	b2db      	uxtb	r3, r3
 8006410:	2b01      	cmp	r3, #1
 8006412:	bf14      	ite	ne
 8006414:	2301      	movne	r3, #1
 8006416:	2300      	moveq	r3, #0
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e06d      	b.n	80064fe <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d104      	bne.n	8006432 <HAL_TIMEx_PWMN_Start+0x82>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006430:	e013      	b.n	800645a <HAL_TIMEx_PWMN_Start+0xaa>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b04      	cmp	r3, #4
 8006436:	d104      	bne.n	8006442 <HAL_TIMEx_PWMN_Start+0x92>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006440:	e00b      	b.n	800645a <HAL_TIMEx_PWMN_Start+0xaa>
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b08      	cmp	r3, #8
 8006446:	d104      	bne.n	8006452 <HAL_TIMEx_PWMN_Start+0xa2>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006450:	e003      	b.n	800645a <HAL_TIMEx_PWMN_Start+0xaa>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2204      	movs	r2, #4
 8006460:	6839      	ldr	r1, [r7, #0]
 8006462:	4618      	mov	r0, r3
 8006464:	f000 f940 	bl	80066e8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006476:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a22      	ldr	r2, [pc, #136]	@ (8006508 <HAL_TIMEx_PWMN_Start+0x158>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d022      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800648a:	d01d      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1e      	ldr	r2, [pc, #120]	@ (800650c <HAL_TIMEx_PWMN_Start+0x15c>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d018      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1d      	ldr	r2, [pc, #116]	@ (8006510 <HAL_TIMEx_PWMN_Start+0x160>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d013      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <HAL_TIMEx_PWMN_Start+0x164>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00e      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006518 <HAL_TIMEx_PWMN_Start+0x168>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d009      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a18      	ldr	r2, [pc, #96]	@ (800651c <HAL_TIMEx_PWMN_Start+0x16c>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d004      	beq.n	80064c8 <HAL_TIMEx_PWMN_Start+0x118>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a17      	ldr	r2, [pc, #92]	@ (8006520 <HAL_TIMEx_PWMN_Start+0x170>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d111      	bne.n	80064ec <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b06      	cmp	r3, #6
 80064d8:	d010      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0201 	orr.w	r2, r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ea:	e007      	b.n	80064fc <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f042 0201 	orr.w	r2, r2, #1
 80064fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40000400 	.word	0x40000400
 8006510:	40000800 	.word	0x40000800
 8006514:	40000c00 	.word	0x40000c00
 8006518:	40010400 	.word	0x40010400
 800651c:	40014000 	.word	0x40014000
 8006520:	40001800 	.word	0x40001800

08006524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006538:	2302      	movs	r3, #2
 800653a:	e05a      	b.n	80065f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2202      	movs	r2, #2
 8006548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006562:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	4313      	orrs	r3, r2
 800656c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a21      	ldr	r2, [pc, #132]	@ (8006600 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d022      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006588:	d01d      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a1d      	ldr	r2, [pc, #116]	@ (8006604 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d018      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a1b      	ldr	r2, [pc, #108]	@ (8006608 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d013      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1a      	ldr	r2, [pc, #104]	@ (800660c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d00e      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a18      	ldr	r2, [pc, #96]	@ (8006610 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d009      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a17      	ldr	r2, [pc, #92]	@ (8006614 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d004      	beq.n	80065c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a15      	ldr	r2, [pc, #84]	@ (8006618 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d10c      	bne.n	80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	40010000 	.word	0x40010000
 8006604:	40000400 	.word	0x40000400
 8006608:	40000800 	.word	0x40000800
 800660c:	40000c00 	.word	0x40000c00
 8006610:	40010400 	.word	0x40010400
 8006614:	40014000 	.word	0x40014000
 8006618:	40001800 	.word	0x40001800

0800661c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006634:	2302      	movs	r3, #2
 8006636:	e03d      	b.n	80066b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4313      	orrs	r3, r2
 8006676:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	4313      	orrs	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f003 030f 	and.w	r3, r3, #15
 80066fa:	2204      	movs	r2, #4
 80066fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006700:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6a1a      	ldr	r2, [r3, #32]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	43db      	mvns	r3, r3
 800670a:	401a      	ands	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6a1a      	ldr	r2, [r3, #32]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f003 030f 	and.w	r3, r3, #15
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	fa01 f303 	lsl.w	r3, r1, r3
 8006720:	431a      	orrs	r2, r3
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	621a      	str	r2, [r3, #32]
}
 8006726:	bf00      	nop
 8006728:	371c      	adds	r7, #28
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <memset>:
 8006732:	4402      	add	r2, r0
 8006734:	4603      	mov	r3, r0
 8006736:	4293      	cmp	r3, r2
 8006738:	d100      	bne.n	800673c <memset+0xa>
 800673a:	4770      	bx	lr
 800673c:	f803 1b01 	strb.w	r1, [r3], #1
 8006740:	e7f9      	b.n	8006736 <memset+0x4>
	...

08006744 <__errno>:
 8006744:	4b01      	ldr	r3, [pc, #4]	@ (800674c <__errno+0x8>)
 8006746:	6818      	ldr	r0, [r3, #0]
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	20000220 	.word	0x20000220

08006750 <__libc_init_array>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	4d0d      	ldr	r5, [pc, #52]	@ (8006788 <__libc_init_array+0x38>)
 8006754:	4c0d      	ldr	r4, [pc, #52]	@ (800678c <__libc_init_array+0x3c>)
 8006756:	1b64      	subs	r4, r4, r5
 8006758:	10a4      	asrs	r4, r4, #2
 800675a:	2600      	movs	r6, #0
 800675c:	42a6      	cmp	r6, r4
 800675e:	d109      	bne.n	8006774 <__libc_init_array+0x24>
 8006760:	4d0b      	ldr	r5, [pc, #44]	@ (8006790 <__libc_init_array+0x40>)
 8006762:	4c0c      	ldr	r4, [pc, #48]	@ (8006794 <__libc_init_array+0x44>)
 8006764:	f000 fdae 	bl	80072c4 <_init>
 8006768:	1b64      	subs	r4, r4, r5
 800676a:	10a4      	asrs	r4, r4, #2
 800676c:	2600      	movs	r6, #0
 800676e:	42a6      	cmp	r6, r4
 8006770:	d105      	bne.n	800677e <__libc_init_array+0x2e>
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	f855 3b04 	ldr.w	r3, [r5], #4
 8006778:	4798      	blx	r3
 800677a:	3601      	adds	r6, #1
 800677c:	e7ee      	b.n	800675c <__libc_init_array+0xc>
 800677e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006782:	4798      	blx	r3
 8006784:	3601      	adds	r6, #1
 8006786:	e7f2      	b.n	800676e <__libc_init_array+0x1e>
 8006788:	0800988c 	.word	0x0800988c
 800678c:	0800988c 	.word	0x0800988c
 8006790:	0800988c 	.word	0x0800988c
 8006794:	08009890 	.word	0x08009890

08006798 <sqrtf>:
 8006798:	b508      	push	{r3, lr}
 800679a:	ed2d 8b02 	vpush	{d8}
 800679e:	eeb0 8a40 	vmov.f32	s16, s0
 80067a2:	f000 f8a1 	bl	80068e8 <__ieee754_sqrtf>
 80067a6:	eeb4 8a48 	vcmp.f32	s16, s16
 80067aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ae:	d60c      	bvs.n	80067ca <sqrtf+0x32>
 80067b0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80067d0 <sqrtf+0x38>
 80067b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80067b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067bc:	d505      	bpl.n	80067ca <sqrtf+0x32>
 80067be:	f7ff ffc1 	bl	8006744 <__errno>
 80067c2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80067c6:	2321      	movs	r3, #33	@ 0x21
 80067c8:	6003      	str	r3, [r0, #0]
 80067ca:	ecbd 8b02 	vpop	{d8}
 80067ce:	bd08      	pop	{r3, pc}
 80067d0:	00000000 	.word	0x00000000

080067d4 <cosf>:
 80067d4:	ee10 3a10 	vmov	r3, s0
 80067d8:	b507      	push	{r0, r1, r2, lr}
 80067da:	4a1e      	ldr	r2, [pc, #120]	@ (8006854 <cosf+0x80>)
 80067dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d806      	bhi.n	80067f2 <cosf+0x1e>
 80067e4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8006858 <cosf+0x84>
 80067e8:	b003      	add	sp, #12
 80067ea:	f85d eb04 	ldr.w	lr, [sp], #4
 80067ee:	f000 b87f 	b.w	80068f0 <__kernel_cosf>
 80067f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80067f6:	d304      	bcc.n	8006802 <cosf+0x2e>
 80067f8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80067fc:	b003      	add	sp, #12
 80067fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8006802:	4668      	mov	r0, sp
 8006804:	f000 f914 	bl	8006a30 <__ieee754_rem_pio2f>
 8006808:	f000 0003 	and.w	r0, r0, #3
 800680c:	2801      	cmp	r0, #1
 800680e:	d009      	beq.n	8006824 <cosf+0x50>
 8006810:	2802      	cmp	r0, #2
 8006812:	d010      	beq.n	8006836 <cosf+0x62>
 8006814:	b9b0      	cbnz	r0, 8006844 <cosf+0x70>
 8006816:	eddd 0a01 	vldr	s1, [sp, #4]
 800681a:	ed9d 0a00 	vldr	s0, [sp]
 800681e:	f000 f867 	bl	80068f0 <__kernel_cosf>
 8006822:	e7eb      	b.n	80067fc <cosf+0x28>
 8006824:	eddd 0a01 	vldr	s1, [sp, #4]
 8006828:	ed9d 0a00 	vldr	s0, [sp]
 800682c:	f000 f8b8 	bl	80069a0 <__kernel_sinf>
 8006830:	eeb1 0a40 	vneg.f32	s0, s0
 8006834:	e7e2      	b.n	80067fc <cosf+0x28>
 8006836:	eddd 0a01 	vldr	s1, [sp, #4]
 800683a:	ed9d 0a00 	vldr	s0, [sp]
 800683e:	f000 f857 	bl	80068f0 <__kernel_cosf>
 8006842:	e7f5      	b.n	8006830 <cosf+0x5c>
 8006844:	eddd 0a01 	vldr	s1, [sp, #4]
 8006848:	ed9d 0a00 	vldr	s0, [sp]
 800684c:	2001      	movs	r0, #1
 800684e:	f000 f8a7 	bl	80069a0 <__kernel_sinf>
 8006852:	e7d3      	b.n	80067fc <cosf+0x28>
 8006854:	3f490fd8 	.word	0x3f490fd8
 8006858:	00000000 	.word	0x00000000

0800685c <sinf>:
 800685c:	ee10 3a10 	vmov	r3, s0
 8006860:	b507      	push	{r0, r1, r2, lr}
 8006862:	4a1f      	ldr	r2, [pc, #124]	@ (80068e0 <sinf+0x84>)
 8006864:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006868:	4293      	cmp	r3, r2
 800686a:	d807      	bhi.n	800687c <sinf+0x20>
 800686c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80068e4 <sinf+0x88>
 8006870:	2000      	movs	r0, #0
 8006872:	b003      	add	sp, #12
 8006874:	f85d eb04 	ldr.w	lr, [sp], #4
 8006878:	f000 b892 	b.w	80069a0 <__kernel_sinf>
 800687c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006880:	d304      	bcc.n	800688c <sinf+0x30>
 8006882:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006886:	b003      	add	sp, #12
 8006888:	f85d fb04 	ldr.w	pc, [sp], #4
 800688c:	4668      	mov	r0, sp
 800688e:	f000 f8cf 	bl	8006a30 <__ieee754_rem_pio2f>
 8006892:	f000 0003 	and.w	r0, r0, #3
 8006896:	2801      	cmp	r0, #1
 8006898:	d00a      	beq.n	80068b0 <sinf+0x54>
 800689a:	2802      	cmp	r0, #2
 800689c:	d00f      	beq.n	80068be <sinf+0x62>
 800689e:	b9c0      	cbnz	r0, 80068d2 <sinf+0x76>
 80068a0:	eddd 0a01 	vldr	s1, [sp, #4]
 80068a4:	ed9d 0a00 	vldr	s0, [sp]
 80068a8:	2001      	movs	r0, #1
 80068aa:	f000 f879 	bl	80069a0 <__kernel_sinf>
 80068ae:	e7ea      	b.n	8006886 <sinf+0x2a>
 80068b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80068b4:	ed9d 0a00 	vldr	s0, [sp]
 80068b8:	f000 f81a 	bl	80068f0 <__kernel_cosf>
 80068bc:	e7e3      	b.n	8006886 <sinf+0x2a>
 80068be:	eddd 0a01 	vldr	s1, [sp, #4]
 80068c2:	ed9d 0a00 	vldr	s0, [sp]
 80068c6:	2001      	movs	r0, #1
 80068c8:	f000 f86a 	bl	80069a0 <__kernel_sinf>
 80068cc:	eeb1 0a40 	vneg.f32	s0, s0
 80068d0:	e7d9      	b.n	8006886 <sinf+0x2a>
 80068d2:	eddd 0a01 	vldr	s1, [sp, #4]
 80068d6:	ed9d 0a00 	vldr	s0, [sp]
 80068da:	f000 f809 	bl	80068f0 <__kernel_cosf>
 80068de:	e7f5      	b.n	80068cc <sinf+0x70>
 80068e0:	3f490fd8 	.word	0x3f490fd8
 80068e4:	00000000 	.word	0x00000000

080068e8 <__ieee754_sqrtf>:
 80068e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80068ec:	4770      	bx	lr
	...

080068f0 <__kernel_cosf>:
 80068f0:	ee10 3a10 	vmov	r3, s0
 80068f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80068fc:	eef0 6a40 	vmov.f32	s13, s0
 8006900:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006904:	d204      	bcs.n	8006910 <__kernel_cosf+0x20>
 8006906:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800690a:	ee17 2a90 	vmov	r2, s15
 800690e:	b342      	cbz	r2, 8006962 <__kernel_cosf+0x72>
 8006910:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006914:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8006980 <__kernel_cosf+0x90>
 8006918:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8006984 <__kernel_cosf+0x94>
 800691c:	4a1a      	ldr	r2, [pc, #104]	@ (8006988 <__kernel_cosf+0x98>)
 800691e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006922:	4293      	cmp	r3, r2
 8006924:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800698c <__kernel_cosf+0x9c>
 8006928:	eee6 7a07 	vfma.f32	s15, s12, s14
 800692c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8006990 <__kernel_cosf+0xa0>
 8006930:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006934:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8006994 <__kernel_cosf+0xa4>
 8006938:	eee6 7a07 	vfma.f32	s15, s12, s14
 800693c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8006998 <__kernel_cosf+0xa8>
 8006940:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006944:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8006948:	ee26 6a07 	vmul.f32	s12, s12, s14
 800694c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006950:	eee7 0a06 	vfma.f32	s1, s14, s12
 8006954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006958:	d804      	bhi.n	8006964 <__kernel_cosf+0x74>
 800695a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800695e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006962:	4770      	bx	lr
 8006964:	4a0d      	ldr	r2, [pc, #52]	@ (800699c <__kernel_cosf+0xac>)
 8006966:	4293      	cmp	r3, r2
 8006968:	bf9a      	itte	ls
 800696a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800696e:	ee07 3a10 	vmovls	s14, r3
 8006972:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8006976:	ee30 0a47 	vsub.f32	s0, s0, s14
 800697a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800697e:	e7ec      	b.n	800695a <__kernel_cosf+0x6a>
 8006980:	ad47d74e 	.word	0xad47d74e
 8006984:	310f74f6 	.word	0x310f74f6
 8006988:	3e999999 	.word	0x3e999999
 800698c:	b493f27c 	.word	0xb493f27c
 8006990:	37d00d01 	.word	0x37d00d01
 8006994:	bab60b61 	.word	0xbab60b61
 8006998:	3d2aaaab 	.word	0x3d2aaaab
 800699c:	3f480000 	.word	0x3f480000

080069a0 <__kernel_sinf>:
 80069a0:	ee10 3a10 	vmov	r3, s0
 80069a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069a8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80069ac:	d204      	bcs.n	80069b8 <__kernel_sinf+0x18>
 80069ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80069b2:	ee17 3a90 	vmov	r3, s15
 80069b6:	b35b      	cbz	r3, 8006a10 <__kernel_sinf+0x70>
 80069b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80069bc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006a14 <__kernel_sinf+0x74>
 80069c0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006a18 <__kernel_sinf+0x78>
 80069c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80069c8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006a1c <__kernel_sinf+0x7c>
 80069cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80069d0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006a20 <__kernel_sinf+0x80>
 80069d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80069d8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8006a24 <__kernel_sinf+0x84>
 80069dc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80069e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80069e4:	b930      	cbnz	r0, 80069f4 <__kernel_sinf+0x54>
 80069e6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006a28 <__kernel_sinf+0x88>
 80069ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 80069ee:	eea6 0a26 	vfma.f32	s0, s12, s13
 80069f2:	4770      	bx	lr
 80069f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80069f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80069fc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006a00:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006a04:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006a2c <__kernel_sinf+0x8c>
 8006a08:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006a0c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	2f2ec9d3 	.word	0x2f2ec9d3
 8006a18:	b2d72f34 	.word	0xb2d72f34
 8006a1c:	3638ef1b 	.word	0x3638ef1b
 8006a20:	b9500d01 	.word	0xb9500d01
 8006a24:	3c088889 	.word	0x3c088889
 8006a28:	be2aaaab 	.word	0xbe2aaaab
 8006a2c:	3e2aaaab 	.word	0x3e2aaaab

08006a30 <__ieee754_rem_pio2f>:
 8006a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a32:	ee10 6a10 	vmov	r6, s0
 8006a36:	4b88      	ldr	r3, [pc, #544]	@ (8006c58 <__ieee754_rem_pio2f+0x228>)
 8006a38:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006a3c:	429d      	cmp	r5, r3
 8006a3e:	b087      	sub	sp, #28
 8006a40:	4604      	mov	r4, r0
 8006a42:	d805      	bhi.n	8006a50 <__ieee754_rem_pio2f+0x20>
 8006a44:	2300      	movs	r3, #0
 8006a46:	ed80 0a00 	vstr	s0, [r0]
 8006a4a:	6043      	str	r3, [r0, #4]
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	e022      	b.n	8006a96 <__ieee754_rem_pio2f+0x66>
 8006a50:	4b82      	ldr	r3, [pc, #520]	@ (8006c5c <__ieee754_rem_pio2f+0x22c>)
 8006a52:	429d      	cmp	r5, r3
 8006a54:	d83a      	bhi.n	8006acc <__ieee754_rem_pio2f+0x9c>
 8006a56:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006a5a:	2e00      	cmp	r6, #0
 8006a5c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006c60 <__ieee754_rem_pio2f+0x230>
 8006a60:	4a80      	ldr	r2, [pc, #512]	@ (8006c64 <__ieee754_rem_pio2f+0x234>)
 8006a62:	f023 030f 	bic.w	r3, r3, #15
 8006a66:	dd18      	ble.n	8006a9a <__ieee754_rem_pio2f+0x6a>
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006a6e:	bf09      	itett	eq
 8006a70:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8006c68 <__ieee754_rem_pio2f+0x238>
 8006a74:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006c6c <__ieee754_rem_pio2f+0x23c>
 8006a78:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006c70 <__ieee754_rem_pio2f+0x240>
 8006a7c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006a80:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8006a84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a88:	ed80 7a00 	vstr	s14, [r0]
 8006a8c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006a90:	edc0 7a01 	vstr	s15, [r0, #4]
 8006a94:	2001      	movs	r0, #1
 8006a96:	b007      	add	sp, #28
 8006a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006aa0:	bf09      	itett	eq
 8006aa2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8006c68 <__ieee754_rem_pio2f+0x238>
 8006aa6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006c6c <__ieee754_rem_pio2f+0x23c>
 8006aaa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006c70 <__ieee754_rem_pio2f+0x240>
 8006aae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006ab2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006ab6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006aba:	ed80 7a00 	vstr	s14, [r0]
 8006abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ac2:	edc0 7a01 	vstr	s15, [r0, #4]
 8006ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aca:	e7e4      	b.n	8006a96 <__ieee754_rem_pio2f+0x66>
 8006acc:	4b69      	ldr	r3, [pc, #420]	@ (8006c74 <__ieee754_rem_pio2f+0x244>)
 8006ace:	429d      	cmp	r5, r3
 8006ad0:	d873      	bhi.n	8006bba <__ieee754_rem_pio2f+0x18a>
 8006ad2:	f000 f8dd 	bl	8006c90 <fabsf>
 8006ad6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8006c78 <__ieee754_rem_pio2f+0x248>
 8006ada:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006ade:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006ae2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ae6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006aea:	ee17 0a90 	vmov	r0, s15
 8006aee:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006c60 <__ieee754_rem_pio2f+0x230>
 8006af2:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006af6:	281f      	cmp	r0, #31
 8006af8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006c6c <__ieee754_rem_pio2f+0x23c>
 8006afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b00:	eeb1 6a47 	vneg.f32	s12, s14
 8006b04:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006b08:	ee16 1a90 	vmov	r1, s13
 8006b0c:	dc09      	bgt.n	8006b22 <__ieee754_rem_pio2f+0xf2>
 8006b0e:	4a5b      	ldr	r2, [pc, #364]	@ (8006c7c <__ieee754_rem_pio2f+0x24c>)
 8006b10:	1e47      	subs	r7, r0, #1
 8006b12:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006b16:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006b1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d107      	bne.n	8006b32 <__ieee754_rem_pio2f+0x102>
 8006b22:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8006b26:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006b2a:	2a08      	cmp	r2, #8
 8006b2c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006b30:	dc14      	bgt.n	8006b5c <__ieee754_rem_pio2f+0x12c>
 8006b32:	6021      	str	r1, [r4, #0]
 8006b34:	ed94 7a00 	vldr	s14, [r4]
 8006b38:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006b3c:	2e00      	cmp	r6, #0
 8006b3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006b42:	ed84 0a01 	vstr	s0, [r4, #4]
 8006b46:	daa6      	bge.n	8006a96 <__ieee754_rem_pio2f+0x66>
 8006b48:	eeb1 7a47 	vneg.f32	s14, s14
 8006b4c:	eeb1 0a40 	vneg.f32	s0, s0
 8006b50:	ed84 7a00 	vstr	s14, [r4]
 8006b54:	ed84 0a01 	vstr	s0, [r4, #4]
 8006b58:	4240      	negs	r0, r0
 8006b5a:	e79c      	b.n	8006a96 <__ieee754_rem_pio2f+0x66>
 8006b5c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8006c68 <__ieee754_rem_pio2f+0x238>
 8006b60:	eef0 6a40 	vmov.f32	s13, s0
 8006b64:	eee6 6a25 	vfma.f32	s13, s12, s11
 8006b68:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006b6c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006b70:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006c70 <__ieee754_rem_pio2f+0x240>
 8006b74:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006b78:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006b7c:	ee15 2a90 	vmov	r2, s11
 8006b80:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006b84:	1a5b      	subs	r3, r3, r1
 8006b86:	2b19      	cmp	r3, #25
 8006b88:	dc04      	bgt.n	8006b94 <__ieee754_rem_pio2f+0x164>
 8006b8a:	edc4 5a00 	vstr	s11, [r4]
 8006b8e:	eeb0 0a66 	vmov.f32	s0, s13
 8006b92:	e7cf      	b.n	8006b34 <__ieee754_rem_pio2f+0x104>
 8006b94:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006c80 <__ieee754_rem_pio2f+0x250>
 8006b98:	eeb0 0a66 	vmov.f32	s0, s13
 8006b9c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006ba0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006ba4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006c84 <__ieee754_rem_pio2f+0x254>
 8006ba8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006bac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006bb0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006bb4:	ed84 7a00 	vstr	s14, [r4]
 8006bb8:	e7bc      	b.n	8006b34 <__ieee754_rem_pio2f+0x104>
 8006bba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006bbe:	d306      	bcc.n	8006bce <__ieee754_rem_pio2f+0x19e>
 8006bc0:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006bc4:	edc0 7a01 	vstr	s15, [r0, #4]
 8006bc8:	edc0 7a00 	vstr	s15, [r0]
 8006bcc:	e73e      	b.n	8006a4c <__ieee754_rem_pio2f+0x1c>
 8006bce:	15ea      	asrs	r2, r5, #23
 8006bd0:	3a86      	subs	r2, #134	@ 0x86
 8006bd2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006bd6:	ee07 3a90 	vmov	s15, r3
 8006bda:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006bde:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006c88 <__ieee754_rem_pio2f+0x258>
 8006be2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006be6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006bea:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006bee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006bf2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006bf6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006bfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006bfe:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006c02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006c06:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c0e:	edcd 7a05 	vstr	s15, [sp, #20]
 8006c12:	d11e      	bne.n	8006c52 <__ieee754_rem_pio2f+0x222>
 8006c14:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c1c:	bf0c      	ite	eq
 8006c1e:	2301      	moveq	r3, #1
 8006c20:	2302      	movne	r3, #2
 8006c22:	491a      	ldr	r1, [pc, #104]	@ (8006c8c <__ieee754_rem_pio2f+0x25c>)
 8006c24:	9101      	str	r1, [sp, #4]
 8006c26:	2102      	movs	r1, #2
 8006c28:	9100      	str	r1, [sp, #0]
 8006c2a:	a803      	add	r0, sp, #12
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	f000 f837 	bl	8006ca0 <__kernel_rem_pio2f>
 8006c32:	2e00      	cmp	r6, #0
 8006c34:	f6bf af2f 	bge.w	8006a96 <__ieee754_rem_pio2f+0x66>
 8006c38:	edd4 7a00 	vldr	s15, [r4]
 8006c3c:	eef1 7a67 	vneg.f32	s15, s15
 8006c40:	edc4 7a00 	vstr	s15, [r4]
 8006c44:	edd4 7a01 	vldr	s15, [r4, #4]
 8006c48:	eef1 7a67 	vneg.f32	s15, s15
 8006c4c:	edc4 7a01 	vstr	s15, [r4, #4]
 8006c50:	e782      	b.n	8006b58 <__ieee754_rem_pio2f+0x128>
 8006c52:	2303      	movs	r3, #3
 8006c54:	e7e5      	b.n	8006c22 <__ieee754_rem_pio2f+0x1f2>
 8006c56:	bf00      	nop
 8006c58:	3f490fd8 	.word	0x3f490fd8
 8006c5c:	4016cbe3 	.word	0x4016cbe3
 8006c60:	3fc90f80 	.word	0x3fc90f80
 8006c64:	3fc90fd0 	.word	0x3fc90fd0
 8006c68:	37354400 	.word	0x37354400
 8006c6c:	37354443 	.word	0x37354443
 8006c70:	2e85a308 	.word	0x2e85a308
 8006c74:	43490f80 	.word	0x43490f80
 8006c78:	3f22f984 	.word	0x3f22f984
 8006c7c:	080094b4 	.word	0x080094b4
 8006c80:	2e85a300 	.word	0x2e85a300
 8006c84:	248d3132 	.word	0x248d3132
 8006c88:	43800000 	.word	0x43800000
 8006c8c:	08009534 	.word	0x08009534

08006c90 <fabsf>:
 8006c90:	ee10 3a10 	vmov	r3, s0
 8006c94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c98:	ee00 3a10 	vmov	s0, r3
 8006c9c:	4770      	bx	lr
	...

08006ca0 <__kernel_rem_pio2f>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	ed2d 8b04 	vpush	{d8-d9}
 8006ca8:	b0d9      	sub	sp, #356	@ 0x164
 8006caa:	4690      	mov	r8, r2
 8006cac:	9001      	str	r0, [sp, #4]
 8006cae:	4ab6      	ldr	r2, [pc, #728]	@ (8006f88 <__kernel_rem_pio2f+0x2e8>)
 8006cb0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006cb2:	f118 0f04 	cmn.w	r8, #4
 8006cb6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006cba:	460f      	mov	r7, r1
 8006cbc:	f103 3bff 	add.w	fp, r3, #4294967295
 8006cc0:	db26      	blt.n	8006d10 <__kernel_rem_pio2f+0x70>
 8006cc2:	f1b8 0203 	subs.w	r2, r8, #3
 8006cc6:	bf48      	it	mi
 8006cc8:	f108 0204 	addmi.w	r2, r8, #4
 8006ccc:	10d2      	asrs	r2, r2, #3
 8006cce:	1c55      	adds	r5, r2, #1
 8006cd0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006cd2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 8006cd6:	00e8      	lsls	r0, r5, #3
 8006cd8:	eba2 060b 	sub.w	r6, r2, fp
 8006cdc:	9002      	str	r0, [sp, #8]
 8006cde:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006ce2:	eb0a 0c0b 	add.w	ip, sl, fp
 8006ce6:	ac1c      	add	r4, sp, #112	@ 0x70
 8006ce8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006cec:	2000      	movs	r0, #0
 8006cee:	4560      	cmp	r0, ip
 8006cf0:	dd10      	ble.n	8006d14 <__kernel_rem_pio2f+0x74>
 8006cf2:	a91c      	add	r1, sp, #112	@ 0x70
 8006cf4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006cf8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	4556      	cmp	r6, sl
 8006d00:	dc24      	bgt.n	8006d4c <__kernel_rem_pio2f+0xac>
 8006d02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006d06:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 8006d0a:	4684      	mov	ip, r0
 8006d0c:	2400      	movs	r4, #0
 8006d0e:	e016      	b.n	8006d3e <__kernel_rem_pio2f+0x9e>
 8006d10:	2200      	movs	r2, #0
 8006d12:	e7dc      	b.n	8006cce <__kernel_rem_pio2f+0x2e>
 8006d14:	42c6      	cmn	r6, r0
 8006d16:	bf5d      	ittte	pl
 8006d18:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006d1c:	ee07 1a90 	vmovpl	s15, r1
 8006d20:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006d24:	eef0 7a47 	vmovmi.f32	s15, s14
 8006d28:	ece4 7a01 	vstmia	r4!, {s15}
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	e7de      	b.n	8006cee <__kernel_rem_pio2f+0x4e>
 8006d30:	ecfe 6a01 	vldmia	lr!, {s13}
 8006d34:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006d38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006d3c:	3401      	adds	r4, #1
 8006d3e:	455c      	cmp	r4, fp
 8006d40:	ddf6      	ble.n	8006d30 <__kernel_rem_pio2f+0x90>
 8006d42:	ece9 7a01 	vstmia	r9!, {s15}
 8006d46:	3601      	adds	r6, #1
 8006d48:	3004      	adds	r0, #4
 8006d4a:	e7d8      	b.n	8006cfe <__kernel_rem_pio2f+0x5e>
 8006d4c:	a908      	add	r1, sp, #32
 8006d4e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d52:	9104      	str	r1, [sp, #16]
 8006d54:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006d56:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006f94 <__kernel_rem_pio2f+0x2f4>
 8006d5a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006f90 <__kernel_rem_pio2f+0x2f0>
 8006d5e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006d62:	9203      	str	r2, [sp, #12]
 8006d64:	4654      	mov	r4, sl
 8006d66:	00a2      	lsls	r2, r4, #2
 8006d68:	9205      	str	r2, [sp, #20]
 8006d6a:	aa58      	add	r2, sp, #352	@ 0x160
 8006d6c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006d70:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006d74:	a944      	add	r1, sp, #272	@ 0x110
 8006d76:	aa08      	add	r2, sp, #32
 8006d78:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006d7c:	4694      	mov	ip, r2
 8006d7e:	4626      	mov	r6, r4
 8006d80:	2e00      	cmp	r6, #0
 8006d82:	dc4c      	bgt.n	8006e1e <__kernel_rem_pio2f+0x17e>
 8006d84:	4628      	mov	r0, r5
 8006d86:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d8a:	f000 f9f1 	bl	8007170 <scalbnf>
 8006d8e:	eeb0 8a40 	vmov.f32	s16, s0
 8006d92:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006d96:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006d9a:	f000 fa4f 	bl	800723c <floorf>
 8006d9e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006da2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006da6:	2d00      	cmp	r5, #0
 8006da8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006db0:	ee17 9a90 	vmov	r9, s15
 8006db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006db8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006dbc:	dd41      	ble.n	8006e42 <__kernel_rem_pio2f+0x1a2>
 8006dbe:	f104 3cff 	add.w	ip, r4, #4294967295
 8006dc2:	a908      	add	r1, sp, #32
 8006dc4:	f1c5 0e08 	rsb	lr, r5, #8
 8006dc8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006dcc:	fa46 f00e 	asr.w	r0, r6, lr
 8006dd0:	4481      	add	r9, r0
 8006dd2:	fa00 f00e 	lsl.w	r0, r0, lr
 8006dd6:	1a36      	subs	r6, r6, r0
 8006dd8:	f1c5 0007 	rsb	r0, r5, #7
 8006ddc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006de0:	4106      	asrs	r6, r0
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	dd3c      	ble.n	8006e60 <__kernel_rem_pio2f+0x1c0>
 8006de6:	f04f 0e00 	mov.w	lr, #0
 8006dea:	f109 0901 	add.w	r9, r9, #1
 8006dee:	4670      	mov	r0, lr
 8006df0:	4574      	cmp	r4, lr
 8006df2:	dc68      	bgt.n	8006ec6 <__kernel_rem_pio2f+0x226>
 8006df4:	2d00      	cmp	r5, #0
 8006df6:	dd03      	ble.n	8006e00 <__kernel_rem_pio2f+0x160>
 8006df8:	2d01      	cmp	r5, #1
 8006dfa:	d074      	beq.n	8006ee6 <__kernel_rem_pio2f+0x246>
 8006dfc:	2d02      	cmp	r5, #2
 8006dfe:	d07d      	beq.n	8006efc <__kernel_rem_pio2f+0x25c>
 8006e00:	2e02      	cmp	r6, #2
 8006e02:	d12d      	bne.n	8006e60 <__kernel_rem_pio2f+0x1c0>
 8006e04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006e08:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006e0c:	b340      	cbz	r0, 8006e60 <__kernel_rem_pio2f+0x1c0>
 8006e0e:	4628      	mov	r0, r5
 8006e10:	9306      	str	r3, [sp, #24]
 8006e12:	f000 f9ad 	bl	8007170 <scalbnf>
 8006e16:	9b06      	ldr	r3, [sp, #24]
 8006e18:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006e1c:	e020      	b.n	8006e60 <__kernel_rem_pio2f+0x1c0>
 8006e1e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006e22:	3e01      	subs	r6, #1
 8006e24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e2c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006e30:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006e34:	ecac 0a01 	vstmia	ip!, {s0}
 8006e38:	ed30 0a01 	vldmdb	r0!, {s0}
 8006e3c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006e40:	e79e      	b.n	8006d80 <__kernel_rem_pio2f+0xe0>
 8006e42:	d105      	bne.n	8006e50 <__kernel_rem_pio2f+0x1b0>
 8006e44:	1e60      	subs	r0, r4, #1
 8006e46:	a908      	add	r1, sp, #32
 8006e48:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006e4c:	11f6      	asrs	r6, r6, #7
 8006e4e:	e7c8      	b.n	8006de2 <__kernel_rem_pio2f+0x142>
 8006e50:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006e54:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e5c:	da31      	bge.n	8006ec2 <__kernel_rem_pio2f+0x222>
 8006e5e:	2600      	movs	r6, #0
 8006e60:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e68:	f040 8098 	bne.w	8006f9c <__kernel_rem_pio2f+0x2fc>
 8006e6c:	1e60      	subs	r0, r4, #1
 8006e6e:	2200      	movs	r2, #0
 8006e70:	4550      	cmp	r0, sl
 8006e72:	da4b      	bge.n	8006f0c <__kernel_rem_pio2f+0x26c>
 8006e74:	2a00      	cmp	r2, #0
 8006e76:	d065      	beq.n	8006f44 <__kernel_rem_pio2f+0x2a4>
 8006e78:	3c01      	subs	r4, #1
 8006e7a:	ab08      	add	r3, sp, #32
 8006e7c:	3d08      	subs	r5, #8
 8006e7e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d0f8      	beq.n	8006e78 <__kernel_rem_pio2f+0x1d8>
 8006e86:	4628      	mov	r0, r5
 8006e88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006e8c:	f000 f970 	bl	8007170 <scalbnf>
 8006e90:	1c63      	adds	r3, r4, #1
 8006e92:	aa44      	add	r2, sp, #272	@ 0x110
 8006e94:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006f94 <__kernel_rem_pio2f+0x2f4>
 8006e98:	0099      	lsls	r1, r3, #2
 8006e9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006e9e:	4623      	mov	r3, r4
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f280 80a9 	bge.w	8006ff8 <__kernel_rem_pio2f+0x358>
 8006ea6:	4623      	mov	r3, r4
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f2c0 80c7 	blt.w	800703c <__kernel_rem_pio2f+0x39c>
 8006eae:	aa44      	add	r2, sp, #272	@ 0x110
 8006eb0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006eb4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006f8c <__kernel_rem_pio2f+0x2ec>
 8006eb8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	1ae2      	subs	r2, r4, r3
 8006ec0:	e0b1      	b.n	8007026 <__kernel_rem_pio2f+0x386>
 8006ec2:	2602      	movs	r6, #2
 8006ec4:	e78f      	b.n	8006de6 <__kernel_rem_pio2f+0x146>
 8006ec6:	f852 1b04 	ldr.w	r1, [r2], #4
 8006eca:	b948      	cbnz	r0, 8006ee0 <__kernel_rem_pio2f+0x240>
 8006ecc:	b121      	cbz	r1, 8006ed8 <__kernel_rem_pio2f+0x238>
 8006ece:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006ed2:	f842 1c04 	str.w	r1, [r2, #-4]
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	f10e 0e01 	add.w	lr, lr, #1
 8006edc:	4608      	mov	r0, r1
 8006ede:	e787      	b.n	8006df0 <__kernel_rem_pio2f+0x150>
 8006ee0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006ee4:	e7f5      	b.n	8006ed2 <__kernel_rem_pio2f+0x232>
 8006ee6:	f104 3cff 	add.w	ip, r4, #4294967295
 8006eea:	aa08      	add	r2, sp, #32
 8006eec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006ef0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ef4:	a908      	add	r1, sp, #32
 8006ef6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8006efa:	e781      	b.n	8006e00 <__kernel_rem_pio2f+0x160>
 8006efc:	f104 3cff 	add.w	ip, r4, #4294967295
 8006f00:	aa08      	add	r2, sp, #32
 8006f02:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006f06:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006f0a:	e7f3      	b.n	8006ef4 <__kernel_rem_pio2f+0x254>
 8006f0c:	a908      	add	r1, sp, #32
 8006f0e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006f12:	3801      	subs	r0, #1
 8006f14:	430a      	orrs	r2, r1
 8006f16:	e7ab      	b.n	8006e70 <__kernel_rem_pio2f+0x1d0>
 8006f18:	3201      	adds	r2, #1
 8006f1a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006f1e:	2e00      	cmp	r6, #0
 8006f20:	d0fa      	beq.n	8006f18 <__kernel_rem_pio2f+0x278>
 8006f22:	9905      	ldr	r1, [sp, #20]
 8006f24:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006f28:	eb0d 0001 	add.w	r0, sp, r1
 8006f2c:	18e6      	adds	r6, r4, r3
 8006f2e:	a91c      	add	r1, sp, #112	@ 0x70
 8006f30:	f104 0c01 	add.w	ip, r4, #1
 8006f34:	384c      	subs	r0, #76	@ 0x4c
 8006f36:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006f3a:	4422      	add	r2, r4
 8006f3c:	4562      	cmp	r2, ip
 8006f3e:	da04      	bge.n	8006f4a <__kernel_rem_pio2f+0x2aa>
 8006f40:	4614      	mov	r4, r2
 8006f42:	e710      	b.n	8006d66 <__kernel_rem_pio2f+0xc6>
 8006f44:	9804      	ldr	r0, [sp, #16]
 8006f46:	2201      	movs	r2, #1
 8006f48:	e7e7      	b.n	8006f1a <__kernel_rem_pio2f+0x27a>
 8006f4a:	9903      	ldr	r1, [sp, #12]
 8006f4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006f50:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006f54:	9105      	str	r1, [sp, #20]
 8006f56:	ee07 1a90 	vmov	s15, r1
 8006f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f5e:	2400      	movs	r4, #0
 8006f60:	ece6 7a01 	vstmia	r6!, {s15}
 8006f64:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 8006f68:	46b1      	mov	r9, r6
 8006f6a:	455c      	cmp	r4, fp
 8006f6c:	dd04      	ble.n	8006f78 <__kernel_rem_pio2f+0x2d8>
 8006f6e:	ece0 7a01 	vstmia	r0!, {s15}
 8006f72:	f10c 0c01 	add.w	ip, ip, #1
 8006f76:	e7e1      	b.n	8006f3c <__kernel_rem_pio2f+0x29c>
 8006f78:	ecfe 6a01 	vldmia	lr!, {s13}
 8006f7c:	ed39 7a01 	vldmdb	r9!, {s14}
 8006f80:	3401      	adds	r4, #1
 8006f82:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006f86:	e7f0      	b.n	8006f6a <__kernel_rem_pio2f+0x2ca>
 8006f88:	08009878 	.word	0x08009878
 8006f8c:	0800984c 	.word	0x0800984c
 8006f90:	43800000 	.word	0x43800000
 8006f94:	3b800000 	.word	0x3b800000
 8006f98:	00000000 	.word	0x00000000
 8006f9c:	9b02      	ldr	r3, [sp, #8]
 8006f9e:	eeb0 0a48 	vmov.f32	s0, s16
 8006fa2:	eba3 0008 	sub.w	r0, r3, r8
 8006fa6:	f000 f8e3 	bl	8007170 <scalbnf>
 8006faa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006f90 <__kernel_rem_pio2f+0x2f0>
 8006fae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fb6:	db19      	blt.n	8006fec <__kernel_rem_pio2f+0x34c>
 8006fb8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006f94 <__kernel_rem_pio2f+0x2f4>
 8006fbc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006fc0:	aa08      	add	r2, sp, #32
 8006fc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fc6:	3508      	adds	r5, #8
 8006fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fcc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006fd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fd4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006fd8:	ee10 3a10 	vmov	r3, s0
 8006fdc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006fe0:	ee17 3a90 	vmov	r3, s15
 8006fe4:	3401      	adds	r4, #1
 8006fe6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006fea:	e74c      	b.n	8006e86 <__kernel_rem_pio2f+0x1e6>
 8006fec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006ff0:	aa08      	add	r2, sp, #32
 8006ff2:	ee10 3a10 	vmov	r3, s0
 8006ff6:	e7f6      	b.n	8006fe6 <__kernel_rem_pio2f+0x346>
 8006ff8:	a808      	add	r0, sp, #32
 8006ffa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8006ffe:	9001      	str	r0, [sp, #4]
 8007000:	ee07 0a90 	vmov	s15, r0
 8007004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007008:	3b01      	subs	r3, #1
 800700a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800700e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007012:	ed62 7a01 	vstmdb	r2!, {s15}
 8007016:	e743      	b.n	8006ea0 <__kernel_rem_pio2f+0x200>
 8007018:	ecfc 6a01 	vldmia	ip!, {s13}
 800701c:	ecb5 7a01 	vldmia	r5!, {s14}
 8007020:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007024:	3001      	adds	r0, #1
 8007026:	4550      	cmp	r0, sl
 8007028:	dc01      	bgt.n	800702e <__kernel_rem_pio2f+0x38e>
 800702a:	4290      	cmp	r0, r2
 800702c:	ddf4      	ble.n	8007018 <__kernel_rem_pio2f+0x378>
 800702e:	a858      	add	r0, sp, #352	@ 0x160
 8007030:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007034:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8007038:	3b01      	subs	r3, #1
 800703a:	e735      	b.n	8006ea8 <__kernel_rem_pio2f+0x208>
 800703c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800703e:	2b02      	cmp	r3, #2
 8007040:	dc09      	bgt.n	8007056 <__kernel_rem_pio2f+0x3b6>
 8007042:	2b00      	cmp	r3, #0
 8007044:	dc27      	bgt.n	8007096 <__kernel_rem_pio2f+0x3f6>
 8007046:	d040      	beq.n	80070ca <__kernel_rem_pio2f+0x42a>
 8007048:	f009 0007 	and.w	r0, r9, #7
 800704c:	b059      	add	sp, #356	@ 0x164
 800704e:	ecbd 8b04 	vpop	{d8-d9}
 8007052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007056:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007058:	2b03      	cmp	r3, #3
 800705a:	d1f5      	bne.n	8007048 <__kernel_rem_pio2f+0x3a8>
 800705c:	aa30      	add	r2, sp, #192	@ 0xc0
 800705e:	1f0b      	subs	r3, r1, #4
 8007060:	4413      	add	r3, r2
 8007062:	461a      	mov	r2, r3
 8007064:	4620      	mov	r0, r4
 8007066:	2800      	cmp	r0, #0
 8007068:	dc50      	bgt.n	800710c <__kernel_rem_pio2f+0x46c>
 800706a:	4622      	mov	r2, r4
 800706c:	2a01      	cmp	r2, #1
 800706e:	dc5d      	bgt.n	800712c <__kernel_rem_pio2f+0x48c>
 8007070:	ab30      	add	r3, sp, #192	@ 0xc0
 8007072:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 8007076:	440b      	add	r3, r1
 8007078:	2c01      	cmp	r4, #1
 800707a:	dc67      	bgt.n	800714c <__kernel_rem_pio2f+0x4ac>
 800707c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8007080:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007084:	2e00      	cmp	r6, #0
 8007086:	d167      	bne.n	8007158 <__kernel_rem_pio2f+0x4b8>
 8007088:	edc7 6a00 	vstr	s13, [r7]
 800708c:	ed87 7a01 	vstr	s14, [r7, #4]
 8007090:	edc7 7a02 	vstr	s15, [r7, #8]
 8007094:	e7d8      	b.n	8007048 <__kernel_rem_pio2f+0x3a8>
 8007096:	ab30      	add	r3, sp, #192	@ 0xc0
 8007098:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 800709c:	440b      	add	r3, r1
 800709e:	4622      	mov	r2, r4
 80070a0:	2a00      	cmp	r2, #0
 80070a2:	da24      	bge.n	80070ee <__kernel_rem_pio2f+0x44e>
 80070a4:	b34e      	cbz	r6, 80070fa <__kernel_rem_pio2f+0x45a>
 80070a6:	eef1 7a47 	vneg.f32	s15, s14
 80070aa:	edc7 7a00 	vstr	s15, [r7]
 80070ae:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80070b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80070b6:	aa31      	add	r2, sp, #196	@ 0xc4
 80070b8:	2301      	movs	r3, #1
 80070ba:	429c      	cmp	r4, r3
 80070bc:	da20      	bge.n	8007100 <__kernel_rem_pio2f+0x460>
 80070be:	b10e      	cbz	r6, 80070c4 <__kernel_rem_pio2f+0x424>
 80070c0:	eef1 7a67 	vneg.f32	s15, s15
 80070c4:	edc7 7a01 	vstr	s15, [r7, #4]
 80070c8:	e7be      	b.n	8007048 <__kernel_rem_pio2f+0x3a8>
 80070ca:	ab30      	add	r3, sp, #192	@ 0xc0
 80070cc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006f98 <__kernel_rem_pio2f+0x2f8>
 80070d0:	440b      	add	r3, r1
 80070d2:	2c00      	cmp	r4, #0
 80070d4:	da05      	bge.n	80070e2 <__kernel_rem_pio2f+0x442>
 80070d6:	b10e      	cbz	r6, 80070dc <__kernel_rem_pio2f+0x43c>
 80070d8:	eef1 7a67 	vneg.f32	s15, s15
 80070dc:	edc7 7a00 	vstr	s15, [r7]
 80070e0:	e7b2      	b.n	8007048 <__kernel_rem_pio2f+0x3a8>
 80070e2:	ed33 7a01 	vldmdb	r3!, {s14}
 80070e6:	3c01      	subs	r4, #1
 80070e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070ec:	e7f1      	b.n	80070d2 <__kernel_rem_pio2f+0x432>
 80070ee:	ed73 7a01 	vldmdb	r3!, {s15}
 80070f2:	3a01      	subs	r2, #1
 80070f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070f8:	e7d2      	b.n	80070a0 <__kernel_rem_pio2f+0x400>
 80070fa:	eef0 7a47 	vmov.f32	s15, s14
 80070fe:	e7d4      	b.n	80070aa <__kernel_rem_pio2f+0x40a>
 8007100:	ecb2 7a01 	vldmia	r2!, {s14}
 8007104:	3301      	adds	r3, #1
 8007106:	ee77 7a87 	vadd.f32	s15, s15, s14
 800710a:	e7d6      	b.n	80070ba <__kernel_rem_pio2f+0x41a>
 800710c:	ed72 7a01 	vldmdb	r2!, {s15}
 8007110:	edd2 6a01 	vldr	s13, [r2, #4]
 8007114:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007118:	3801      	subs	r0, #1
 800711a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800711e:	ed82 7a00 	vstr	s14, [r2]
 8007122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007126:	edc2 7a01 	vstr	s15, [r2, #4]
 800712a:	e79c      	b.n	8007066 <__kernel_rem_pio2f+0x3c6>
 800712c:	ed73 7a01 	vldmdb	r3!, {s15}
 8007130:	edd3 6a01 	vldr	s13, [r3, #4]
 8007134:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007138:	3a01      	subs	r2, #1
 800713a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800713e:	ed83 7a00 	vstr	s14, [r3]
 8007142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007146:	edc3 7a01 	vstr	s15, [r3, #4]
 800714a:	e78f      	b.n	800706c <__kernel_rem_pio2f+0x3cc>
 800714c:	ed33 7a01 	vldmdb	r3!, {s14}
 8007150:	3c01      	subs	r4, #1
 8007152:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007156:	e78f      	b.n	8007078 <__kernel_rem_pio2f+0x3d8>
 8007158:	eef1 6a66 	vneg.f32	s13, s13
 800715c:	eeb1 7a47 	vneg.f32	s14, s14
 8007160:	edc7 6a00 	vstr	s13, [r7]
 8007164:	ed87 7a01 	vstr	s14, [r7, #4]
 8007168:	eef1 7a67 	vneg.f32	s15, s15
 800716c:	e790      	b.n	8007090 <__kernel_rem_pio2f+0x3f0>
 800716e:	bf00      	nop

08007170 <scalbnf>:
 8007170:	ee10 3a10 	vmov	r3, s0
 8007174:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007178:	d02b      	beq.n	80071d2 <scalbnf+0x62>
 800717a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800717e:	d302      	bcc.n	8007186 <scalbnf+0x16>
 8007180:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007184:	4770      	bx	lr
 8007186:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800718a:	d123      	bne.n	80071d4 <scalbnf+0x64>
 800718c:	4b24      	ldr	r3, [pc, #144]	@ (8007220 <scalbnf+0xb0>)
 800718e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007224 <scalbnf+0xb4>
 8007192:	4298      	cmp	r0, r3
 8007194:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007198:	db17      	blt.n	80071ca <scalbnf+0x5a>
 800719a:	ee10 3a10 	vmov	r3, s0
 800719e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80071a2:	3a19      	subs	r2, #25
 80071a4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80071a8:	4288      	cmp	r0, r1
 80071aa:	dd15      	ble.n	80071d8 <scalbnf+0x68>
 80071ac:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007228 <scalbnf+0xb8>
 80071b0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800722c <scalbnf+0xbc>
 80071b4:	ee10 3a10 	vmov	r3, s0
 80071b8:	eeb0 7a67 	vmov.f32	s14, s15
 80071bc:	2b00      	cmp	r3, #0
 80071be:	bfb8      	it	lt
 80071c0:	eef0 7a66 	vmovlt.f32	s15, s13
 80071c4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80071c8:	4770      	bx	lr
 80071ca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007230 <scalbnf+0xc0>
 80071ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 80071d2:	4770      	bx	lr
 80071d4:	0dd2      	lsrs	r2, r2, #23
 80071d6:	e7e5      	b.n	80071a4 <scalbnf+0x34>
 80071d8:	4410      	add	r0, r2
 80071da:	28fe      	cmp	r0, #254	@ 0xfe
 80071dc:	dce6      	bgt.n	80071ac <scalbnf+0x3c>
 80071de:	2800      	cmp	r0, #0
 80071e0:	dd06      	ble.n	80071f0 <scalbnf+0x80>
 80071e2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80071e6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80071ea:	ee00 3a10 	vmov	s0, r3
 80071ee:	4770      	bx	lr
 80071f0:	f110 0f16 	cmn.w	r0, #22
 80071f4:	da09      	bge.n	800720a <scalbnf+0x9a>
 80071f6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007230 <scalbnf+0xc0>
 80071fa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007234 <scalbnf+0xc4>
 80071fe:	ee10 3a10 	vmov	r3, s0
 8007202:	eeb0 7a67 	vmov.f32	s14, s15
 8007206:	2b00      	cmp	r3, #0
 8007208:	e7d9      	b.n	80071be <scalbnf+0x4e>
 800720a:	3019      	adds	r0, #25
 800720c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007210:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007214:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007238 <scalbnf+0xc8>
 8007218:	ee07 3a90 	vmov	s15, r3
 800721c:	e7d7      	b.n	80071ce <scalbnf+0x5e>
 800721e:	bf00      	nop
 8007220:	ffff3cb0 	.word	0xffff3cb0
 8007224:	4c000000 	.word	0x4c000000
 8007228:	7149f2ca 	.word	0x7149f2ca
 800722c:	f149f2ca 	.word	0xf149f2ca
 8007230:	0da24260 	.word	0x0da24260
 8007234:	8da24260 	.word	0x8da24260
 8007238:	33000000 	.word	0x33000000

0800723c <floorf>:
 800723c:	ee10 3a10 	vmov	r3, s0
 8007240:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007244:	3a7f      	subs	r2, #127	@ 0x7f
 8007246:	2a16      	cmp	r2, #22
 8007248:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800724c:	dc2b      	bgt.n	80072a6 <floorf+0x6a>
 800724e:	2a00      	cmp	r2, #0
 8007250:	da12      	bge.n	8007278 <floorf+0x3c>
 8007252:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80072b8 <floorf+0x7c>
 8007256:	ee30 0a27 	vadd.f32	s0, s0, s15
 800725a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800725e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007262:	dd06      	ble.n	8007272 <floorf+0x36>
 8007264:	2b00      	cmp	r3, #0
 8007266:	da24      	bge.n	80072b2 <floorf+0x76>
 8007268:	2900      	cmp	r1, #0
 800726a:	4b14      	ldr	r3, [pc, #80]	@ (80072bc <floorf+0x80>)
 800726c:	bf08      	it	eq
 800726e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007272:	ee00 3a10 	vmov	s0, r3
 8007276:	4770      	bx	lr
 8007278:	4911      	ldr	r1, [pc, #68]	@ (80072c0 <floorf+0x84>)
 800727a:	4111      	asrs	r1, r2
 800727c:	420b      	tst	r3, r1
 800727e:	d0fa      	beq.n	8007276 <floorf+0x3a>
 8007280:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80072b8 <floorf+0x7c>
 8007284:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007288:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	ddef      	ble.n	8007272 <floorf+0x36>
 8007292:	2b00      	cmp	r3, #0
 8007294:	bfbe      	ittt	lt
 8007296:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800729a:	fa40 f202 	asrlt.w	r2, r0, r2
 800729e:	189b      	addlt	r3, r3, r2
 80072a0:	ea23 0301 	bic.w	r3, r3, r1
 80072a4:	e7e5      	b.n	8007272 <floorf+0x36>
 80072a6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80072aa:	d3e4      	bcc.n	8007276 <floorf+0x3a>
 80072ac:	ee30 0a00 	vadd.f32	s0, s0, s0
 80072b0:	4770      	bx	lr
 80072b2:	2300      	movs	r3, #0
 80072b4:	e7dd      	b.n	8007272 <floorf+0x36>
 80072b6:	bf00      	nop
 80072b8:	7149f2ca 	.word	0x7149f2ca
 80072bc:	bf800000 	.word	0xbf800000
 80072c0:	007fffff 	.word	0x007fffff

080072c4 <_init>:
 80072c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c6:	bf00      	nop
 80072c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ca:	bc08      	pop	{r3}
 80072cc:	469e      	mov	lr, r3
 80072ce:	4770      	bx	lr

080072d0 <_fini>:
 80072d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d2:	bf00      	nop
 80072d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d6:	bc08      	pop	{r3}
 80072d8:	469e      	mov	lr, r3
 80072da:	4770      	bx	lr
