

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_s'
================================================================
* Date:           Sat Apr 12 12:18:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_3_load_loc = alloca i64 1"   --->   Operation 8 'alloca' 'output_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_2_load_loc = alloca i64 1"   --->   Operation 9 'alloca' 'output_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_1_load_loc = alloca i64 1"   --->   Operation 10 'alloca' 'output_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_load_loc = alloca i64 1"   --->   Operation 11 'alloca' 'output_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%net_3_load_loc = alloca i64 1"   --->   Operation 12 'alloca' 'net_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_2_load_loc = alloca i64 1"   --->   Operation 13 'alloca' 'net_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_1_load_loc = alloca i64 1"   --->   Operation 14 'alloca' 'net_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_load_loc = alloca i64 1"   --->   Operation 15 'alloca' 'net_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_load_loc = alloca i64 1"   --->   Operation 16 'alloca' 'C_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_12_load_loc = alloca i64 1"   --->   Operation 17 'alloca' 'C_12_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_14_load_loc = alloca i64 1"   --->   Operation 18 'alloca' 'C_14_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_16_load_loc = alloca i64 1"   --->   Operation 19 'alloca' 'C_16_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i24 %input_0, i25 %C_16_load_loc, i25 %C_14_load_loc, i25 %C_12_load_loc, i25 %C_load_loc"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 21 [1/2] (1.86ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i24 %input_0, i25 %C_16_load_loc, i25 %C_14_load_loc, i25 %C_12_load_loc, i25 %C_load_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read13"   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_140 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read12"   --->   Operation 23 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_141 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read11"   --->   Operation 24 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_read469 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read4"   --->   Operation 25 'read' 'p_read469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%C_16_load = load i25 %C_16_load_loc"   --->   Operation 26 'load' 'C_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%C_14_load = load i25 %C_14_load_loc"   --->   Operation 27 'load' 'C_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%C_12_load = load i25 %C_12_load_loc"   --->   Operation 28 'load' 'C_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%C_load = load i25 %C_load_loc"   --->   Operation 29 'load' 'C_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.21ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1, i25 %C_load, i25 %C_12_load, i25 %C_14_load, i25 %C_16_load, i25 %p_read469, i25 %p_read_141, i25 %p_read_140, i25 %p_read, i25 %net_load_loc, i25 %net_1_load_loc, i25 %net_2_load_loc, i25 %net_3_load_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 31 [1/2] (1.72ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1, i25 %C_load, i25 %C_12_load, i25 %C_14_load, i25 %C_16_load, i25 %p_read469, i25 %p_read_141, i25 %p_read_140, i25 %p_read, i25 %net_load_loc, i25 %net_1_load_loc, i25 %net_2_load_loc, i25 %net_3_load_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.65>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%net_load = load i25 %net_load_loc"   --->   Operation 32 'load' 'net_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%net_1_load = load i25 %net_1_load_loc"   --->   Operation 33 'load' 'net_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%net_2_load = load i25 %net_2_load_loc"   --->   Operation 34 'load' 'net_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%net_3_load = load i25 %net_3_load_loc"   --->   Operation 35 'load' 'net_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (2.65ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1, i25 %net_load, i25 %net_1_load, i25 %net_2_load, i25 %net_3_load, i24 %output_load_loc, i24 %output_1_load_loc, i24 %output_2_load_loc, i24 %output_3_load_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 37 [1/2] (1.72ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1, i25 %net_load, i25 %net_1_load, i25 %net_2_load, i25 %net_3_load, i24 %output_load_loc, i24 %output_1_load_loc, i24 %output_2_load_loc, i24 %output_3_load_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%output_load = load i24 %output_load_loc"   --->   Operation 38 'load' 'output_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%output_1_load = load i24 %output_1_load_loc"   --->   Operation 39 'load' 'output_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%output_2_load = load i24 %output_2_load_loc"   --->   Operation 40 'load' 'output_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%output_3_load = load i24 %output_3_load_loc"   --->   Operation 41 'load' 'output_3_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i24 %output_load" [../layer.h:157]   --->   Operation 42 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i24 %output_1_load" [../layer.h:157]   --->   Operation 43 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i24 %output_2_load" [../layer.h:157]   --->   Operation 44 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i24 %output_3_load" [../layer.h:170]   --->   Operation 45 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%mrv = insertvalue i100 <undef>, i25 %zext_ln157" [../layer.h:170]   --->   Operation 46 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i100 %mrv, i25 %zext_ln157_1" [../layer.h:170]   --->   Operation 47 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i100 %mrv_1, i25 %zext_ln157_2" [../layer.h:170]   --->   Operation 48 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i100 %mrv_2, i25 %zext_ln170" [../layer.h:170]   --->   Operation 49 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln170 = ret i100 %mrv_3" [../layer.h:170]   --->   Operation 50 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.865ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' [30]  (1.865 ns)

 <State 3>: 2.215ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read13' [14]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1' [35]  (2.215 ns)

 <State 4>: 1.724ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_145_1' [35]  (1.724 ns)

 <State 5>: 2.650ns
The critical path consists of the following:
	'load' operation 25 bit ('net_load') on local variable 'net_load_loc' [36]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1' [40]  (2.650 ns)

 <State 6>: 1.724ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_21_1' [40]  (1.724 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
