GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\button.v'
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\dds_ii\dds_ii.v'
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\gowin_mult_1\gowin_mult_1.v'
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\sd_select.v'
Analyzing Verilog file 'C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\top.v'
Compiling module 'top'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\top.v":1)
Compiling module 'Gowin_PLL'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\gowin_pll\gowin_pll.v":10)
Compiling module 'button'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\button.v":21)
Compiling module 'DDS_II_Top'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\dds_ii\dds_ii.v":2302)
Compiling module '**'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\dds_ii\dds_ii.v":2301)
Compiling module 'Gowin_MULT_1'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\gowin_mult_1\gowin_mult_1.v":10)
Compiling module 'sd_select'("C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\sd_select.v":21)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\impl\gwsynthesis\FPGA_match.vg" completed
[100%] Generate report file "C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\impl\gwsynthesis\FPGA_match_syn.rpt.html" completed
GowinSynthesis finish
