#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c7ec9ff5f50 .scope module, "test_bench" "test_bench" 2 2;
 .timescale -9 -12;
v0x5c7eca027430_0 .var "addr", 3 0;
v0x5c7eca027510_0 .var "ce", 0 0;
v0x5c7eca0275b0_0 .var "clk", 0 0;
v0x5c7eca027650_0 .var "data_in", 7 0;
v0x5c7eca0276f0_0 .net "data_out", 7 0, v0x5c7eca0269f0_0;  1 drivers
v0x5c7eca0277e0_0 .var/i "i", 31 0;
v0x5c7eca027880_0 .var "rd_en", 0 0;
v0x5c7eca027950_0 .var "rst_n", 0 0;
v0x5c7eca027a20_0 .net "valid", 0 0, v0x5c7eca026e40_0;  1 drivers
v0x5c7eca027af0_0 .var "wr_en", 0 0;
E_0x5c7ec9ff8ba0 .event posedge, v0x5c7ec9ff1fb0_0;
S_0x5c7ec9ffc600 .scope module, "dut" "ram16x8" 2 11, 3 1 0, S_0x5c7ec9ff5f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "valid";
v0x5c7ec9ff0120_0 .net "addr", 3 0, v0x5c7eca027430_0;  1 drivers
v0x5c7ec9ff19c0_0 .net "ce", 0 0, v0x5c7eca027510_0;  1 drivers
v0x5c7ec9ff1fb0_0 .net "clk", 0 0, v0x5c7eca0275b0_0;  1 drivers
v0x5c7ec9ff4470_0 .net "data_in", 7 0, v0x5c7eca027650_0;  1 drivers
v0x5c7eca0269f0_0 .var "data_out", 7 0;
v0x5c7eca026b20 .array "ram", 0 15, 7 0;
v0x5c7eca026be0_0 .net "rd_en", 0 0, v0x5c7eca027880_0;  1 drivers
v0x5c7eca026ca0_0 .var "read_data", 7 0;
v0x5c7eca026d80_0 .net "rst_n", 0 0, v0x5c7eca027950_0;  1 drivers
v0x5c7eca026e40_0 .var "valid", 0 0;
v0x5c7eca026f00_0 .net "wr_en", 0 0, v0x5c7eca027af0_0;  1 drivers
E_0x5c7ec9fbeb40 .event anyedge, v0x5c7ec9ff19c0_0, v0x5c7eca026be0_0, v0x5c7eca026ca0_0;
E_0x5c7ec9ff8390/0 .event negedge, v0x5c7eca026d80_0;
E_0x5c7ec9ff8390/1 .event posedge, v0x5c7ec9ff1fb0_0;
E_0x5c7ec9ff8390 .event/or E_0x5c7ec9ff8390/0, E_0x5c7ec9ff8390/1;
S_0x5c7eca0270e0 .scope task, "verify" "verify" 2 28, 2 28 0, S_0x5c7ec9ff5f50;
 .timescale -9 -12;
v0x5c7eca027290_0 .var "exp_data_out", 7 0;
v0x5c7eca027370_0 .var "exp_valid", 0 0;
TD_test_bench.verify ;
    %vpi_call 2 32 "$display", "At time: %t, rst_n = 1'b%b, ce = 1'b%b, rd_en = 1'b%b, wr_en = 1'b%b, addr = 4'b%b, data_in = 8'b%b", $time, v0x5c7eca027950_0, v0x5c7eca027510_0, v0x5c7eca027880_0, v0x5c7eca027af0_0, v0x5c7eca027430_0, v0x5c7eca027650_0 {0 0 0};
    %load/vec4 v0x5c7eca0276f0_0;
    %load/vec4 v0x5c7eca027290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5c7eca027a20_0;
    %load/vec4 v0x5c7eca027370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 34 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 35 "$display", "PASSED: Expected data_out: 8'b%b, Got data_out: 8'b%b, Expectd valid: 1'b%b, Got valid: 1'b%b", v0x5c7eca027290_0, v0x5c7eca0276f0_0, v0x5c7eca027370_0, v0x5c7eca027a20_0 {0 0 0};
    %vpi_call 2 36 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 38 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 39 "$display", "FAILED: Expected data_out: 8'b%b, Got data_out: 8'b%b, Expectd valid: 1'b%b, Got valid: 1'b%b", v0x5c7eca027290_0, v0x5c7eca0276f0_0, v0x5c7eca027370_0, v0x5c7eca027a20_0 {0 0 0};
    %vpi_call 2 40 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x5c7ec9ffc600;
T_1 ;
    %wait E_0x5c7ec9ff8390;
    %load/vec4 v0x5c7eca026d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c7eca0269f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7eca026e40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c7ec9ff19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5c7eca026f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5c7ec9ff4470_0;
    %load/vec4 v0x5c7ec9ff0120_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c7eca026b20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7eca026e40_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5c7eca026be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5c7ec9ff0120_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5c7eca026b20, 4;
    %assign/vec4 v0x5c7eca026ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7eca026e40_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7eca026e40_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7eca026e40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c7ec9ffc600;
T_2 ;
    %wait E_0x5c7ec9fbeb40;
    %load/vec4 v0x5c7ec9ff19c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5c7eca026be0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5c7eca026ca0_0;
    %assign/vec4 v0x5c7eca0269f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c7eca0269f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c7ec9ff5f50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca0275b0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5c7eca0275b0_0;
    %inv;
    %store/vec4 v0x5c7eca0275b0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5c7ec9ff5f50;
T_4 ;
    %vpi_call 2 46 "$dumpfile", "test_bench.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c7ec9ff5f50 {0 0 0};
    %vpi_call 2 49 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 50 "$display", "-------------------------------------TESTBENCH FOR RAM 16X8------------------------------------------------------" {0 0 0};
    %vpi_call 2 51 "$display", "-----------------------------------------------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027af0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c7eca027430_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5c7eca027650_0, 0, 8;
    %wait E_0x5c7ec9ff8ba0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c7eca027290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027370_0, 0, 1;
    %fork TD_test_bench.verify, S_0x5c7eca0270e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027af0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5c7eca027430_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5c7eca027650_0, 0, 8;
    %wait E_0x5c7ec9ff8ba0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c7eca027290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027370_0, 0, 1;
    %fork TD_test_bench.verify, S_0x5c7eca0270e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027510_0, 0, 1;
    %wait E_0x5c7ec9ff8ba0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c7eca0277e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5c7eca0277e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027af0_0, 0, 1;
    %load/vec4 v0x5c7eca0277e0_0;
    %pad/s 4;
    %store/vec4 v0x5c7eca027430_0, 0, 4;
    %vpi_func 2 78 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x5c7eca027650_0, 0, 8;
    %wait E_0x5c7ec9ff8ba0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c7eca027290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027370_0, 0, 1;
    %fork TD_test_bench.verify, S_0x5c7eca0270e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eca027af0_0, 0, 1;
    %load/vec4 v0x5c7eca0277e0_0;
    %pad/s 4;
    %store/vec4 v0x5c7eca027430_0, 0, 4;
    %wait E_0x5c7ec9ff8ba0;
    %load/vec4 v0x5c7eca027650_0;
    %store/vec4 v0x5c7eca027290_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7eca027370_0, 0, 1;
    %fork TD_test_bench.verify, S_0x5c7eca0270e0;
    %join;
    %load/vec4 v0x5c7eca0277e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c7eca0277e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 89 "$display", "------------------------------------COMPLETED TESTBENCH FOR RAM 16X8 --------------------------------------------" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/test_bench.v";
    "../rtl/top.v";
