Analysis & Synthesis report for fifo
Mon Oct 26 01:05:28 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: fifo_ns:U0_next_stage_Logic
 12. Parameter Settings for User Entity Instance: fifo_cal:U1_Caluculate_Address_Logic
 13. Parameter Settings for User Entity Instance: fifo_out:U2_Output_Loigc
 14. Port Connectivity Checks: "mx2_32bits:U8_mx2_32bits"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 26 01:05:28 2020       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; fifo                                        ;
; Top-level Entity Name           ; fifo                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 301                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; fifo               ; fifo               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                  ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; _dff_r_en.v                      ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/_dff_r_en.v       ;         ;
; _8_to_1_MUX.v                    ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/_8_to_1_MUX.v     ;         ;
; _3_to_8_decoder.v                ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/_3_to_8_decoder.v ;         ;
; write_opertaion.v                ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/write_opertaion.v ;         ;
; Register_file.v                  ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/Register_file.v   ;         ;
; register8_r_en.v                 ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/register8_r_en.v  ;         ;
; register32_r_en.v                ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/register32_r_en.v ;         ;
; register32_8.v                   ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/register32_8.v    ;         ;
; read_operation.v                 ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/read_operation.v  ;         ;
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/gates.v           ;         ;
; fifo.v                           ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/fifo.v            ;         ;
; fifo_ns.v                        ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/fifo_ns.v         ;         ;
; fifo_cal.v                       ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/fifo_cal.v        ;         ;
; fifo_out.v                       ; yes             ; User Verilog HDL File  ; C:/Users/jjaa7/Desktop/fifo/fifo_out.v        ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 196       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 146       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 78        ;
;     -- 5 input functions                    ; 11        ;
;     -- 4 input functions                    ; 5         ;
;     -- <=3 input functions                  ; 52        ;
;                                             ;           ;
; Dedicated logic registers                   ; 301       ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 301       ;
; Total fan-out                               ; 2010      ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fifo                                         ; 146 (0)           ; 301 (0)      ; 0                 ; 0          ; 78   ; 0            ; |fifo                                                                                                                               ; work         ;
;    |Register_file:U7_Register_file|           ; 8 (0)             ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file                                                                                                ; work         ;
;       |register32_8:U0_register32_8|          ; 0 (0)             ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8                                                                   ; work         ;
;          |register32_r_en:U0_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U1_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U1_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U2_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U2_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U3_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U3_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U4_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U4_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U5_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U5_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U6_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U6_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;          |register32_r_en:U7_register32_r_en| ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en                                ; work         ;
;             |register8_r_en:U0|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U0|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U1|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U1|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U2|_dff_r_en:U7 ; work         ;
;             |register8_r_en:U3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3              ; work         ;
;                |_dff_r_en:U0|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U0 ; work         ;
;                |_dff_r_en:U1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U1 ; work         ;
;                |_dff_r_en:U2|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U2 ; work         ;
;                |_dff_r_en:U3|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U3 ; work         ;
;                |_dff_r_en:U4|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U4 ; work         ;
;                |_dff_r_en:U5|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U5 ; work         ;
;                |_dff_r_en:U6|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U6 ; work         ;
;                |_dff_r_en:U7|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U7_register32_r_en|register8_r_en:U3|_dff_r_en:U7 ; work         ;
;       |write_operation:U1|                    ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|write_operation:U1                                                                             ; work         ;
;          |_3_to_8_decoder:U0|                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|Register_file:U7_Register_file|write_operation:U1|_3_to_8_decoder:U0                                                          ; work         ;
;    |_dff32_r:U9_dout|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff32_r:U9_dout                                                                                                              ; work         ;
;    |_dff3_r:U3_state|                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff3_r:U3_state                                                                                                              ; work         ;
;    |_dff3_r:U5_head|                          ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff3_r:U5_head                                                                                                               ; work         ;
;    |_dff3_r:U6_tail|                          ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff3_r:U6_tail                                                                                                               ; work         ;
;    |_dff4_r:U4_data_count|                    ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|_dff4_r:U4_data_count                                                                                                         ; work         ;
;    |fifo_cal:U1_Caluculate_Address_Logic|     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_cal:U1_Caluculate_Address_Logic                                                                                          ; work         ;
;    |fifo_ns:U0_next_stage_Logic|              ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_ns:U0_next_stage_Logic                                                                                                   ; work         ;
;    |fifo_out:U2_Output_Loigc|                 ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|fifo_out:U2_Output_Loigc                                                                                                      ; work         ;
;    |mx2_32bits:U8_mx2_32bits|                 ; 96 (96)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fifo|mx2_32bits:U8_mx2_32bits                                                                                                      ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal              ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------+------------------------+
; fifo_out:U2_Output_Loigc|full                      ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_out:U2_Output_Loigc|empty                     ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_out:U2_Output_Loigc|wr_ack                    ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_out:U2_Output_Loigc|wr_err                    ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_out:U2_Output_Loigc|rd_ack                    ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_out:U2_Output_Loigc|rd_err                    ; fifo_out:U2_Output_Loigc|Mux6    ; yes                    ;
; fifo_ns:U0_next_stage_Logic|next_state[1]          ; fifo_ns:U0_next_stage_Logic|Mux3 ; yes                    ;
; fifo_ns:U0_next_stage_Logic|next_state[0]          ; fifo_ns:U0_next_stage_Logic|Mux3 ; yes                    ;
; fifo_ns:U0_next_stage_Logic|next_state[2]          ; fifo_ns:U0_next_stage_Logic|Mux3 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                  ;                        ;
+----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 301   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 301   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 260   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |fifo|_dff3_r:U6_tail|q[2]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fifo|_dff4_r:U4_data_count|q[0] ;
; 9:1                ; 32 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; Yes        ; |fifo|_dff32_r:U9_dout|q[7]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_ns:U0_next_stage_Logic ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                                 ;
; WRITE          ; 001   ; Unsigned Binary                                 ;
; READ           ; 010   ; Unsigned Binary                                 ;
; WR_ERROR       ; 011   ; Unsigned Binary                                 ;
; RD_ERROR       ; 100   ; Unsigned Binary                                 ;
; NO_OP          ; 101   ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_cal:U1_Caluculate_Address_Logic ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                                          ;
; WRITE          ; 001   ; Unsigned Binary                                          ;
; READ           ; 010   ; Unsigned Binary                                          ;
; WR_ERROR       ; 011   ; Unsigned Binary                                          ;
; RD_ERROR       ; 100   ; Unsigned Binary                                          ;
; NO_OP          ; 101   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_out:U2_Output_Loigc ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                              ;
; WRITE          ; 001   ; Unsigned Binary                              ;
; READ           ; 010   ; Unsigned Binary                              ;
; WR_ERROR       ; 011   ; Unsigned Binary                              ;
; RD_ERROR       ; 100   ; Unsigned Binary                              ;
; NO_OP          ; 101   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "mx2_32bits:U8_mx2_32bits" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; d0   ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 301                         ;
;     CLR               ; 9                           ;
;     CLR SCLR          ; 32                          ;
;     ENA CLR           ; 260                         ;
; arriav_lcell_comb     ; 146                         ;
;     normal            ; 146                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 78                          ;
; boundary_port         ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Oct 26 01:05:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_en.v
    Info (12023): Found entity 1: _dff_r_en File: C:/Users/jjaa7/Desktop/fifo/_dff_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _8_to_1_mux.v
    Info (12023): Found entity 1: _8_to_1_MUX File: C:/Users/jjaa7/Desktop/fifo/_8_to_1_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v
    Info (12023): Found entity 1: _3_to_8_decoder File: C:/Users/jjaa7/Desktop/fifo/_3_to_8_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_opertaion.v
    Info (12023): Found entity 1: write_operation File: C:/Users/jjaa7/Desktop/fifo/write_opertaion.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_file File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 1
    Info (12023): Found entity 2: _dff4_r File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 22
    Info (12023): Found entity 3: _dff3_r File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 39
    Info (12023): Found entity 4: _dff32_r File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 57
    Info (12023): Found entity 5: mx2_32bits File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file register8_r_en.v
    Info (12023): Found entity 1: register8_r_en File: C:/Users/jjaa7/Desktop/fifo/register8_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register32_r_en.v
    Info (12023): Found entity 1: register32_r_en File: C:/Users/jjaa7/Desktop/fifo/register32_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register32_8.v
    Info (12023): Found entity 1: register32_8 File: C:/Users/jjaa7/Desktop/fifo/register32_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_operation.v
    Info (12023): Found entity 1: read_operation File: C:/Users/jjaa7/Desktop/fifo/read_operation.v Line: 1
Info (12021): Found 22 design units, including 22 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 1
    Info (12023): Found entity 2: _nand2 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 7
    Info (12023): Found entity 3: _and2 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 13
    Info (12023): Found entity 4: _or2 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 19
    Info (12023): Found entity 5: _xor2 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 25
    Info (12023): Found entity 6: _and3 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 37
    Info (12023): Found entity 7: _and4 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 43
    Info (12023): Found entity 8: _and5 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 49
    Info (12023): Found entity 9: _or3 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 55
    Info (12023): Found entity 10: _or4 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 61
    Info (12023): Found entity 11: _or5 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 67
    Info (12023): Found entity 12: _inv_4bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 73
    Info (12023): Found entity 13: _and2_4bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 79
    Info (12023): Found entity 14: _or2_4bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 85
    Info (12023): Found entity 15: _xor2_4bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 91
    Info (12023): Found entity 16: _xnor2_4bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 100
    Info (12023): Found entity 17: _inv_32bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 108
    Info (12023): Found entity 18: _and2_32bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 114
    Info (12023): Found entity 19: _or2_32bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 120
    Info (12023): Found entity 20: _xor2_32bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 126
    Info (12023): Found entity 21: _xnor2_32bits File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 139
    Info (12023): Found entity 22: _nor2 File: C:/Users/jjaa7/Desktop/fifo/gates.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ns.v
    Info (12023): Found entity 1: fifo_ns File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo_cal.v
    Info (12023): Found entity 1: fifo_cal File: C:/Users/jjaa7/Desktop/fifo/fifo_cal.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo_out.v
    Info (12023): Found entity 1: fifo_out File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_fifo.v
    Info (12023): Found entity 1: tb_fifo File: C:/Users/jjaa7/Desktop/fifo/tb_fifo.v Line: 3
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Info (12128): Elaborating entity "fifo_ns" for hierarchy "fifo_ns:U0_next_stage_Logic" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at fifo_ns.v(23): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
Info (10041): Inferred latch for "next_state[0]" at fifo_ns.v(23) File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
Info (10041): Inferred latch for "next_state[1]" at fifo_ns.v(23) File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
Info (10041): Inferred latch for "next_state[2]" at fifo_ns.v(23) File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
Info (12128): Elaborating entity "fifo_cal" for hierarchy "fifo_cal:U1_Caluculate_Address_Logic" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 20
Warning (10230): Verilog HDL assignment warning at fifo_cal.v(38): truncated value with size 4 to match size of target (3) File: C:/Users/jjaa7/Desktop/fifo/fifo_cal.v Line: 38
Warning (10230): Verilog HDL assignment warning at fifo_cal.v(45): truncated value with size 4 to match size of target (3) File: C:/Users/jjaa7/Desktop/fifo/fifo_cal.v Line: 45
Info (12128): Elaborating entity "fifo_out" for hierarchy "fifo_out:U2_Output_Loigc" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at fifo_out.v(23): incomplete case statement has no default case item File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "full", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "empty", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "wr_ack", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "wr_err", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "rd_ack", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at fifo_out.v(21): inferring latch(es) for variable "rd_err", which holds its previous value in one or more paths through the always construct File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "rd_err" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "rd_ack" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "wr_err" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "wr_ack" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "empty" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (10041): Inferred latch for "full" at fifo_out.v(21) File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 21
Info (12128): Elaborating entity "_dff3_r" for hierarchy "_dff3_r:U3_state" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 28
Info (12128): Elaborating entity "_dff4_r" for hierarchy "_dff4_r:U4_data_count" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 29
Info (12128): Elaborating entity "Register_file" for hierarchy "Register_file:U7_Register_file" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 34
Info (12128): Elaborating entity "register32_8" for hierarchy "Register_file:U7_Register_file|register32_8:U0_register32_8" File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 10
Info (12128): Elaborating entity "register32_r_en" for hierarchy "Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en" File: C:/Users/jjaa7/Desktop/fifo/register32_8.v Line: 7
Info (12128): Elaborating entity "register8_r_en" for hierarchy "Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0" File: C:/Users/jjaa7/Desktop/fifo/register32_r_en.v Line: 6
Info (12128): Elaborating entity "_dff_r_en" for hierarchy "Register_file:U7_Register_file|register32_8:U0_register32_8|register32_r_en:U0_register32_r_en|register8_r_en:U0|_dff_r_en:U0" File: C:/Users/jjaa7/Desktop/fifo/register8_r_en.v Line: 6
Info (12128): Elaborating entity "write_operation" for hierarchy "Register_file:U7_Register_file|write_operation:U1" File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 13
Info (12128): Elaborating entity "_3_to_8_decoder" for hierarchy "Register_file:U7_Register_file|write_operation:U1|_3_to_8_decoder:U0" File: C:/Users/jjaa7/Desktop/fifo/write_opertaion.v Line: 8
Info (12128): Elaborating entity "_and2" for hierarchy "Register_file:U7_Register_file|write_operation:U1|_and2:U1" File: C:/Users/jjaa7/Desktop/fifo/write_opertaion.v Line: 9
Info (12128): Elaborating entity "read_operation" for hierarchy "Register_file:U7_Register_file|read_operation:U2" File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 16
Info (12128): Elaborating entity "_8_to_1_MUX" for hierarchy "Register_file:U7_Register_file|read_operation:U2|_8_to_1_MUX:U0" File: C:/Users/jjaa7/Desktop/fifo/read_operation.v Line: 8
Info (12128): Elaborating entity "mx2_32bits" for hierarchy "mx2_32bits:U8_mx2_32bits" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 37
Info (12128): Elaborating entity "_dff32_r" for hierarchy "_dff32_r:U9_dout" File: C:/Users/jjaa7/Desktop/fifo/fifo.v Line: 40
Warning (13012): Latch fifo_out:U2_Output_Loigc|full has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[0] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_out:U2_Output_Loigc|empty has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_out:U2_Output_Loigc|wr_ack has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[0] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_out:U2_Output_Loigc|wr_err has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_out:U2_Output_Loigc|rd_ack has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[0] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_out:U2_Output_Loigc|rd_err has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_out.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_ns:U0_next_stage_Logic|next_state[1] has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_ns:U0_next_stage_Logic|next_state[0] has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Warning (13012): Latch fifo_ns:U0_next_stage_Logic|next_state[2] has unsafe behavior File: C:/Users/jjaa7/Desktop/fifo/fifo_ns.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal _dff3_r:U3_state|q[2] File: C:/Users/jjaa7/Desktop/fifo/Register_file.v Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/jjaa7/Desktop/fifo/output_files/fifo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 483 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 405 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Mon Oct 26 01:05:28 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jjaa7/Desktop/fifo/output_files/fifo.map.smsg.


