This is a central place for me to keep some VHDL, and Verilog code that is often repeated in different projects.
