m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign
vcounter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741401034
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I7[O58Ng<3MeaD_fI6G7jY2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/counter.sv
!i122 0
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1741401033.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/counter.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vFIR_Filter_L3_Top
R0
R1
!i10b 1
!s100 J?A6cPzHDh0BmlFGHJB5z2
R2
IWo@<L?2hWA8Jm4VcR9m181
R3
S1
R4
w1741400843
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv
!i122 1
L0 1 67
R5
r1
!s85 0
31
Z8 !s108 1741401034.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_L3_Pipelined_Top.sv|
!i113 1
R6
R7
n@f@i@r_@filter_@l3_@top
vFIR_Filter_tb
R0
R1
!i10b 1
!s100 A:IPkXB=56`ibPSl114?92
R2
IZEeoO6ZiC:7Yi910g4K_B3
R3
S1
R4
w1741398482
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
!i122 2
L0 2 84
R5
r1
!s85 0
31
R8
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!i113 1
R6
R7
n@f@i@r_@filter_tb
vfir_pipeline
R0
R1
!i10b 1
!s100 HPlSKGfBb[_T>_@TgPV?o0
R2
I^GkS6i4WBIZ890M0[aTP90
R3
S1
R4
w1741400909
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/fir_pipeline.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/fir_pipeline.sv
!i122 3
L0 1 86
R5
r1
!s85 0
31
R8
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!i113 1
R6
R7
vSineWave
R0
R1
!i10b 1
!s100 da5T>QHR_RC2A:0^SkPDY2
R2
IRbU793PWagQog;Bm1DXEN3
R3
S1
R4
w1741398742
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv
!i122 4
L0 1 20
R5
r1
!s85 0
31
R8
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3 and Fully Pipelined/VerilogFilterArchitectureDesign/SineWave.sv|
!i113 1
R6
R7
n@sine@wave
