$date
	Mon Sep 29 15:32:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_updown_counter_2bit $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ up_down $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & j0 $end
$var wire 1 ' j1 $end
$var wire 1 ( k0 $end
$var wire 1 ) k1 $end
$var wire 2 * q [1:0] $end
$var wire 1 + rst $end
$var wire 1 , up_down $end
$scope module jkff0 $end
$var wire 1 % clk $end
$var wire 1 & j $end
$var wire 1 ( k $end
$var wire 1 + rst $end
$var reg 1 - q $end
$upscope $end
$scope module jkff1 $end
$var wire 1 % clk $end
$var wire 1 ' j $end
$var wire 1 ) k $end
$var wire 1 + rst $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
1,
1+
b0 *
0)
1(
0'
1&
0%
1$
1#
0"
b0 !
$end
#5000
1"
1%
#10000
0"
0%
#15000
1"
1%
#20000
0#
0+
0"
0%
#25000
1'
1)
1-
b1 !
b1 *
1"
1%
#30000
0"
0%
#35000
0'
0)
0-
1.
b10 !
b10 *
1"
1%
#40000
0"
0%
#45000
1'
1)
1-
b11 !
b11 *
1"
1%
#50000
0'
0)
0$
0,
0"
0%
#55000
1'
1)
0-
b10 !
b10 *
1"
1%
#60000
0"
0%
#65000
0'
0)
0.
1-
b1 !
b1 *
1"
1%
#70000
0"
0%
#75000
1'
1)
0-
b0 !
b0 *
1"
1%
#80000
0"
0%
