INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_cpu_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2458] undeclared symbol resetn_sync, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:413]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/sim/pswitch_parser_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pswitch_parser_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module small_fifo [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/small_fifo.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fallthrough_small_fifo [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_3
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_i, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:1249]
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:1331]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:1332]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:1574]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:2099]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:2486]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:2866]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:3099]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/simulation/fifo_generator_vlog_beh.v:7858]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_3
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_datapath
ERROR: [VRFC 10-1527] use casting to use streaming concatenation with other operators [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v:289]
ERROR: [VRFC 10-1527] use casting to use streaming concatenation with other operators [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v:291]
ERROR: [VRFC 10-1527] use casting to use streaming concatenation with other operators [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v:293]
ERROR: [VRFC 10-1527] use casting to use streaming concatenation with other operators [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v:295]
ERROR: [VRFC 10-1040] module fp_datapath ignored due to previous errors [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fp_datapath_ip/hdl/fp_datapath.v:24]
