{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640006873592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640006873592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 14:27:52 2021 " "Processing started: Mon Dec 20 14:27:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640006873592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640006873592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640006873592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640006873988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/write_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/write_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_fsm-behavioural " "Found design unit 1: write_fsm-behavioural" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874275 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_fsm " "Found entity 1: write_fsm" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-vga_behavioral " "Found design unit 1: vga_driver-vga_behavioral" {  } { { "../Memory/main_fsm/VGA_driver.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/VGA_driver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874277 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../Memory/main_fsm/VGA_driver.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/VGA_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/startup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/startup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startup_fsm-behavioural " "Found design unit 1: startup_fsm-behavioural" {  } { { "../Memory/main_fsm/startup.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/startup.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874278 ""} { "Info" "ISGN_ENTITY_NAME" "1 startup_fsm " "Found entity 1: startup_fsm" {  } { { "../Memory/main_fsm/startup.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/startup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/mem_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/mem_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fsm-behavioural " "Found design unit 1: read_fsm-behavioural" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874280 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fsm " "Found entity 1: read_fsm" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_tb-structural " "Found design unit 1: main_tb-structural" {  } { { "../Memory/main_fsm/main_tb.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874282 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "../Memory/main_fsm/main_tb.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_fsm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_fsm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm_top-structural " "Found design unit 1: main_fsm_top-structural" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874283 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_fsm_top " "Found entity 1: main_fsm_top" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/main_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/main_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm-behavioural " "Found design unit 1: main_fsm-behavioural" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874285 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_fsm " "Found entity 1: main_fsm" {  } { { "../Memory/main_fsm/main_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-bhv " "Found design unit 1: gen25mhz-bhv" {  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874287 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "../Memory/main_fsm/gen25mhz.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/gen25mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/documents/github/epo-3/memory/main_fsm/erase_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david/documents/github/epo-3/memory/main_fsm/erase_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 erase_fsm-behavioural " "Found design unit 1: erase_fsm-behavioural" {  } { { "../Memory/main_fsm/erase_mem.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/erase_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874288 ""} { "Info" "ISGN_ENTITY_NAME" "1 erase_fsm " "Found entity 1: erase_fsm" {  } { { "../Memory/main_fsm/erase_mem.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/erase_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874291 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640006874291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640006874291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640006874313 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw " "Pin \"sw\" not connected" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 528 288 456 544 "sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1640006874314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm_top main_fsm_top:inst2 " "Elaborating entity \"main_fsm_top\" for hierarchy \"main_fsm_top:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 536 568 720 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz main_fsm_top:inst2\|gen25mhz:u1 " "Elaborating entity \"gen25mhz\" for hierarchy \"main_fsm_top:inst2\|gen25mhz:u1\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u1" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm main_fsm_top:inst2\|main_fsm:u2 " "Elaborating entity \"main_fsm\" for hierarchy \"main_fsm_top:inst2\|main_fsm:u2\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u2" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startup_fsm main_fsm_top:inst2\|startup_fsm:u3 " "Elaborating entity \"startup_fsm\" for hierarchy \"main_fsm_top:inst2\|startup_fsm:u3\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u3" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_fsm main_fsm_top:inst2\|erase_fsm:u4 " "Elaborating entity \"erase_fsm\" for hierarchy \"main_fsm_top:inst2\|erase_fsm:u4\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u4" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fsm main_fsm_top:inst2\|write_fsm:u5 " "Elaborating entity \"write_fsm\" for hierarchy \"main_fsm_top:inst2\|write_fsm:u5\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u5" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874325 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_state write_fsm.vhd(78) " "VHDL Process Statement warning at write_fsm.vhd(78): inferring latch(es) for signal or variable \"new_state\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_clkcount write_fsm.vhd(78) " "VHDL Process Statement warning at write_fsm.vhd(78): inferring latch(es) for signal or variable \"new_clkcount\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[0\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[0\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[1\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[1\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[2\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[2\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[3\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[3\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[4\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[4\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[5\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[5\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[6\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[6\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[7\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[7\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[8\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[8\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[9\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[9\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[10\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[10\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[11\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[11\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[12\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[12\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[13\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[13\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874326 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_clkcount\[14\] write_fsm.vhd(78) " "Inferred latch for \"new_clkcount\[14\]\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.write_done_state write_fsm.vhd(78) " "Inferred latch for \"new_state.write_done_state\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_frame_full write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_frame_full\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_write write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.data_write write_fsm.vhd(78) " "Inferred latch for \"new_state.data_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.address_write write_fsm.vhd(78) " "Inferred latch for \"new_state.address_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.opcode_write write_fsm.vhd(78) " "Inferred latch for \"new_state.opcode_write\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.idle_wel write_fsm.vhd(78) " "Inferred latch for \"new_state.idle_wel\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.opcode_wel write_fsm.vhd(78) " "Inferred latch for \"new_state.opcode_wel\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.write_idle write_fsm.vhd(78) " "Inferred latch for \"new_state.write_idle\" at write_fsm.vhd(78)" {  } { { "../Memory/main_fsm/write_fsm.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/write_fsm.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874327 "|top_de1|main_fsm_top:inst2|write_fsm:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fsm main_fsm_top:inst2\|read_fsm:u6 " "Elaborating entity \"read_fsm\" for hierarchy \"main_fsm_top:inst2\|read_fsm:u6\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u6" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874328 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inbuf0 mem_test.vhd(75) " "VHDL Process Statement warning at mem_test.vhd(75): inferring latch(es) for signal or variable \"inbuf0\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1640006874329 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[0\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[0\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874329 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[1\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[1\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874329 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inbuf0\[2\] mem_test.vhd(75) " "Inferred latch for \"inbuf0\[2\]\" at mem_test.vhd(75)" {  } { { "../Memory/main_fsm/mem_test.vhd" "" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/mem_test.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1640006874329 "|top_de1|main_fsm_top:inst2|read_fsm:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver main_fsm_top:inst2\|vga_driver:u7 " "Elaborating entity \"vga_driver\" for hierarchy \"main_fsm_top:inst2\|vga_driver:u7\"" {  } { { "../Memory/main_fsm/main_fsm_top.vhd" "u7" { Text "C:/Users/David/Documents/GitHub/EPO-3/Memory/main_fsm/main_fsm_top.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 624 1016 1152 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640006874332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640006875320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640006875320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw " "No output dependent on input pin \"sw\"" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/EPO-3/de 1 board/top_de1.bdf" { { 528 288 456 544 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640006875369 "|top_de1|sw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1640006875369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640006875369 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640006875369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640006875369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640006875369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640006875382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 14:27:55 2021 " "Processing ended: Mon Dec 20 14:27:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640006875382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640006875382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640006875382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640006875382 ""}
