
IO_Tile_16_33

 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bot_1 lc_trk_g0_1
 (8 0)  (836 528)  (836 528)  routing T_16_33.logic_op_bot_1 <X> T_16_33.lc_trk_g0_1
 (8 1)  (836 529)  (836 529)  routing T_16_33.logic_op_bot_1 <X> T_16_33.lc_trk_g0_1
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in


LogicTile_16_32

 (0 2)  (816 514)  (816 514)  routing T_16_32.glb_netwk_6 <X> T_16_32.wire_logic_cluster/lc_7/clk
 (1 2)  (817 514)  (817 514)  routing T_16_32.glb_netwk_6 <X> T_16_32.wire_logic_cluster/lc_7/clk
 (2 2)  (818 514)  (818 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 514)  (830 514)  routing T_16_32.wire_logic_cluster/lc_4/out <X> T_16_32.lc_trk_g0_4
 (31 2)  (847 514)  (847 514)  routing T_16_32.lc_trk_g0_4 <X> T_16_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 514)  (848 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 514)  (856 514)  LC_1 Logic Functioning bit
 (41 2)  (857 514)  (857 514)  LC_1 Logic Functioning bit
 (42 2)  (858 514)  (858 514)  LC_1 Logic Functioning bit
 (43 2)  (859 514)  (859 514)  LC_1 Logic Functioning bit
 (17 3)  (833 515)  (833 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (856 515)  (856 515)  LC_1 Logic Functioning bit
 (41 3)  (857 515)  (857 515)  LC_1 Logic Functioning bit
 (42 3)  (858 515)  (858 515)  LC_1 Logic Functioning bit
 (43 3)  (859 515)  (859 515)  LC_1 Logic Functioning bit
 (15 5)  (831 517)  (831 517)  routing T_16_32.bot_op_0 <X> T_16_32.lc_trk_g1_0
 (17 5)  (833 517)  (833 517)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 8)  (848 520)  (848 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 520)  (850 520)  routing T_16_32.lc_trk_g1_0 <X> T_16_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 520)  (852 520)  LC_4 Logic Functioning bit
 (37 8)  (853 520)  (853 520)  LC_4 Logic Functioning bit
 (38 8)  (854 520)  (854 520)  LC_4 Logic Functioning bit
 (39 8)  (855 520)  (855 520)  LC_4 Logic Functioning bit
 (45 8)  (861 520)  (861 520)  LC_4 Logic Functioning bit
 (36 9)  (852 521)  (852 521)  LC_4 Logic Functioning bit
 (37 9)  (853 521)  (853 521)  LC_4 Logic Functioning bit
 (38 9)  (854 521)  (854 521)  LC_4 Logic Functioning bit
 (39 9)  (855 521)  (855 521)  LC_4 Logic Functioning bit


LogicTile_16_31

 (31 0)  (847 496)  (847 496)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 496)  (848 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 496)  (849 496)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 496)  (850 496)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 496)  (852 496)  LC_0 Logic Functioning bit
 (37 0)  (853 496)  (853 496)  LC_0 Logic Functioning bit
 (38 0)  (854 496)  (854 496)  LC_0 Logic Functioning bit
 (39 0)  (855 496)  (855 496)  LC_0 Logic Functioning bit
 (45 0)  (861 496)  (861 496)  LC_0 Logic Functioning bit
 (36 1)  (852 497)  (852 497)  LC_0 Logic Functioning bit
 (37 1)  (853 497)  (853 497)  LC_0 Logic Functioning bit
 (38 1)  (854 497)  (854 497)  LC_0 Logic Functioning bit
 (39 1)  (855 497)  (855 497)  LC_0 Logic Functioning bit
 (0 2)  (816 498)  (816 498)  routing T_16_31.glb_netwk_6 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (1 2)  (817 498)  (817 498)  routing T_16_31.glb_netwk_6 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (2 2)  (818 498)  (818 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 15)  (833 511)  (833 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_18_29

 (27 0)  (955 464)  (955 464)  routing T_18_29.lc_trk_g3_0 <X> T_18_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 464)  (956 464)  routing T_18_29.lc_trk_g3_0 <X> T_18_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 464)  (957 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 464)  (960 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 464)  (964 464)  LC_0 Logic Functioning bit
 (37 0)  (965 464)  (965 464)  LC_0 Logic Functioning bit
 (38 0)  (966 464)  (966 464)  LC_0 Logic Functioning bit
 (39 0)  (967 464)  (967 464)  LC_0 Logic Functioning bit
 (44 0)  (972 464)  (972 464)  LC_0 Logic Functioning bit
 (45 0)  (973 464)  (973 464)  LC_0 Logic Functioning bit
 (40 1)  (968 465)  (968 465)  LC_0 Logic Functioning bit
 (41 1)  (969 465)  (969 465)  LC_0 Logic Functioning bit
 (42 1)  (970 465)  (970 465)  LC_0 Logic Functioning bit
 (43 1)  (971 465)  (971 465)  LC_0 Logic Functioning bit
 (48 1)  (976 465)  (976 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (977 465)  (977 465)  Carry_In_Mux bit 

 (0 2)  (928 466)  (928 466)  routing T_18_29.glb_netwk_6 <X> T_18_29.wire_logic_cluster/lc_7/clk
 (1 2)  (929 466)  (929 466)  routing T_18_29.glb_netwk_6 <X> T_18_29.wire_logic_cluster/lc_7/clk
 (2 2)  (930 466)  (930 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 466)  (955 466)  routing T_18_29.lc_trk_g3_1 <X> T_18_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 466)  (956 466)  routing T_18_29.lc_trk_g3_1 <X> T_18_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 466)  (957 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 466)  (960 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 466)  (964 466)  LC_1 Logic Functioning bit
 (37 2)  (965 466)  (965 466)  LC_1 Logic Functioning bit
 (38 2)  (966 466)  (966 466)  LC_1 Logic Functioning bit
 (39 2)  (967 466)  (967 466)  LC_1 Logic Functioning bit
 (44 2)  (972 466)  (972 466)  LC_1 Logic Functioning bit
 (45 2)  (973 466)  (973 466)  LC_1 Logic Functioning bit
 (40 3)  (968 467)  (968 467)  LC_1 Logic Functioning bit
 (41 3)  (969 467)  (969 467)  LC_1 Logic Functioning bit
 (42 3)  (970 467)  (970 467)  LC_1 Logic Functioning bit
 (43 3)  (971 467)  (971 467)  LC_1 Logic Functioning bit
 (48 3)  (976 467)  (976 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (949 468)  (949 468)  routing T_18_29.wire_logic_cluster/lc_3/out <X> T_18_29.lc_trk_g1_3
 (22 4)  (950 468)  (950 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 468)  (953 468)  routing T_18_29.wire_logic_cluster/lc_2/out <X> T_18_29.lc_trk_g1_2
 (27 4)  (955 468)  (955 468)  routing T_18_29.lc_trk_g1_2 <X> T_18_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 468)  (957 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 468)  (960 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 468)  (964 468)  LC_2 Logic Functioning bit
 (37 4)  (965 468)  (965 468)  LC_2 Logic Functioning bit
 (38 4)  (966 468)  (966 468)  LC_2 Logic Functioning bit
 (39 4)  (967 468)  (967 468)  LC_2 Logic Functioning bit
 (44 4)  (972 468)  (972 468)  LC_2 Logic Functioning bit
 (45 4)  (973 468)  (973 468)  LC_2 Logic Functioning bit
 (22 5)  (950 469)  (950 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 469)  (958 469)  routing T_18_29.lc_trk_g1_2 <X> T_18_29.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 469)  (968 469)  LC_2 Logic Functioning bit
 (41 5)  (969 469)  (969 469)  LC_2 Logic Functioning bit
 (42 5)  (970 469)  (970 469)  LC_2 Logic Functioning bit
 (43 5)  (971 469)  (971 469)  LC_2 Logic Functioning bit
 (27 6)  (955 470)  (955 470)  routing T_18_29.lc_trk_g1_3 <X> T_18_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 470)  (957 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 470)  (960 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (965 470)  (965 470)  LC_3 Logic Functioning bit
 (39 6)  (967 470)  (967 470)  LC_3 Logic Functioning bit
 (41 6)  (969 470)  (969 470)  LC_3 Logic Functioning bit
 (43 6)  (971 470)  (971 470)  LC_3 Logic Functioning bit
 (45 6)  (973 470)  (973 470)  LC_3 Logic Functioning bit
 (30 7)  (958 471)  (958 471)  routing T_18_29.lc_trk_g1_3 <X> T_18_29.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 471)  (965 471)  LC_3 Logic Functioning bit
 (39 7)  (967 471)  (967 471)  LC_3 Logic Functioning bit
 (41 7)  (969 471)  (969 471)  LC_3 Logic Functioning bit
 (43 7)  (971 471)  (971 471)  LC_3 Logic Functioning bit
 (14 12)  (942 476)  (942 476)  routing T_18_29.wire_logic_cluster/lc_0/out <X> T_18_29.lc_trk_g3_0
 (17 12)  (945 476)  (945 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 476)  (946 476)  routing T_18_29.wire_logic_cluster/lc_1/out <X> T_18_29.lc_trk_g3_1
 (17 13)  (945 477)  (945 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (928 478)  (928 478)  routing T_18_29.glb_netwk_4 <X> T_18_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 478)  (929 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_6_28

 (3 4)  (291 452)  (291 452)  routing T_6_28.sp12_v_b_0 <X> T_6_28.sp12_h_r_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_v_b_0 <X> T_6_28.sp12_h_r_0


LogicTile_14_28

 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_28

 (8 1)  (882 449)  (882 449)  routing T_17_28.sp4_h_r_1 <X> T_17_28.sp4_v_b_1
 (17 2)  (891 450)  (891 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (896 450)  (896 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (902 450)  (902 450)  routing T_17_28.lc_trk_g2_4 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 450)  (903 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 450)  (904 450)  routing T_17_28.lc_trk_g2_4 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 450)  (905 450)  routing T_17_28.lc_trk_g3_5 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 450)  (906 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 450)  (907 450)  routing T_17_28.lc_trk_g3_5 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 450)  (908 450)  routing T_17_28.lc_trk_g3_5 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 450)  (911 450)  LC_1 Logic Functioning bit
 (39 2)  (913 450)  (913 450)  LC_1 Logic Functioning bit
 (40 2)  (914 450)  (914 450)  LC_1 Logic Functioning bit
 (41 2)  (915 450)  (915 450)  LC_1 Logic Functioning bit
 (42 2)  (916 450)  (916 450)  LC_1 Logic Functioning bit
 (43 2)  (917 450)  (917 450)  LC_1 Logic Functioning bit
 (18 3)  (892 451)  (892 451)  routing T_17_28.sp4_r_v_b_29 <X> T_17_28.lc_trk_g0_5
 (21 3)  (895 451)  (895 451)  routing T_17_28.sp4_r_v_b_31 <X> T_17_28.lc_trk_g0_7
 (37 3)  (911 451)  (911 451)  LC_1 Logic Functioning bit
 (39 3)  (913 451)  (913 451)  LC_1 Logic Functioning bit
 (40 3)  (914 451)  (914 451)  LC_1 Logic Functioning bit
 (41 3)  (915 451)  (915 451)  LC_1 Logic Functioning bit
 (42 3)  (916 451)  (916 451)  LC_1 Logic Functioning bit
 (43 3)  (917 451)  (917 451)  LC_1 Logic Functioning bit
 (15 4)  (889 452)  (889 452)  routing T_17_28.sp4_h_r_9 <X> T_17_28.lc_trk_g1_1
 (16 4)  (890 452)  (890 452)  routing T_17_28.sp4_h_r_9 <X> T_17_28.lc_trk_g1_1
 (17 4)  (891 452)  (891 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 452)  (892 452)  routing T_17_28.sp4_h_r_9 <X> T_17_28.lc_trk_g1_1
 (22 4)  (896 452)  (896 452)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 452)  (898 452)  routing T_17_28.bot_op_3 <X> T_17_28.lc_trk_g1_3
 (28 4)  (902 452)  (902 452)  routing T_17_28.lc_trk_g2_1 <X> T_17_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 452)  (903 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 452)  (906 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 452)  (907 452)  routing T_17_28.lc_trk_g2_3 <X> T_17_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 452)  (911 452)  LC_2 Logic Functioning bit
 (38 4)  (912 452)  (912 452)  LC_2 Logic Functioning bit
 (39 4)  (913 452)  (913 452)  LC_2 Logic Functioning bit
 (40 4)  (914 452)  (914 452)  LC_2 Logic Functioning bit
 (41 4)  (915 452)  (915 452)  LC_2 Logic Functioning bit
 (42 4)  (916 452)  (916 452)  LC_2 Logic Functioning bit
 (43 4)  (917 452)  (917 452)  LC_2 Logic Functioning bit
 (22 5)  (896 453)  (896 453)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 453)  (898 453)  routing T_17_28.bot_op_2 <X> T_17_28.lc_trk_g1_2
 (28 5)  (902 453)  (902 453)  routing T_17_28.lc_trk_g2_0 <X> T_17_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 453)  (903 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 453)  (905 453)  routing T_17_28.lc_trk_g2_3 <X> T_17_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 453)  (906 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (908 453)  (908 453)  routing T_17_28.lc_trk_g1_1 <X> T_17_28.input_2_2
 (36 5)  (910 453)  (910 453)  LC_2 Logic Functioning bit
 (37 5)  (911 453)  (911 453)  LC_2 Logic Functioning bit
 (38 5)  (912 453)  (912 453)  LC_2 Logic Functioning bit
 (39 5)  (913 453)  (913 453)  LC_2 Logic Functioning bit
 (40 5)  (914 453)  (914 453)  LC_2 Logic Functioning bit
 (41 5)  (915 453)  (915 453)  LC_2 Logic Functioning bit
 (42 5)  (916 453)  (916 453)  LC_2 Logic Functioning bit
 (43 5)  (917 453)  (917 453)  LC_2 Logic Functioning bit
 (26 6)  (900 454)  (900 454)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 454)  (902 454)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 454)  (903 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 454)  (904 454)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 454)  (906 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 454)  (907 454)  routing T_17_28.lc_trk_g3_1 <X> T_17_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 454)  (908 454)  routing T_17_28.lc_trk_g3_1 <X> T_17_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 454)  (910 454)  LC_3 Logic Functioning bit
 (37 6)  (911 454)  (911 454)  LC_3 Logic Functioning bit
 (38 6)  (912 454)  (912 454)  LC_3 Logic Functioning bit
 (39 6)  (913 454)  (913 454)  LC_3 Logic Functioning bit
 (40 6)  (914 454)  (914 454)  LC_3 Logic Functioning bit
 (42 6)  (916 454)  (916 454)  LC_3 Logic Functioning bit
 (43 6)  (917 454)  (917 454)  LC_3 Logic Functioning bit
 (50 6)  (924 454)  (924 454)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (900 455)  (900 455)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 455)  (902 455)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 455)  (903 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 455)  (904 455)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 455)  (910 455)  LC_3 Logic Functioning bit
 (37 7)  (911 455)  (911 455)  LC_3 Logic Functioning bit
 (38 7)  (912 455)  (912 455)  LC_3 Logic Functioning bit
 (39 7)  (913 455)  (913 455)  LC_3 Logic Functioning bit
 (40 7)  (914 455)  (914 455)  LC_3 Logic Functioning bit
 (41 7)  (915 455)  (915 455)  LC_3 Logic Functioning bit
 (42 7)  (916 455)  (916 455)  LC_3 Logic Functioning bit
 (43 7)  (917 455)  (917 455)  LC_3 Logic Functioning bit
 (14 8)  (888 456)  (888 456)  routing T_17_28.rgt_op_0 <X> T_17_28.lc_trk_g2_0
 (15 8)  (889 456)  (889 456)  routing T_17_28.rgt_op_1 <X> T_17_28.lc_trk_g2_1
 (17 8)  (891 456)  (891 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 456)  (892 456)  routing T_17_28.rgt_op_1 <X> T_17_28.lc_trk_g2_1
 (21 8)  (895 456)  (895 456)  routing T_17_28.rgt_op_3 <X> T_17_28.lc_trk_g2_3
 (22 8)  (896 456)  (896 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 456)  (898 456)  routing T_17_28.rgt_op_3 <X> T_17_28.lc_trk_g2_3
 (27 8)  (901 456)  (901 456)  routing T_17_28.lc_trk_g1_2 <X> T_17_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 456)  (903 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 456)  (905 456)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 456)  (906 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 456)  (907 456)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 456)  (910 456)  LC_4 Logic Functioning bit
 (37 8)  (911 456)  (911 456)  LC_4 Logic Functioning bit
 (38 8)  (912 456)  (912 456)  LC_4 Logic Functioning bit
 (39 8)  (913 456)  (913 456)  LC_4 Logic Functioning bit
 (41 8)  (915 456)  (915 456)  LC_4 Logic Functioning bit
 (42 8)  (916 456)  (916 456)  LC_4 Logic Functioning bit
 (43 8)  (917 456)  (917 456)  LC_4 Logic Functioning bit
 (50 8)  (924 456)  (924 456)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 457)  (889 457)  routing T_17_28.rgt_op_0 <X> T_17_28.lc_trk_g2_0
 (17 9)  (891 457)  (891 457)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (896 457)  (896 457)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 457)  (898 457)  routing T_17_28.tnr_op_2 <X> T_17_28.lc_trk_g2_2
 (26 9)  (900 457)  (900 457)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 457)  (901 457)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 457)  (903 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 457)  (904 457)  routing T_17_28.lc_trk_g1_2 <X> T_17_28.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 457)  (910 457)  LC_4 Logic Functioning bit
 (37 9)  (911 457)  (911 457)  LC_4 Logic Functioning bit
 (38 9)  (912 457)  (912 457)  LC_4 Logic Functioning bit
 (39 9)  (913 457)  (913 457)  LC_4 Logic Functioning bit
 (40 9)  (914 457)  (914 457)  LC_4 Logic Functioning bit
 (41 9)  (915 457)  (915 457)  LC_4 Logic Functioning bit
 (42 9)  (916 457)  (916 457)  LC_4 Logic Functioning bit
 (43 9)  (917 457)  (917 457)  LC_4 Logic Functioning bit
 (14 10)  (888 458)  (888 458)  routing T_17_28.rgt_op_4 <X> T_17_28.lc_trk_g2_4
 (17 10)  (891 458)  (891 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 458)  (892 458)  routing T_17_28.wire_logic_cluster/lc_5/out <X> T_17_28.lc_trk_g2_5
 (21 10)  (895 458)  (895 458)  routing T_17_28.rgt_op_7 <X> T_17_28.lc_trk_g2_7
 (22 10)  (896 458)  (896 458)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 458)  (898 458)  routing T_17_28.rgt_op_7 <X> T_17_28.lc_trk_g2_7
 (25 10)  (899 458)  (899 458)  routing T_17_28.rgt_op_6 <X> T_17_28.lc_trk_g2_6
 (26 10)  (900 458)  (900 458)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 458)  (901 458)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 458)  (902 458)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 458)  (903 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 458)  (906 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 458)  (907 458)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 458)  (909 458)  routing T_17_28.lc_trk_g0_5 <X> T_17_28.input_2_5
 (37 10)  (911 458)  (911 458)  LC_5 Logic Functioning bit
 (38 10)  (912 458)  (912 458)  LC_5 Logic Functioning bit
 (39 10)  (913 458)  (913 458)  LC_5 Logic Functioning bit
 (40 10)  (914 458)  (914 458)  LC_5 Logic Functioning bit
 (41 10)  (915 458)  (915 458)  LC_5 Logic Functioning bit
 (42 10)  (916 458)  (916 458)  LC_5 Logic Functioning bit
 (43 10)  (917 458)  (917 458)  LC_5 Logic Functioning bit
 (15 11)  (889 459)  (889 459)  routing T_17_28.rgt_op_4 <X> T_17_28.lc_trk_g2_4
 (17 11)  (891 459)  (891 459)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 459)  (896 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 459)  (898 459)  routing T_17_28.rgt_op_6 <X> T_17_28.lc_trk_g2_6
 (26 11)  (900 459)  (900 459)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 459)  (903 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 459)  (904 459)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 459)  (905 459)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 459)  (906 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 459)  (910 459)  LC_5 Logic Functioning bit
 (37 11)  (911 459)  (911 459)  LC_5 Logic Functioning bit
 (38 11)  (912 459)  (912 459)  LC_5 Logic Functioning bit
 (39 11)  (913 459)  (913 459)  LC_5 Logic Functioning bit
 (40 11)  (914 459)  (914 459)  LC_5 Logic Functioning bit
 (41 11)  (915 459)  (915 459)  LC_5 Logic Functioning bit
 (42 11)  (916 459)  (916 459)  LC_5 Logic Functioning bit
 (43 11)  (917 459)  (917 459)  LC_5 Logic Functioning bit
 (17 12)  (891 460)  (891 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 460)  (892 460)  routing T_17_28.wire_logic_cluster/lc_1/out <X> T_17_28.lc_trk_g3_1
 (22 12)  (896 460)  (896 460)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 460)  (898 460)  routing T_17_28.tnr_op_3 <X> T_17_28.lc_trk_g3_3
 (29 12)  (903 460)  (903 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 460)  (904 460)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 460)  (905 460)  routing T_17_28.lc_trk_g0_5 <X> T_17_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 460)  (906 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 460)  (910 460)  LC_6 Logic Functioning bit
 (52 12)  (926 460)  (926 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (900 461)  (900 461)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 461)  (902 461)  routing T_17_28.lc_trk_g2_2 <X> T_17_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 461)  (903 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 461)  (904 461)  routing T_17_28.lc_trk_g0_7 <X> T_17_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 461)  (906 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 461)  (907 461)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.input_2_6
 (34 13)  (908 461)  (908 461)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.input_2_6
 (35 13)  (909 461)  (909 461)  routing T_17_28.lc_trk_g3_3 <X> T_17_28.input_2_6
 (48 13)  (922 461)  (922 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (889 462)  (889 462)  routing T_17_28.rgt_op_5 <X> T_17_28.lc_trk_g3_5
 (17 14)  (891 462)  (891 462)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 462)  (892 462)  routing T_17_28.rgt_op_5 <X> T_17_28.lc_trk_g3_5
 (5 15)  (879 463)  (879 463)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_t_44


LogicTile_18_28

 (27 0)  (955 448)  (955 448)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 448)  (956 448)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 448)  (957 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 448)  (960 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 448)  (964 448)  LC_0 Logic Functioning bit
 (37 0)  (965 448)  (965 448)  LC_0 Logic Functioning bit
 (38 0)  (966 448)  (966 448)  LC_0 Logic Functioning bit
 (39 0)  (967 448)  (967 448)  LC_0 Logic Functioning bit
 (44 0)  (972 448)  (972 448)  LC_0 Logic Functioning bit
 (45 0)  (973 448)  (973 448)  LC_0 Logic Functioning bit
 (40 1)  (968 449)  (968 449)  LC_0 Logic Functioning bit
 (41 1)  (969 449)  (969 449)  LC_0 Logic Functioning bit
 (42 1)  (970 449)  (970 449)  LC_0 Logic Functioning bit
 (43 1)  (971 449)  (971 449)  LC_0 Logic Functioning bit
 (48 1)  (976 449)  (976 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (977 449)  (977 449)  Carry_In_Mux bit 

 (0 2)  (928 450)  (928 450)  routing T_18_28.glb_netwk_6 <X> T_18_28.wire_logic_cluster/lc_7/clk
 (1 2)  (929 450)  (929 450)  routing T_18_28.glb_netwk_6 <X> T_18_28.wire_logic_cluster/lc_7/clk
 (2 2)  (930 450)  (930 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 450)  (955 450)  routing T_18_28.lc_trk_g3_1 <X> T_18_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 450)  (956 450)  routing T_18_28.lc_trk_g3_1 <X> T_18_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 450)  (957 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 450)  (960 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 450)  (964 450)  LC_1 Logic Functioning bit
 (37 2)  (965 450)  (965 450)  LC_1 Logic Functioning bit
 (38 2)  (966 450)  (966 450)  LC_1 Logic Functioning bit
 (39 2)  (967 450)  (967 450)  LC_1 Logic Functioning bit
 (44 2)  (972 450)  (972 450)  LC_1 Logic Functioning bit
 (45 2)  (973 450)  (973 450)  LC_1 Logic Functioning bit
 (40 3)  (968 451)  (968 451)  LC_1 Logic Functioning bit
 (41 3)  (969 451)  (969 451)  LC_1 Logic Functioning bit
 (42 3)  (970 451)  (970 451)  LC_1 Logic Functioning bit
 (43 3)  (971 451)  (971 451)  LC_1 Logic Functioning bit
 (21 4)  (949 452)  (949 452)  routing T_18_28.wire_logic_cluster/lc_3/out <X> T_18_28.lc_trk_g1_3
 (22 4)  (950 452)  (950 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 452)  (953 452)  routing T_18_28.wire_logic_cluster/lc_2/out <X> T_18_28.lc_trk_g1_2
 (27 4)  (955 452)  (955 452)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 452)  (957 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 452)  (960 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 452)  (964 452)  LC_2 Logic Functioning bit
 (37 4)  (965 452)  (965 452)  LC_2 Logic Functioning bit
 (38 4)  (966 452)  (966 452)  LC_2 Logic Functioning bit
 (39 4)  (967 452)  (967 452)  LC_2 Logic Functioning bit
 (44 4)  (972 452)  (972 452)  LC_2 Logic Functioning bit
 (45 4)  (973 452)  (973 452)  LC_2 Logic Functioning bit
 (46 4)  (974 452)  (974 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (950 453)  (950 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 453)  (958 453)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 453)  (968 453)  LC_2 Logic Functioning bit
 (41 5)  (969 453)  (969 453)  LC_2 Logic Functioning bit
 (42 5)  (970 453)  (970 453)  LC_2 Logic Functioning bit
 (43 5)  (971 453)  (971 453)  LC_2 Logic Functioning bit
 (14 6)  (942 454)  (942 454)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (17 6)  (945 454)  (945 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 454)  (946 454)  routing T_18_28.wire_logic_cluster/lc_5/out <X> T_18_28.lc_trk_g1_5
 (27 6)  (955 454)  (955 454)  routing T_18_28.lc_trk_g1_3 <X> T_18_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 454)  (957 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 454)  (960 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 454)  (964 454)  LC_3 Logic Functioning bit
 (37 6)  (965 454)  (965 454)  LC_3 Logic Functioning bit
 (38 6)  (966 454)  (966 454)  LC_3 Logic Functioning bit
 (39 6)  (967 454)  (967 454)  LC_3 Logic Functioning bit
 (44 6)  (972 454)  (972 454)  LC_3 Logic Functioning bit
 (45 6)  (973 454)  (973 454)  LC_3 Logic Functioning bit
 (15 7)  (943 455)  (943 455)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (16 7)  (944 455)  (944 455)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (17 7)  (945 455)  (945 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (958 455)  (958 455)  routing T_18_28.lc_trk_g1_3 <X> T_18_28.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 455)  (968 455)  LC_3 Logic Functioning bit
 (41 7)  (969 455)  (969 455)  LC_3 Logic Functioning bit
 (42 7)  (970 455)  (970 455)  LC_3 Logic Functioning bit
 (43 7)  (971 455)  (971 455)  LC_3 Logic Functioning bit
 (27 8)  (955 456)  (955 456)  routing T_18_28.lc_trk_g3_4 <X> T_18_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 456)  (956 456)  routing T_18_28.lc_trk_g3_4 <X> T_18_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 456)  (957 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 456)  (958 456)  routing T_18_28.lc_trk_g3_4 <X> T_18_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 456)  (960 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 456)  (964 456)  LC_4 Logic Functioning bit
 (37 8)  (965 456)  (965 456)  LC_4 Logic Functioning bit
 (38 8)  (966 456)  (966 456)  LC_4 Logic Functioning bit
 (39 8)  (967 456)  (967 456)  LC_4 Logic Functioning bit
 (44 8)  (972 456)  (972 456)  LC_4 Logic Functioning bit
 (45 8)  (973 456)  (973 456)  LC_4 Logic Functioning bit
 (40 9)  (968 457)  (968 457)  LC_4 Logic Functioning bit
 (41 9)  (969 457)  (969 457)  LC_4 Logic Functioning bit
 (42 9)  (970 457)  (970 457)  LC_4 Logic Functioning bit
 (43 9)  (971 457)  (971 457)  LC_4 Logic Functioning bit
 (27 10)  (955 458)  (955 458)  routing T_18_28.lc_trk_g1_5 <X> T_18_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 458)  (957 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 458)  (958 458)  routing T_18_28.lc_trk_g1_5 <X> T_18_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 458)  (960 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 458)  (964 458)  LC_5 Logic Functioning bit
 (37 10)  (965 458)  (965 458)  LC_5 Logic Functioning bit
 (38 10)  (966 458)  (966 458)  LC_5 Logic Functioning bit
 (39 10)  (967 458)  (967 458)  LC_5 Logic Functioning bit
 (44 10)  (972 458)  (972 458)  LC_5 Logic Functioning bit
 (45 10)  (973 458)  (973 458)  LC_5 Logic Functioning bit
 (40 11)  (968 459)  (968 459)  LC_5 Logic Functioning bit
 (41 11)  (969 459)  (969 459)  LC_5 Logic Functioning bit
 (42 11)  (970 459)  (970 459)  LC_5 Logic Functioning bit
 (43 11)  (971 459)  (971 459)  LC_5 Logic Functioning bit
 (53 11)  (981 459)  (981 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (942 460)  (942 460)  routing T_18_28.wire_logic_cluster/lc_0/out <X> T_18_28.lc_trk_g3_0
 (17 12)  (945 460)  (945 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 460)  (946 460)  routing T_18_28.wire_logic_cluster/lc_1/out <X> T_18_28.lc_trk_g3_1
 (27 12)  (955 460)  (955 460)  routing T_18_28.lc_trk_g1_4 <X> T_18_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 460)  (957 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 460)  (958 460)  routing T_18_28.lc_trk_g1_4 <X> T_18_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 460)  (960 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 460)  (964 460)  LC_6 Logic Functioning bit
 (37 12)  (965 460)  (965 460)  LC_6 Logic Functioning bit
 (38 12)  (966 460)  (966 460)  LC_6 Logic Functioning bit
 (39 12)  (967 460)  (967 460)  LC_6 Logic Functioning bit
 (44 12)  (972 460)  (972 460)  LC_6 Logic Functioning bit
 (45 12)  (973 460)  (973 460)  LC_6 Logic Functioning bit
 (17 13)  (945 461)  (945 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (40 13)  (968 461)  (968 461)  LC_6 Logic Functioning bit
 (41 13)  (969 461)  (969 461)  LC_6 Logic Functioning bit
 (42 13)  (970 461)  (970 461)  LC_6 Logic Functioning bit
 (43 13)  (971 461)  (971 461)  LC_6 Logic Functioning bit
 (46 13)  (974 461)  (974 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 462)  (928 462)  routing T_18_28.glb_netwk_4 <X> T_18_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 462)  (929 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 462)  (942 462)  routing T_18_28.wire_logic_cluster/lc_4/out <X> T_18_28.lc_trk_g3_4
 (21 14)  (949 462)  (949 462)  routing T_18_28.wire_logic_cluster/lc_7/out <X> T_18_28.lc_trk_g3_7
 (22 14)  (950 462)  (950 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 462)  (955 462)  routing T_18_28.lc_trk_g3_7 <X> T_18_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 462)  (956 462)  routing T_18_28.lc_trk_g3_7 <X> T_18_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 462)  (957 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 462)  (958 462)  routing T_18_28.lc_trk_g3_7 <X> T_18_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 462)  (960 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 462)  (964 462)  LC_7 Logic Functioning bit
 (37 14)  (965 462)  (965 462)  LC_7 Logic Functioning bit
 (38 14)  (966 462)  (966 462)  LC_7 Logic Functioning bit
 (39 14)  (967 462)  (967 462)  LC_7 Logic Functioning bit
 (44 14)  (972 462)  (972 462)  LC_7 Logic Functioning bit
 (45 14)  (973 462)  (973 462)  LC_7 Logic Functioning bit
 (17 15)  (945 463)  (945 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 463)  (958 463)  routing T_18_28.lc_trk_g3_7 <X> T_18_28.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 463)  (968 463)  LC_7 Logic Functioning bit
 (41 15)  (969 463)  (969 463)  LC_7 Logic Functioning bit
 (42 15)  (970 463)  (970 463)  LC_7 Logic Functioning bit
 (43 15)  (971 463)  (971 463)  LC_7 Logic Functioning bit


LogicTile_17_27

 (22 0)  (896 432)  (896 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 432)  (897 432)  routing T_17_27.sp4_h_r_3 <X> T_17_27.lc_trk_g0_3
 (24 0)  (898 432)  (898 432)  routing T_17_27.sp4_h_r_3 <X> T_17_27.lc_trk_g0_3
 (26 0)  (900 432)  (900 432)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 432)  (901 432)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 432)  (902 432)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 432)  (903 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 432)  (904 432)  routing T_17_27.lc_trk_g3_4 <X> T_17_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 432)  (905 432)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 432)  (906 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 432)  (908 432)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 432)  (909 432)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.input_2_0
 (36 0)  (910 432)  (910 432)  LC_0 Logic Functioning bit
 (21 1)  (895 433)  (895 433)  routing T_17_27.sp4_h_r_3 <X> T_17_27.lc_trk_g0_3
 (26 1)  (900 433)  (900 433)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 433)  (902 433)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 433)  (903 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 433)  (906 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 433)  (907 433)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.input_2_0
 (34 1)  (908 433)  (908 433)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.input_2_0
 (35 1)  (909 433)  (909 433)  routing T_17_27.lc_trk_g3_7 <X> T_17_27.input_2_0
 (17 2)  (891 434)  (891 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (900 434)  (900 434)  routing T_17_27.lc_trk_g0_5 <X> T_17_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 434)  (901 434)  routing T_17_27.lc_trk_g3_1 <X> T_17_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 434)  (902 434)  routing T_17_27.lc_trk_g3_1 <X> T_17_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 434)  (903 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 434)  (906 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 434)  (907 434)  routing T_17_27.lc_trk_g3_3 <X> T_17_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 434)  (908 434)  routing T_17_27.lc_trk_g3_3 <X> T_17_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 434)  (910 434)  LC_1 Logic Functioning bit
 (18 3)  (892 435)  (892 435)  routing T_17_27.sp4_r_v_b_29 <X> T_17_27.lc_trk_g0_5
 (29 3)  (903 435)  (903 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 435)  (905 435)  routing T_17_27.lc_trk_g3_3 <X> T_17_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 435)  (906 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 435)  (907 435)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.input_2_1
 (34 3)  (908 435)  (908 435)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.input_2_1
 (35 3)  (909 435)  (909 435)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.input_2_1
 (15 4)  (889 436)  (889 436)  routing T_17_27.sp4_h_r_9 <X> T_17_27.lc_trk_g1_1
 (16 4)  (890 436)  (890 436)  routing T_17_27.sp4_h_r_9 <X> T_17_27.lc_trk_g1_1
 (17 4)  (891 436)  (891 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 436)  (892 436)  routing T_17_27.sp4_h_r_9 <X> T_17_27.lc_trk_g1_1
 (21 4)  (895 436)  (895 436)  routing T_17_27.sp4_h_r_11 <X> T_17_27.lc_trk_g1_3
 (22 4)  (896 436)  (896 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 436)  (897 436)  routing T_17_27.sp4_h_r_11 <X> T_17_27.lc_trk_g1_3
 (24 4)  (898 436)  (898 436)  routing T_17_27.sp4_h_r_11 <X> T_17_27.lc_trk_g1_3
 (28 4)  (902 436)  (902 436)  routing T_17_27.lc_trk_g2_1 <X> T_17_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 436)  (903 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 436)  (906 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 436)  (907 436)  routing T_17_27.lc_trk_g3_0 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 436)  (908 436)  routing T_17_27.lc_trk_g3_0 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 436)  (911 436)  LC_2 Logic Functioning bit
 (38 4)  (912 436)  (912 436)  LC_2 Logic Functioning bit
 (39 4)  (913 436)  (913 436)  LC_2 Logic Functioning bit
 (40 4)  (914 436)  (914 436)  LC_2 Logic Functioning bit
 (41 4)  (915 436)  (915 436)  LC_2 Logic Functioning bit
 (42 4)  (916 436)  (916 436)  LC_2 Logic Functioning bit
 (43 4)  (917 436)  (917 436)  LC_2 Logic Functioning bit
 (27 5)  (901 437)  (901 437)  routing T_17_27.lc_trk_g1_1 <X> T_17_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 437)  (903 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 437)  (906 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 437)  (908 437)  routing T_17_27.lc_trk_g1_3 <X> T_17_27.input_2_2
 (35 5)  (909 437)  (909 437)  routing T_17_27.lc_trk_g1_3 <X> T_17_27.input_2_2
 (36 5)  (910 437)  (910 437)  LC_2 Logic Functioning bit
 (37 5)  (911 437)  (911 437)  LC_2 Logic Functioning bit
 (38 5)  (912 437)  (912 437)  LC_2 Logic Functioning bit
 (39 5)  (913 437)  (913 437)  LC_2 Logic Functioning bit
 (40 5)  (914 437)  (914 437)  LC_2 Logic Functioning bit
 (41 5)  (915 437)  (915 437)  LC_2 Logic Functioning bit
 (42 5)  (916 437)  (916 437)  LC_2 Logic Functioning bit
 (43 5)  (917 437)  (917 437)  LC_2 Logic Functioning bit
 (14 6)  (888 438)  (888 438)  routing T_17_27.sp4_v_t_1 <X> T_17_27.lc_trk_g1_4
 (26 6)  (900 438)  (900 438)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 438)  (901 438)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 438)  (902 438)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 438)  (903 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 438)  (904 438)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 438)  (905 438)  routing T_17_27.lc_trk_g2_4 <X> T_17_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 438)  (906 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 438)  (907 438)  routing T_17_27.lc_trk_g2_4 <X> T_17_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 438)  (911 438)  LC_3 Logic Functioning bit
 (38 6)  (912 438)  (912 438)  LC_3 Logic Functioning bit
 (39 6)  (913 438)  (913 438)  LC_3 Logic Functioning bit
 (40 6)  (914 438)  (914 438)  LC_3 Logic Functioning bit
 (41 6)  (915 438)  (915 438)  LC_3 Logic Functioning bit
 (42 6)  (916 438)  (916 438)  LC_3 Logic Functioning bit
 (43 6)  (917 438)  (917 438)  LC_3 Logic Functioning bit
 (14 7)  (888 439)  (888 439)  routing T_17_27.sp4_v_t_1 <X> T_17_27.lc_trk_g1_4
 (16 7)  (890 439)  (890 439)  routing T_17_27.sp4_v_t_1 <X> T_17_27.lc_trk_g1_4
 (17 7)  (891 439)  (891 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (900 439)  (900 439)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 439)  (901 439)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 439)  (902 439)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 439)  (903 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 439)  (906 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 439)  (909 439)  routing T_17_27.lc_trk_g0_3 <X> T_17_27.input_2_3
 (36 7)  (910 439)  (910 439)  LC_3 Logic Functioning bit
 (37 7)  (911 439)  (911 439)  LC_3 Logic Functioning bit
 (38 7)  (912 439)  (912 439)  LC_3 Logic Functioning bit
 (39 7)  (913 439)  (913 439)  LC_3 Logic Functioning bit
 (40 7)  (914 439)  (914 439)  LC_3 Logic Functioning bit
 (41 7)  (915 439)  (915 439)  LC_3 Logic Functioning bit
 (42 7)  (916 439)  (916 439)  LC_3 Logic Functioning bit
 (43 7)  (917 439)  (917 439)  LC_3 Logic Functioning bit
 (15 8)  (889 440)  (889 440)  routing T_17_27.rgt_op_1 <X> T_17_27.lc_trk_g2_1
 (17 8)  (891 440)  (891 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 440)  (892 440)  routing T_17_27.rgt_op_1 <X> T_17_27.lc_trk_g2_1
 (14 10)  (888 442)  (888 442)  routing T_17_27.rgt_op_4 <X> T_17_27.lc_trk_g2_4
 (15 11)  (889 443)  (889 443)  routing T_17_27.rgt_op_4 <X> T_17_27.lc_trk_g2_4
 (17 11)  (891 443)  (891 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 443)  (896 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 443)  (897 443)  routing T_17_27.sp4_h_r_30 <X> T_17_27.lc_trk_g2_6
 (24 11)  (898 443)  (898 443)  routing T_17_27.sp4_h_r_30 <X> T_17_27.lc_trk_g2_6
 (25 11)  (899 443)  (899 443)  routing T_17_27.sp4_h_r_30 <X> T_17_27.lc_trk_g2_6
 (14 12)  (888 444)  (888 444)  routing T_17_27.rgt_op_0 <X> T_17_27.lc_trk_g3_0
 (15 12)  (889 444)  (889 444)  routing T_17_27.tnr_op_1 <X> T_17_27.lc_trk_g3_1
 (17 12)  (891 444)  (891 444)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (896 444)  (896 444)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 444)  (898 444)  routing T_17_27.tnr_op_3 <X> T_17_27.lc_trk_g3_3
 (15 13)  (889 445)  (889 445)  routing T_17_27.rgt_op_0 <X> T_17_27.lc_trk_g3_0
 (17 13)  (891 445)  (891 445)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (896 445)  (896 445)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 445)  (898 445)  routing T_17_27.tnr_op_2 <X> T_17_27.lc_trk_g3_2
 (15 14)  (889 446)  (889 446)  routing T_17_27.rgt_op_5 <X> T_17_27.lc_trk_g3_5
 (17 14)  (891 446)  (891 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 446)  (892 446)  routing T_17_27.rgt_op_5 <X> T_17_27.lc_trk_g3_5
 (22 14)  (896 446)  (896 446)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 446)  (898 446)  routing T_17_27.tnr_op_7 <X> T_17_27.lc_trk_g3_7
 (25 14)  (899 446)  (899 446)  routing T_17_27.rgt_op_6 <X> T_17_27.lc_trk_g3_6
 (15 15)  (889 447)  (889 447)  routing T_17_27.tnr_op_4 <X> T_17_27.lc_trk_g3_4
 (17 15)  (891 447)  (891 447)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 447)  (896 447)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 447)  (898 447)  routing T_17_27.rgt_op_6 <X> T_17_27.lc_trk_g3_6


LogicTile_18_27

 (27 0)  (955 432)  (955 432)  routing T_18_27.lc_trk_g1_0 <X> T_18_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 432)  (957 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 432)  (959 432)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 432)  (960 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 432)  (961 432)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 432)  (962 432)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 432)  (963 432)  routing T_18_27.lc_trk_g2_4 <X> T_18_27.input_2_0
 (36 0)  (964 432)  (964 432)  LC_0 Logic Functioning bit
 (37 0)  (965 432)  (965 432)  LC_0 Logic Functioning bit
 (38 0)  (966 432)  (966 432)  LC_0 Logic Functioning bit
 (39 0)  (967 432)  (967 432)  LC_0 Logic Functioning bit
 (44 0)  (972 432)  (972 432)  LC_0 Logic Functioning bit
 (45 0)  (973 432)  (973 432)  LC_0 Logic Functioning bit
 (32 1)  (960 433)  (960 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 433)  (961 433)  routing T_18_27.lc_trk_g2_4 <X> T_18_27.input_2_0
 (40 1)  (968 433)  (968 433)  LC_0 Logic Functioning bit
 (41 1)  (969 433)  (969 433)  LC_0 Logic Functioning bit
 (42 1)  (970 433)  (970 433)  LC_0 Logic Functioning bit
 (43 1)  (971 433)  (971 433)  LC_0 Logic Functioning bit
 (0 2)  (928 434)  (928 434)  routing T_18_27.glb_netwk_6 <X> T_18_27.wire_logic_cluster/lc_7/clk
 (1 2)  (929 434)  (929 434)  routing T_18_27.glb_netwk_6 <X> T_18_27.wire_logic_cluster/lc_7/clk
 (2 2)  (930 434)  (930 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 434)  (953 434)  routing T_18_27.sp4_h_r_14 <X> T_18_27.lc_trk_g0_6
 (27 2)  (955 434)  (955 434)  routing T_18_27.lc_trk_g3_1 <X> T_18_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 434)  (956 434)  routing T_18_27.lc_trk_g3_1 <X> T_18_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 434)  (957 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 434)  (960 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 434)  (964 434)  LC_1 Logic Functioning bit
 (37 2)  (965 434)  (965 434)  LC_1 Logic Functioning bit
 (38 2)  (966 434)  (966 434)  LC_1 Logic Functioning bit
 (39 2)  (967 434)  (967 434)  LC_1 Logic Functioning bit
 (44 2)  (972 434)  (972 434)  LC_1 Logic Functioning bit
 (45 2)  (973 434)  (973 434)  LC_1 Logic Functioning bit
 (22 3)  (950 435)  (950 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 435)  (951 435)  routing T_18_27.sp4_h_r_14 <X> T_18_27.lc_trk_g0_6
 (24 3)  (952 435)  (952 435)  routing T_18_27.sp4_h_r_14 <X> T_18_27.lc_trk_g0_6
 (40 3)  (968 435)  (968 435)  LC_1 Logic Functioning bit
 (41 3)  (969 435)  (969 435)  LC_1 Logic Functioning bit
 (42 3)  (970 435)  (970 435)  LC_1 Logic Functioning bit
 (43 3)  (971 435)  (971 435)  LC_1 Logic Functioning bit
 (14 4)  (942 436)  (942 436)  routing T_18_27.wire_logic_cluster/lc_0/out <X> T_18_27.lc_trk_g1_0
 (21 4)  (949 436)  (949 436)  routing T_18_27.wire_logic_cluster/lc_3/out <X> T_18_27.lc_trk_g1_3
 (22 4)  (950 436)  (950 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 436)  (953 436)  routing T_18_27.wire_logic_cluster/lc_2/out <X> T_18_27.lc_trk_g1_2
 (27 4)  (955 436)  (955 436)  routing T_18_27.lc_trk_g1_2 <X> T_18_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 436)  (957 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 436)  (960 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 436)  (964 436)  LC_2 Logic Functioning bit
 (37 4)  (965 436)  (965 436)  LC_2 Logic Functioning bit
 (38 4)  (966 436)  (966 436)  LC_2 Logic Functioning bit
 (39 4)  (967 436)  (967 436)  LC_2 Logic Functioning bit
 (44 4)  (972 436)  (972 436)  LC_2 Logic Functioning bit
 (45 4)  (973 436)  (973 436)  LC_2 Logic Functioning bit
 (46 4)  (974 436)  (974 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (945 437)  (945 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 437)  (950 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 437)  (958 437)  routing T_18_27.lc_trk_g1_2 <X> T_18_27.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 437)  (968 437)  LC_2 Logic Functioning bit
 (41 5)  (969 437)  (969 437)  LC_2 Logic Functioning bit
 (42 5)  (970 437)  (970 437)  LC_2 Logic Functioning bit
 (43 5)  (971 437)  (971 437)  LC_2 Logic Functioning bit
 (14 6)  (942 438)  (942 438)  routing T_18_27.wire_logic_cluster/lc_4/out <X> T_18_27.lc_trk_g1_4
 (17 6)  (945 438)  (945 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 438)  (946 438)  routing T_18_27.wire_logic_cluster/lc_5/out <X> T_18_27.lc_trk_g1_5
 (25 6)  (953 438)  (953 438)  routing T_18_27.wire_logic_cluster/lc_6/out <X> T_18_27.lc_trk_g1_6
 (27 6)  (955 438)  (955 438)  routing T_18_27.lc_trk_g1_3 <X> T_18_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 438)  (957 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 438)  (960 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 438)  (964 438)  LC_3 Logic Functioning bit
 (37 6)  (965 438)  (965 438)  LC_3 Logic Functioning bit
 (38 6)  (966 438)  (966 438)  LC_3 Logic Functioning bit
 (39 6)  (967 438)  (967 438)  LC_3 Logic Functioning bit
 (44 6)  (972 438)  (972 438)  LC_3 Logic Functioning bit
 (45 6)  (973 438)  (973 438)  LC_3 Logic Functioning bit
 (46 6)  (974 438)  (974 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (945 439)  (945 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 439)  (950 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 439)  (958 439)  routing T_18_27.lc_trk_g1_3 <X> T_18_27.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 439)  (968 439)  LC_3 Logic Functioning bit
 (41 7)  (969 439)  (969 439)  LC_3 Logic Functioning bit
 (42 7)  (970 439)  (970 439)  LC_3 Logic Functioning bit
 (43 7)  (971 439)  (971 439)  LC_3 Logic Functioning bit
 (27 8)  (955 440)  (955 440)  routing T_18_27.lc_trk_g1_4 <X> T_18_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 440)  (957 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 440)  (958 440)  routing T_18_27.lc_trk_g1_4 <X> T_18_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 440)  (960 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 440)  (964 440)  LC_4 Logic Functioning bit
 (37 8)  (965 440)  (965 440)  LC_4 Logic Functioning bit
 (38 8)  (966 440)  (966 440)  LC_4 Logic Functioning bit
 (39 8)  (967 440)  (967 440)  LC_4 Logic Functioning bit
 (44 8)  (972 440)  (972 440)  LC_4 Logic Functioning bit
 (45 8)  (973 440)  (973 440)  LC_4 Logic Functioning bit
 (40 9)  (968 441)  (968 441)  LC_4 Logic Functioning bit
 (41 9)  (969 441)  (969 441)  LC_4 Logic Functioning bit
 (42 9)  (970 441)  (970 441)  LC_4 Logic Functioning bit
 (43 9)  (971 441)  (971 441)  LC_4 Logic Functioning bit
 (27 10)  (955 442)  (955 442)  routing T_18_27.lc_trk_g1_5 <X> T_18_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 442)  (957 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 442)  (958 442)  routing T_18_27.lc_trk_g1_5 <X> T_18_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 442)  (960 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 442)  (964 442)  LC_5 Logic Functioning bit
 (37 10)  (965 442)  (965 442)  LC_5 Logic Functioning bit
 (38 10)  (966 442)  (966 442)  LC_5 Logic Functioning bit
 (39 10)  (967 442)  (967 442)  LC_5 Logic Functioning bit
 (44 10)  (972 442)  (972 442)  LC_5 Logic Functioning bit
 (45 10)  (973 442)  (973 442)  LC_5 Logic Functioning bit
 (14 11)  (942 443)  (942 443)  routing T_18_27.tnl_op_4 <X> T_18_27.lc_trk_g2_4
 (15 11)  (943 443)  (943 443)  routing T_18_27.tnl_op_4 <X> T_18_27.lc_trk_g2_4
 (17 11)  (945 443)  (945 443)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (40 11)  (968 443)  (968 443)  LC_5 Logic Functioning bit
 (41 11)  (969 443)  (969 443)  LC_5 Logic Functioning bit
 (42 11)  (970 443)  (970 443)  LC_5 Logic Functioning bit
 (43 11)  (971 443)  (971 443)  LC_5 Logic Functioning bit
 (17 12)  (945 444)  (945 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 444)  (946 444)  routing T_18_27.wire_logic_cluster/lc_1/out <X> T_18_27.lc_trk_g3_1
 (27 12)  (955 444)  (955 444)  routing T_18_27.lc_trk_g1_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 444)  (957 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 444)  (958 444)  routing T_18_27.lc_trk_g1_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 444)  (960 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 444)  (964 444)  LC_6 Logic Functioning bit
 (37 12)  (965 444)  (965 444)  LC_6 Logic Functioning bit
 (38 12)  (966 444)  (966 444)  LC_6 Logic Functioning bit
 (39 12)  (967 444)  (967 444)  LC_6 Logic Functioning bit
 (44 12)  (972 444)  (972 444)  LC_6 Logic Functioning bit
 (45 12)  (973 444)  (973 444)  LC_6 Logic Functioning bit
 (30 13)  (958 445)  (958 445)  routing T_18_27.lc_trk_g1_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 445)  (968 445)  LC_6 Logic Functioning bit
 (41 13)  (969 445)  (969 445)  LC_6 Logic Functioning bit
 (42 13)  (970 445)  (970 445)  LC_6 Logic Functioning bit
 (43 13)  (971 445)  (971 445)  LC_6 Logic Functioning bit
 (0 14)  (928 446)  (928 446)  routing T_18_27.glb_netwk_4 <X> T_18_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 446)  (929 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (957 446)  (957 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 446)  (958 446)  routing T_18_27.lc_trk_g0_6 <X> T_18_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 446)  (960 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 446)  (964 446)  LC_7 Logic Functioning bit
 (37 14)  (965 446)  (965 446)  LC_7 Logic Functioning bit
 (38 14)  (966 446)  (966 446)  LC_7 Logic Functioning bit
 (39 14)  (967 446)  (967 446)  LC_7 Logic Functioning bit
 (44 14)  (972 446)  (972 446)  LC_7 Logic Functioning bit
 (45 14)  (973 446)  (973 446)  LC_7 Logic Functioning bit
 (14 15)  (942 447)  (942 447)  routing T_18_27.tnl_op_4 <X> T_18_27.lc_trk_g3_4
 (15 15)  (943 447)  (943 447)  routing T_18_27.tnl_op_4 <X> T_18_27.lc_trk_g3_4
 (17 15)  (945 447)  (945 447)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (958 447)  (958 447)  routing T_18_27.lc_trk_g0_6 <X> T_18_27.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 447)  (968 447)  LC_7 Logic Functioning bit
 (41 15)  (969 447)  (969 447)  LC_7 Logic Functioning bit
 (42 15)  (970 447)  (970 447)  LC_7 Logic Functioning bit
 (43 15)  (971 447)  (971 447)  LC_7 Logic Functioning bit
 (46 15)  (974 447)  (974 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_27

 (5 10)  (987 442)  (987 442)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_h_l_43
 (6 11)  (988 443)  (988 443)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_h_l_43


LogicTile_16_26

 (15 0)  (831 416)  (831 416)  routing T_16_26.bot_op_1 <X> T_16_26.lc_trk_g0_1
 (17 0)  (833 416)  (833 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 428)  (847 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 428)  (853 428)  LC_6 Logic Functioning bit
 (39 12)  (855 428)  (855 428)  LC_6 Logic Functioning bit
 (40 12)  (856 428)  (856 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (42 12)  (858 428)  (858 428)  LC_6 Logic Functioning bit
 (43 12)  (859 428)  (859 428)  LC_6 Logic Functioning bit
 (37 13)  (853 429)  (853 429)  LC_6 Logic Functioning bit
 (39 13)  (855 429)  (855 429)  LC_6 Logic Functioning bit
 (40 13)  (856 429)  (856 429)  LC_6 Logic Functioning bit
 (41 13)  (857 429)  (857 429)  LC_6 Logic Functioning bit
 (42 13)  (858 429)  (858 429)  LC_6 Logic Functioning bit
 (43 13)  (859 429)  (859 429)  LC_6 Logic Functioning bit
 (14 14)  (830 430)  (830 430)  routing T_16_26.rgt_op_4 <X> T_16_26.lc_trk_g3_4
 (15 15)  (831 431)  (831 431)  routing T_16_26.rgt_op_4 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_26

 (21 0)  (895 416)  (895 416)  routing T_17_26.wire_logic_cluster/lc_3/out <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (888 417)  (888 417)  routing T_17_26.top_op_0 <X> T_17_26.lc_trk_g0_0
 (15 1)  (889 417)  (889 417)  routing T_17_26.top_op_0 <X> T_17_26.lc_trk_g0_0
 (17 1)  (891 417)  (891 417)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (889 420)  (889 420)  routing T_17_26.top_op_1 <X> T_17_26.lc_trk_g1_1
 (17 4)  (891 420)  (891 420)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (899 420)  (899 420)  routing T_17_26.wire_logic_cluster/lc_2/out <X> T_17_26.lc_trk_g1_2
 (26 4)  (900 420)  (900 420)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 420)  (905 420)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (45 4)  (919 420)  (919 420)  LC_2 Logic Functioning bit
 (18 5)  (892 421)  (892 421)  routing T_17_26.top_op_1 <X> T_17_26.lc_trk_g1_1
 (22 5)  (896 421)  (896 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (48 5)  (922 421)  (922 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 422)  (907 422)  routing T_17_26.lc_trk_g2_0 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (26 7)  (900 423)  (900 423)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 423)  (902 423)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 423)  (906 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 423)  (907 423)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.input_2_3
 (35 7)  (909 423)  (909 423)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.input_2_3
 (48 7)  (922 423)  (922 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 424)  (898 424)  routing T_17_26.tnr_op_3 <X> T_17_26.lc_trk_g2_3
 (26 8)  (900 424)  (900 424)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 424)  (905 424)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 424)  (907 424)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 424)  (911 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (40 8)  (914 424)  (914 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (42 8)  (916 424)  (916 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (50 8)  (924 424)  (924 424)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 425)  (889 425)  routing T_17_26.tnr_op_0 <X> T_17_26.lc_trk_g2_0
 (17 9)  (891 425)  (891 425)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (902 425)  (902 425)  routing T_17_26.lc_trk_g2_4 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 425)  (904 425)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 425)  (905 425)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 425)  (910 425)  LC_4 Logic Functioning bit
 (37 9)  (911 425)  (911 425)  LC_4 Logic Functioning bit
 (38 9)  (912 425)  (912 425)  LC_4 Logic Functioning bit
 (39 9)  (913 425)  (913 425)  LC_4 Logic Functioning bit
 (40 9)  (914 425)  (914 425)  LC_4 Logic Functioning bit
 (41 9)  (915 425)  (915 425)  LC_4 Logic Functioning bit
 (42 9)  (916 425)  (916 425)  LC_4 Logic Functioning bit
 (43 9)  (917 425)  (917 425)  LC_4 Logic Functioning bit
 (14 10)  (888 426)  (888 426)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (21 10)  (895 426)  (895 426)  routing T_17_26.wire_logic_cluster/lc_7/out <X> T_17_26.lc_trk_g2_7
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (888 427)  (888 427)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (16 11)  (890 427)  (890 427)  routing T_17_26.sp4_v_b_36 <X> T_17_26.lc_trk_g2_4
 (17 11)  (891 427)  (891 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 12)  (889 428)  (889 428)  routing T_17_26.tnr_op_1 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (900 428)  (900 428)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 428)  (901 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 428)  (902 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 428)  (903 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 428)  (904 428)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 428)  (905 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 428)  (906 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 428)  (907 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 428)  (908 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 428)  (909 428)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.input_2_6
 (36 12)  (910 428)  (910 428)  LC_6 Logic Functioning bit
 (22 13)  (896 429)  (896 429)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 429)  (898 429)  routing T_17_26.tnr_op_2 <X> T_17_26.lc_trk_g3_2
 (27 13)  (901 429)  (901 429)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 429)  (902 429)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 429)  (903 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 429)  (905 429)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 429)  (906 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 429)  (907 429)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.input_2_6
 (34 13)  (908 429)  (908 429)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.input_2_6
 (35 13)  (909 429)  (909 429)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.input_2_6
 (15 14)  (889 430)  (889 430)  routing T_17_26.tnr_op_5 <X> T_17_26.lc_trk_g3_5
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (896 430)  (896 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 430)  (898 430)  routing T_17_26.tnr_op_7 <X> T_17_26.lc_trk_g3_7
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g1_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (50 14)  (924 430)  (924 430)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 431)  (889 431)  routing T_17_26.tnr_op_4 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 431)  (896 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 431)  (898 431)  routing T_17_26.tnr_op_6 <X> T_17_26.lc_trk_g3_6
 (36 15)  (910 431)  (910 431)  LC_7 Logic Functioning bit
 (48 15)  (922 431)  (922 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 402)  (830 402)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (26 2)  (842 402)  (842 402)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 402)  (847 402)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (43 2)  (859 402)  (859 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (47 2)  (863 402)  (863 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (831 403)  (831 403)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (16 3)  (832 403)  (832 403)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 403)  (847 403)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (43 3)  (859 403)  (859 403)  LC_1 Logic Functioning bit
 (28 4)  (844 404)  (844 404)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 404)  (846 404)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 404)  (851 404)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.input_2_2
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (47 4)  (863 404)  (863 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 405)  (846 405)  routing T_16_25.lc_trk_g2_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 405)  (848 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 405)  (849 405)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.input_2_2
 (35 5)  (851 405)  (851 405)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.input_2_2
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (15 6)  (831 406)  (831 406)  routing T_16_25.sp4_v_b_21 <X> T_16_25.lc_trk_g1_5
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp4_v_b_21 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 407)  (840 407)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g1_6
 (25 7)  (841 407)  (841 407)  routing T_16_25.top_op_6 <X> T_16_25.lc_trk_g1_6
 (21 8)  (837 408)  (837 408)  routing T_16_25.rgt_op_3 <X> T_16_25.lc_trk_g2_3
 (22 8)  (838 408)  (838 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 408)  (840 408)  routing T_16_25.rgt_op_3 <X> T_16_25.lc_trk_g2_3
 (25 8)  (841 408)  (841 408)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g2_2
 (12 9)  (828 409)  (828 409)  routing T_16_25.sp4_h_r_8 <X> T_16_25.sp4_v_b_8
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (837 410)  (837 410)  routing T_16_25.rgt_op_7 <X> T_16_25.lc_trk_g2_7
 (22 10)  (838 410)  (838 410)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 410)  (840 410)  routing T_16_25.rgt_op_7 <X> T_16_25.lc_trk_g2_7
 (25 10)  (841 410)  (841 410)  routing T_16_25.rgt_op_6 <X> T_16_25.lc_trk_g2_6
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 411)  (840 411)  routing T_16_25.rgt_op_6 <X> T_16_25.lc_trk_g2_6
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 412)  (834 412)  routing T_16_25.wire_logic_cluster/lc_1/out <X> T_16_25.lc_trk_g3_1
 (26 12)  (842 412)  (842 412)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 412)  (843 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 412)  (844 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 412)  (849 412)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (45 12)  (861 412)  (861 412)  LC_6 Logic Functioning bit
 (52 12)  (868 412)  (868 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 413)  (847 413)  routing T_16_25.lc_trk_g2_3 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (37 13)  (853 413)  (853 413)  LC_6 Logic Functioning bit
 (38 13)  (854 413)  (854 413)  LC_6 Logic Functioning bit
 (39 13)  (855 413)  (855 413)  LC_6 Logic Functioning bit
 (40 13)  (856 413)  (856 413)  LC_6 Logic Functioning bit
 (42 13)  (858 413)  (858 413)  LC_6 Logic Functioning bit
 (46 13)  (862 413)  (862 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 415)  (816 415)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 415)  (817 415)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (831 415)  (831 415)  routing T_16_25.tnr_op_4 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_17_25

 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 400)  (898 400)  routing T_17_25.bot_op_3 <X> T_17_25.lc_trk_g0_3
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 402)  (888 402)  routing T_17_25.bnr_op_4 <X> T_17_25.lc_trk_g0_4
 (25 2)  (899 402)  (899 402)  routing T_17_25.lft_op_6 <X> T_17_25.lc_trk_g0_6
 (27 2)  (901 402)  (901 402)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 402)  (902 402)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 402)  (905 402)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 402)  (908 402)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (14 3)  (888 403)  (888 403)  routing T_17_25.bnr_op_4 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 403)  (898 403)  routing T_17_25.lft_op_6 <X> T_17_25.lc_trk_g0_6
 (26 3)  (900 403)  (900 403)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 403)  (904 403)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 403)  (906 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (908 403)  (908 403)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.input_2_1
 (35 3)  (909 403)  (909 403)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.input_2_1
 (15 4)  (889 404)  (889 404)  routing T_17_25.lft_op_1 <X> T_17_25.lc_trk_g1_1
 (17 4)  (891 404)  (891 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 404)  (892 404)  routing T_17_25.lft_op_1 <X> T_17_25.lc_trk_g1_1
 (21 4)  (895 404)  (895 404)  routing T_17_25.bnr_op_3 <X> T_17_25.lc_trk_g1_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 404)  (914 404)  LC_2 Logic Functioning bit
 (42 4)  (916 404)  (916 404)  LC_2 Logic Functioning bit
 (50 4)  (924 404)  (924 404)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (895 405)  (895 405)  routing T_17_25.bnr_op_3 <X> T_17_25.lc_trk_g1_3
 (22 5)  (896 405)  (896 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 405)  (898 405)  routing T_17_25.top_op_2 <X> T_17_25.lc_trk_g1_2
 (25 5)  (899 405)  (899 405)  routing T_17_25.top_op_2 <X> T_17_25.lc_trk_g1_2
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 405)  (901 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 405)  (914 405)  LC_2 Logic Functioning bit
 (22 6)  (896 406)  (896 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 406)  (898 406)  routing T_17_25.top_op_7 <X> T_17_25.lc_trk_g1_7
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 406)  (904 406)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 406)  (907 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 406)  (908 406)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (14 7)  (888 407)  (888 407)  routing T_17_25.top_op_4 <X> T_17_25.lc_trk_g1_4
 (15 7)  (889 407)  (889 407)  routing T_17_25.top_op_4 <X> T_17_25.lc_trk_g1_4
 (17 7)  (891 407)  (891 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (895 407)  (895 407)  routing T_17_25.top_op_7 <X> T_17_25.lc_trk_g1_7
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 407)  (898 407)  routing T_17_25.bot_op_6 <X> T_17_25.lc_trk_g1_6
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 407)  (906 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 407)  (908 407)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.input_2_3
 (35 7)  (909 407)  (909 407)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.input_2_3
 (21 8)  (895 408)  (895 408)  routing T_17_25.sp4_v_t_22 <X> T_17_25.lc_trk_g2_3
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 408)  (897 408)  routing T_17_25.sp4_v_t_22 <X> T_17_25.lc_trk_g2_3
 (26 8)  (900 408)  (900 408)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 408)  (901 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 408)  (902 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 408)  (903 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 408)  (904 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 408)  (905 408)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 408)  (908 408)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 408)  (912 408)  LC_4 Logic Functioning bit
 (41 8)  (915 408)  (915 408)  LC_4 Logic Functioning bit
 (43 8)  (917 408)  (917 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (50 8)  (924 408)  (924 408)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (926 408)  (926 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (878 409)  (878 409)  routing T_17_25.sp4_v_t_36 <X> T_17_25.sp4_h_r_6
 (21 9)  (895 409)  (895 409)  routing T_17_25.sp4_v_t_22 <X> T_17_25.lc_trk_g2_3
 (26 9)  (900 409)  (900 409)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 409)  (903 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (37 9)  (911 409)  (911 409)  LC_4 Logic Functioning bit
 (38 9)  (912 409)  (912 409)  LC_4 Logic Functioning bit
 (41 9)  (915 409)  (915 409)  LC_4 Logic Functioning bit
 (43 9)  (917 409)  (917 409)  LC_4 Logic Functioning bit
 (14 10)  (888 410)  (888 410)  routing T_17_25.rgt_op_4 <X> T_17_25.lc_trk_g2_4
 (15 11)  (889 411)  (889 411)  routing T_17_25.rgt_op_4 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (888 412)  (888 412)  routing T_17_25.rgt_op_0 <X> T_17_25.lc_trk_g3_0
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g3_1
 (22 12)  (896 412)  (896 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 412)  (897 412)  routing T_17_25.sp12_v_b_19 <X> T_17_25.lc_trk_g3_3
 (26 12)  (900 412)  (900 412)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 412)  (901 412)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 412)  (905 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (38 12)  (912 412)  (912 412)  LC_6 Logic Functioning bit
 (15 13)  (889 413)  (889 413)  routing T_17_25.rgt_op_0 <X> T_17_25.lc_trk_g3_0
 (17 13)  (891 413)  (891 413)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (895 413)  (895 413)  routing T_17_25.sp12_v_b_19 <X> T_17_25.lc_trk_g3_3
 (28 13)  (902 413)  (902 413)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 413)  (904 413)  routing T_17_25.lc_trk_g1_2 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 413)  (906 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (907 413)  (907 413)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_6
 (34 13)  (908 413)  (908 413)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_6
 (37 13)  (911 413)  (911 413)  LC_6 Logic Functioning bit
 (0 14)  (874 414)  (874 414)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 414)  (888 414)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g3_4
 (15 14)  (889 414)  (889 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (16 14)  (890 414)  (890 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 414)  (892 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (21 14)  (895 414)  (895 414)  routing T_17_25.wire_logic_cluster/lc_7/out <X> T_17_25.lc_trk_g3_7
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (900 414)  (900 414)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 414)  (901 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 414)  (902 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 414)  (904 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 414)  (908 414)  routing T_17_25.lc_trk_g1_1 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 414)  (912 414)  LC_7 Logic Functioning bit
 (41 14)  (915 414)  (915 414)  LC_7 Logic Functioning bit
 (43 14)  (917 414)  (917 414)  LC_7 Logic Functioning bit
 (45 14)  (919 414)  (919 414)  LC_7 Logic Functioning bit
 (47 14)  (921 414)  (921 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (924 414)  (924 414)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (874 415)  (874 415)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 415)  (875 415)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (901 415)  (901 415)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 415)  (903 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 415)  (904 415)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 415)  (910 415)  LC_7 Logic Functioning bit
 (37 15)  (911 415)  (911 415)  LC_7 Logic Functioning bit
 (38 15)  (912 415)  (912 415)  LC_7 Logic Functioning bit
 (41 15)  (915 415)  (915 415)  LC_7 Logic Functioning bit
 (43 15)  (917 415)  (917 415)  LC_7 Logic Functioning bit


LogicTile_18_25

 (14 0)  (942 400)  (942 400)  routing T_18_25.sp4_h_r_8 <X> T_18_25.lc_trk_g0_0
 (15 0)  (943 400)  (943 400)  routing T_18_25.lft_op_1 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.lft_op_1 <X> T_18_25.lc_trk_g0_1
 (22 0)  (950 400)  (950 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 400)  (952 400)  routing T_18_25.bot_op_3 <X> T_18_25.lc_trk_g0_3
 (26 0)  (954 400)  (954 400)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 400)  (959 400)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 400)  (961 400)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 400)  (965 400)  LC_0 Logic Functioning bit
 (38 0)  (966 400)  (966 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (42 0)  (970 400)  (970 400)  LC_0 Logic Functioning bit
 (45 0)  (973 400)  (973 400)  LC_0 Logic Functioning bit
 (51 0)  (979 400)  (979 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (943 401)  (943 401)  routing T_18_25.sp4_h_r_8 <X> T_18_25.lc_trk_g0_0
 (16 1)  (944 401)  (944 401)  routing T_18_25.sp4_h_r_8 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 401)  (961 401)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.input_2_0
 (36 1)  (964 401)  (964 401)  LC_0 Logic Functioning bit
 (39 1)  (967 401)  (967 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (43 1)  (971 401)  (971 401)  LC_0 Logic Functioning bit
 (47 1)  (975 401)  (975 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (932 403)  (932 403)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_l_37
 (15 3)  (943 403)  (943 403)  routing T_18_25.bot_op_4 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 4)  (949 404)  (949 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 404)  (951 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (24 4)  (952 404)  (952 404)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (27 4)  (955 404)  (955 404)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 404)  (961 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 404)  (962 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (21 5)  (949 405)  (949 405)  routing T_18_25.sp4_h_r_19 <X> T_18_25.lc_trk_g1_3
 (31 5)  (959 405)  (959 405)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (14 6)  (942 406)  (942 406)  routing T_18_25.lft_op_4 <X> T_18_25.lc_trk_g1_4
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (50 6)  (978 406)  (978 406)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 407)  (943 407)  routing T_18_25.lft_op_4 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (954 407)  (954 407)  routing T_18_25.lc_trk_g0_3 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (48 7)  (976 407)  (976 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (942 408)  (942 408)  routing T_18_25.wire_logic_cluster/lc_0/out <X> T_18_25.lc_trk_g2_0
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 408)  (952 408)  routing T_18_25.tnl_op_3 <X> T_18_25.lc_trk_g2_3
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 408)  (959 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 408)  (965 408)  LC_4 Logic Functioning bit
 (38 8)  (966 408)  (966 408)  LC_4 Logic Functioning bit
 (41 8)  (969 408)  (969 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (50 8)  (978 408)  (978 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 408)  (979 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (980 408)  (980 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (949 409)  (949 409)  routing T_18_25.tnl_op_3 <X> T_18_25.lc_trk_g2_3
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (40 9)  (968 409)  (968 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (43 9)  (971 409)  (971 409)  LC_4 Logic Functioning bit
 (46 9)  (974 409)  (974 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (942 410)  (942 410)  routing T_18_25.sp4_h_r_36 <X> T_18_25.lc_trk_g2_4
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 410)  (946 410)  routing T_18_25.wire_logic_cluster/lc_5/out <X> T_18_25.lc_trk_g2_5
 (25 10)  (953 410)  (953 410)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g2_6
 (27 10)  (955 410)  (955 410)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 410)  (961 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 410)  (962 410)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (42 10)  (970 410)  (970 410)  LC_5 Logic Functioning bit
 (43 10)  (971 410)  (971 410)  LC_5 Logic Functioning bit
 (15 11)  (943 411)  (943 411)  routing T_18_25.sp4_h_r_36 <X> T_18_25.lc_trk_g2_4
 (16 11)  (944 411)  (944 411)  routing T_18_25.sp4_h_r_36 <X> T_18_25.lc_trk_g2_4
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 411)  (954 411)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 411)  (958 411)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 411)  (959 411)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 411)  (960 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 411)  (961 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_5
 (34 11)  (962 411)  (962 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_5
 (35 11)  (963 411)  (963 411)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.input_2_5
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (43 11)  (971 411)  (971 411)  LC_5 Logic Functioning bit
 (26 12)  (954 412)  (954 412)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 412)  (965 412)  LC_6 Logic Functioning bit
 (41 12)  (969 412)  (969 412)  LC_6 Logic Functioning bit
 (43 12)  (971 412)  (971 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (50 12)  (978 412)  (978 412)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 412)  (979 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 412)  (980 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (935 413)  (935 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (950 413)  (950 413)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 413)  (952 413)  routing T_18_25.tnl_op_2 <X> T_18_25.lc_trk_g3_2
 (25 13)  (953 413)  (953 413)  routing T_18_25.tnl_op_2 <X> T_18_25.lc_trk_g3_2
 (26 13)  (954 413)  (954 413)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 413)  (956 413)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 413)  (959 413)  routing T_18_25.lc_trk_g0_3 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 413)  (964 413)  LC_6 Logic Functioning bit
 (38 13)  (966 413)  (966 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (40 13)  (968 413)  (968 413)  LC_6 Logic Functioning bit
 (42 13)  (970 413)  (970 413)  LC_6 Logic Functioning bit
 (0 14)  (928 414)  (928 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 414)  (943 414)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (946 414)  (946 414)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 414)  (952 414)  routing T_18_25.tnl_op_7 <X> T_18_25.lc_trk_g3_7
 (25 14)  (953 414)  (953 414)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g3_6
 (0 15)  (928 415)  (928 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 415)  (929 415)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (946 415)  (946 415)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (21 15)  (949 415)  (949 415)  routing T_18_25.tnl_op_7 <X> T_18_25.lc_trk_g3_7
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (3 1)  (1147 401)  (1147 401)  routing T_22_25.sp12_h_l_23 <X> T_22_25.sp12_v_b_0


LogicTile_23_25

 (3 9)  (1201 409)  (1201 409)  routing T_23_25.sp12_h_l_22 <X> T_23_25.sp12_v_b_1


LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 9)  (1351 409)  (1351 409)  routing T_26_25.sp12_h_l_22 <X> T_26_25.sp12_v_b_1


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (15 0)  (831 384)  (831 384)  routing T_16_24.top_op_1 <X> T_16_24.lc_trk_g0_1
 (17 0)  (833 384)  (833 384)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (18 1)  (834 385)  (834 385)  routing T_16_24.top_op_1 <X> T_16_24.lc_trk_g0_1
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 385)  (840 385)  routing T_16_24.top_op_2 <X> T_16_24.lc_trk_g0_2
 (25 1)  (841 385)  (841 385)  routing T_16_24.top_op_2 <X> T_16_24.lc_trk_g0_2
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (38 1)  (854 385)  (854 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (43 1)  (859 385)  (859 385)  LC_0 Logic Functioning bit
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 386)  (831 386)  routing T_16_24.sp4_v_b_21 <X> T_16_24.lc_trk_g0_5
 (16 2)  (832 386)  (832 386)  routing T_16_24.sp4_v_b_21 <X> T_16_24.lc_trk_g0_5
 (17 2)  (833 386)  (833 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (22 3)  (838 387)  (838 387)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 387)  (840 387)  routing T_16_24.top_op_6 <X> T_16_24.lc_trk_g0_6
 (25 3)  (841 387)  (841 387)  routing T_16_24.top_op_6 <X> T_16_24.lc_trk_g0_6
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (38 3)  (854 387)  (854 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (37 5)  (853 389)  (853 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 390)  (849 390)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (37 7)  (853 391)  (853 391)  LC_3 Logic Functioning bit
 (38 7)  (854 391)  (854 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (15 8)  (831 392)  (831 392)  routing T_16_24.sp4_h_r_33 <X> T_16_24.lc_trk_g2_1
 (16 8)  (832 392)  (832 392)  routing T_16_24.sp4_h_r_33 <X> T_16_24.lc_trk_g2_1
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 392)  (834 392)  routing T_16_24.sp4_h_r_33 <X> T_16_24.lc_trk_g2_1
 (25 8)  (841 392)  (841 392)  routing T_16_24.rgt_op_2 <X> T_16_24.lc_trk_g2_2
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.rgt_op_2 <X> T_16_24.lc_trk_g2_2
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (37 9)  (853 393)  (853 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 394)  (840 394)  routing T_16_24.tnr_op_7 <X> T_16_24.lc_trk_g2_7
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (45 10)  (861 394)  (861 394)  LC_5 Logic Functioning bit
 (15 11)  (831 395)  (831 395)  routing T_16_24.tnr_op_4 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (31 11)  (847 395)  (847 395)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (37 11)  (853 395)  (853 395)  LC_5 Logic Functioning bit
 (38 11)  (854 395)  (854 395)  LC_5 Logic Functioning bit
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (21 12)  (837 396)  (837 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (24 12)  (840 396)  (840 396)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g3_3
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 396)  (849 396)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (37 12)  (853 396)  (853 396)  LC_6 Logic Functioning bit
 (38 12)  (854 396)  (854 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (45 12)  (861 396)  (861 396)  LC_6 Logic Functioning bit
 (31 13)  (847 397)  (847 397)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (37 13)  (853 397)  (853 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (37 14)  (853 398)  (853 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (37 15)  (853 399)  (853 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 384)  (908 384)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (15 1)  (889 385)  (889 385)  routing T_17_24.bot_op_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 385)  (898 385)  routing T_17_24.bot_op_2 <X> T_17_24.lc_trk_g0_2
 (26 1)  (900 385)  (900 385)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 385)  (907 385)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.input_2_0
 (35 1)  (909 385)  (909 385)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.input_2_0
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (43 1)  (917 385)  (917 385)  LC_0 Logic Functioning bit
 (48 1)  (922 385)  (922 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 386)  (889 386)  routing T_17_24.bot_op_5 <X> T_17_24.lc_trk_g0_5
 (17 2)  (891 386)  (891 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (900 386)  (900 386)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 386)  (904 386)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 386)  (905 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (26 3)  (900 387)  (900 387)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 387)  (901 387)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 387)  (902 387)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 387)  (905 387)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (14 4)  (888 388)  (888 388)  routing T_17_24.wire_logic_cluster/lc_0/out <X> T_17_24.lc_trk_g1_0
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (38 4)  (912 388)  (912 388)  LC_2 Logic Functioning bit
 (50 4)  (924 388)  (924 388)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_v_b_4
 (17 5)  (891 389)  (891 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (31 5)  (905 389)  (905 389)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (38 5)  (912 389)  (912 389)  LC_2 Logic Functioning bit
 (21 6)  (895 390)  (895 390)  routing T_17_24.wire_logic_cluster/lc_7/out <X> T_17_24.lc_trk_g1_7
 (22 6)  (896 390)  (896 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (43 6)  (917 390)  (917 390)  LC_3 Logic Functioning bit
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 391)  (905 391)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (43 7)  (917 391)  (917 391)  LC_3 Logic Functioning bit
 (16 8)  (890 392)  (890 392)  routing T_17_24.sp4_v_t_12 <X> T_17_24.lc_trk_g2_1
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.sp4_v_t_12 <X> T_17_24.lc_trk_g2_1
 (21 8)  (895 392)  (895 392)  routing T_17_24.rgt_op_3 <X> T_17_24.lc_trk_g2_3
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 392)  (898 392)  routing T_17_24.rgt_op_3 <X> T_17_24.lc_trk_g2_3
 (25 8)  (899 392)  (899 392)  routing T_17_24.rgt_op_2 <X> T_17_24.lc_trk_g2_2
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 393)  (898 393)  routing T_17_24.rgt_op_2 <X> T_17_24.lc_trk_g2_2
 (25 10)  (899 394)  (899 394)  routing T_17_24.sp4_v_b_38 <X> T_17_24.lc_trk_g2_6
 (26 10)  (900 394)  (900 394)  routing T_17_24.lc_trk_g0_5 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 394)  (907 394)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (43 10)  (917 394)  (917 394)  LC_5 Logic Functioning bit
 (14 11)  (888 395)  (888 395)  routing T_17_24.sp12_v_b_20 <X> T_17_24.lc_trk_g2_4
 (16 11)  (890 395)  (890 395)  routing T_17_24.sp12_v_b_20 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 395)  (897 395)  routing T_17_24.sp4_v_b_38 <X> T_17_24.lc_trk_g2_6
 (25 11)  (899 395)  (899 395)  routing T_17_24.sp4_v_b_38 <X> T_17_24.lc_trk_g2_6
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 395)  (904 395)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 395)  (905 395)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (25 12)  (899 396)  (899 396)  routing T_17_24.rgt_op_2 <X> T_17_24.lc_trk_g3_2
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 396)  (908 396)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (50 12)  (924 396)  (924 396)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (879 397)  (879 397)  routing T_17_24.sp4_h_r_9 <X> T_17_24.sp4_v_b_9
 (12 13)  (886 397)  (886 397)  routing T_17_24.sp4_h_r_11 <X> T_17_24.sp4_v_b_11
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 397)  (898 397)  routing T_17_24.rgt_op_2 <X> T_17_24.lc_trk_g3_2
 (29 13)  (903 397)  (903 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (27 14)  (901 398)  (901 398)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 398)  (904 398)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 398)  (910 398)  LC_7 Logic Functioning bit
 (41 14)  (915 398)  (915 398)  LC_7 Logic Functioning bit
 (43 14)  (917 398)  (917 398)  LC_7 Logic Functioning bit
 (45 14)  (919 398)  (919 398)  LC_7 Logic Functioning bit
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 399)  (889 399)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_v_b_46 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_v_b_46 <X> T_17_24.lc_trk_g3_6
 (27 15)  (901 399)  (901 399)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 399)  (904 399)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 399)  (905 399)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 399)  (906 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (907 399)  (907 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_7
 (34 15)  (908 399)  (908 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_7
 (35 15)  (909 399)  (909 399)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.input_2_7
 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (39 15)  (913 399)  (913 399)  LC_7 Logic Functioning bit
 (43 15)  (917 399)  (917 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (14 0)  (942 384)  (942 384)  routing T_18_24.lft_op_0 <X> T_18_24.lc_trk_g0_0
 (25 0)  (953 384)  (953 384)  routing T_18_24.wire_logic_cluster/lc_2/out <X> T_18_24.lc_trk_g0_2
 (15 1)  (943 385)  (943 385)  routing T_18_24.lft_op_0 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 386)  (943 386)  routing T_18_24.top_op_5 <X> T_18_24.lc_trk_g0_5
 (17 2)  (945 386)  (945 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (946 387)  (946 387)  routing T_18_24.top_op_5 <X> T_18_24.lc_trk_g0_5
 (21 4)  (949 388)  (949 388)  routing T_18_24.wire_logic_cluster/lc_3/out <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 388)  (958 388)  routing T_18_24.lc_trk_g0_5 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 388)  (962 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (40 4)  (968 388)  (968 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (46 4)  (974 388)  (974 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 389)  (955 389)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 389)  (959 389)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (961 389)  (961 389)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_2
 (34 5)  (962 389)  (962 389)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_2
 (35 5)  (963 389)  (963 389)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_2
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (41 5)  (969 389)  (969 389)  LC_2 Logic Functioning bit
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (968 390)  (968 390)  LC_3 Logic Functioning bit
 (42 6)  (970 390)  (970 390)  LC_3 Logic Functioning bit
 (46 6)  (974 390)  (974 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 391)  (952 391)  routing T_18_24.top_op_6 <X> T_18_24.lc_trk_g1_6
 (25 7)  (953 391)  (953 391)  routing T_18_24.top_op_6 <X> T_18_24.lc_trk_g1_6
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 391)  (968 391)  LC_3 Logic Functioning bit
 (42 7)  (970 391)  (970 391)  LC_3 Logic Functioning bit
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (50 8)  (978 392)  (978 392)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 393)  (964 393)  LC_4 Logic Functioning bit
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.tnl_op_2 <X> T_18_24.lc_trk_g3_2
 (25 13)  (953 397)  (953 397)  routing T_18_24.tnl_op_2 <X> T_18_24.lc_trk_g3_2
 (5 14)  (933 398)  (933 398)  routing T_18_24.sp4_v_t_44 <X> T_18_24.sp4_h_l_44
 (12 14)  (940 398)  (940 398)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46
 (6 15)  (934 399)  (934 399)  routing T_18_24.sp4_v_t_44 <X> T_18_24.sp4_h_l_44
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (939 399)  (939 399)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46
 (13 15)  (941 399)  (941 399)  routing T_18_24.sp4_v_t_40 <X> T_18_24.sp4_h_l_46


LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (14 1)  (830 369)  (830 369)  routing T_16_23.top_op_0 <X> T_16_23.lc_trk_g0_0
 (15 1)  (831 369)  (831 369)  routing T_16_23.top_op_0 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (834 369)  (834 369)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g0_1
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.top_op_2 <X> T_16_23.lc_trk_g0_2
 (25 1)  (841 369)  (841 369)  routing T_16_23.top_op_2 <X> T_16_23.lc_trk_g0_2
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.top_op_6 <X> T_16_23.lc_trk_g0_6
 (25 3)  (841 371)  (841 371)  routing T_16_23.top_op_6 <X> T_16_23.lc_trk_g0_6
 (27 3)  (843 371)  (843 371)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 371)  (844 371)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (14 4)  (830 372)  (830 372)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g1_0
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g1_3
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 373)  (837 373)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g1_3
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (15 6)  (831 374)  (831 374)  routing T_16_23.top_op_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 374)  (840 374)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g1_7
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (14 7)  (830 375)  (830 375)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g1_4
 (15 7)  (831 375)  (831 375)  routing T_16_23.top_op_4 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (834 375)  (834 375)  routing T_16_23.top_op_5 <X> T_16_23.lc_trk_g1_5
 (21 7)  (837 375)  (837 375)  routing T_16_23.top_op_7 <X> T_16_23.lc_trk_g1_7
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (25 8)  (841 376)  (841 376)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g2_2
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (40 8)  (856 376)  (856 376)  LC_4 Logic Functioning bit
 (50 8)  (866 376)  (866 376)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 378)  (840 378)  routing T_16_23.tnr_op_7 <X> T_16_23.lc_trk_g2_7
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 378)  (844 378)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (50 10)  (866 378)  (866 378)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (14 12)  (830 380)  (830 380)  routing T_16_23.rgt_op_0 <X> T_16_23.lc_trk_g3_0
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (15 13)  (831 381)  (831 381)  routing T_16_23.rgt_op_0 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (15 14)  (831 382)  (831 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.rgt_op_5 <X> T_16_23.lc_trk_g3_5


LogicTile_17_23

 (22 0)  (896 368)  (896 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 368)  (898 368)  routing T_17_23.bot_op_3 <X> T_17_23.lc_trk_g0_3
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 368)  (909 368)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.input_2_0
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (14 1)  (888 369)  (888 369)  routing T_17_23.top_op_0 <X> T_17_23.lc_trk_g0_0
 (15 1)  (889 369)  (889 369)  routing T_17_23.top_op_0 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.bot_op_2 <X> T_17_23.lc_trk_g0_2
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 369)  (902 369)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 370)  (888 370)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g0_4
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 370)  (898 370)  routing T_17_23.top_op_7 <X> T_17_23.lc_trk_g0_7
 (26 2)  (900 370)  (900 370)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 371)  (895 371)  routing T_17_23.top_op_7 <X> T_17_23.lc_trk_g0_7
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 371)  (897 371)  routing T_17_23.sp4_v_b_22 <X> T_17_23.lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.sp4_v_b_22 <X> T_17_23.lc_trk_g0_6
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 371)  (906 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 371)  (908 371)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.input_2_1
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (15 4)  (889 372)  (889 372)  routing T_17_23.bot_op_1 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (50 4)  (924 372)  (924 372)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (889 373)  (889 373)  routing T_17_23.bot_op_0 <X> T_17_23.lc_trk_g1_0
 (17 5)  (891 373)  (891 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 373)  (901 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 373)  (905 373)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (51 5)  (925 373)  (925 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (889 374)  (889 374)  routing T_17_23.bot_op_5 <X> T_17_23.lc_trk_g1_5
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (899 374)  (899 374)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g1_6
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (46 6)  (920 374)  (920 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (924 374)  (924 374)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 375)  (889 375)  routing T_17_23.bot_op_4 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 375)  (897 375)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g1_6
 (25 7)  (899 375)  (899 375)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g1_6
 (26 7)  (900 375)  (900 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (22 8)  (896 376)  (896 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 376)  (898 376)  routing T_17_23.tnr_op_3 <X> T_17_23.lc_trk_g2_3
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 376)  (907 376)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 376)  (908 376)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 376)  (912 376)  LC_4 Logic Functioning bit
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 377)  (898 377)  routing T_17_23.tnr_op_2 <X> T_17_23.lc_trk_g2_2
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 377)  (904 377)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 377)  (905 377)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 377)  (907 377)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.input_2_4
 (35 9)  (909 377)  (909 377)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.input_2_4
 (25 10)  (899 378)  (899 378)  routing T_17_23.wire_logic_cluster/lc_6/out <X> T_17_23.lc_trk_g2_6
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 378)  (907 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (45 10)  (919 378)  (919 378)  LC_5 Logic Functioning bit
 (50 10)  (924 378)  (924 378)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 379)  (900 379)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (38 11)  (912 379)  (912 379)  LC_5 Logic Functioning bit
 (43 11)  (917 379)  (917 379)  LC_5 Logic Functioning bit
 (14 12)  (888 380)  (888 380)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g3_0
 (21 12)  (895 380)  (895 380)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 380)  (897 380)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (25 12)  (899 380)  (899 380)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g3_2
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (895 381)  (895 381)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 381)  (907 381)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.input_2_6
 (35 13)  (909 381)  (909 381)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.input_2_6
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (17 14)  (891 382)  (891 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 382)  (892 382)  routing T_17_23.wire_logic_cluster/lc_5/out <X> T_17_23.lc_trk_g3_5
 (21 14)  (895 382)  (895 382)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 382)  (908 382)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 382)  (911 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (50 14)  (924 382)  (924 382)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (900 383)  (900 383)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 383)  (901 383)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 383)  (902 383)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 369)  (952 369)  routing T_18_23.top_op_2 <X> T_18_23.lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.top_op_2 <X> T_18_23.lc_trk_g0_2
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (51 3)  (979 371)  (979 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 9)  (942 377)  (942 377)  routing T_18_23.tnl_op_0 <X> T_18_23.lc_trk_g2_0
 (15 9)  (943 377)  (943 377)  routing T_18_23.tnl_op_0 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (830 355)  (830 355)  routing T_16_22.sp4_r_v_b_28 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (47 4)  (863 356)  (863 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (44 5)  (860 357)  (860 357)  LC_2 Logic Functioning bit
 (15 6)  (831 358)  (831 358)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (834 359)  (834 359)  routing T_16_22.top_op_5 <X> T_16_22.lc_trk_g1_5
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_r_v_b_33 <X> T_16_22.lc_trk_g2_1
 (11 10)  (827 362)  (827 362)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_45
 (13 10)  (829 362)  (829 362)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_45
 (12 11)  (828 363)  (828 363)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_45
 (14 13)  (830 365)  (830 365)  routing T_16_22.sp4_r_v_b_40 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 352)  (898 352)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g0_3
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (44 0)  (918 352)  (918 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (21 1)  (895 353)  (895 353)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g0_3
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.top_op_2 <X> T_17_22.lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.top_op_2 <X> T_17_22.lc_trk_g0_2
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 353)  (907 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (34 1)  (908 353)  (908 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (35 1)  (909 353)  (909 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.input_2_0
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (44 2)  (918 354)  (918 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 355)  (902 355)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (21 4)  (895 356)  (895 356)  routing T_17_22.wire_logic_cluster/lc_3/out <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (44 4)  (918 356)  (918 356)  LC_2 Logic Functioning bit
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (44 6)  (918 358)  (918 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (21 7)  (895 359)  (895 359)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.top_op_6 <X> T_17_22.lc_trk_g1_6
 (25 7)  (899 359)  (899 359)  routing T_17_22.top_op_6 <X> T_17_22.lc_trk_g1_6
 (26 7)  (900 359)  (900 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 359)  (902 359)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (15 8)  (889 360)  (889 360)  routing T_17_22.tnr_op_1 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (39 8)  (913 360)  (913 360)  LC_4 Logic Functioning bit
 (44 8)  (918 360)  (918 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (21 9)  (895 361)  (895 361)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (14 10)  (888 362)  (888 362)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g2_4
 (21 10)  (895 362)  (895 362)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g2_7
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 362)  (904 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (44 10)  (918 362)  (918 362)  LC_5 Logic Functioning bit
 (16 11)  (890 363)  (890 363)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g2_4
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (14 12)  (888 364)  (888 364)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g3_0
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g3_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (14 14)  (888 366)  (888 366)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g3_4
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (45 14)  (919 366)  (919 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 366)  (925 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (895 367)  (895 367)  routing T_17_22.sp4_r_v_b_47 <X> T_17_22.lc_trk_g3_7
 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 354)  (942 354)  routing T_18_22.wire_logic_cluster/lc_4/out <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (949 356)  (949 356)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (40 6)  (968 358)  (968 358)  LC_3 Logic Functioning bit
 (42 6)  (970 358)  (970 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (41 7)  (969 359)  (969 359)  LC_3 Logic Functioning bit
 (43 7)  (971 359)  (971 359)  LC_3 Logic Functioning bit
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 360)  (956 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (37 8)  (965 360)  (965 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (40 8)  (968 360)  (968 360)  LC_4 Logic Functioning bit
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (45 8)  (973 360)  (973 360)  LC_4 Logic Functioning bit
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (39 9)  (967 361)  (967 361)  LC_4 Logic Functioning bit
 (40 9)  (968 361)  (968 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (40 10)  (968 362)  (968 362)  LC_5 Logic Functioning bit
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (46 10)  (974 362)  (974 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (979 362)  (979 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (980 362)  (980 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (51 11)  (979 363)  (979 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (981 363)  (981 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 364)  (968 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (41 13)  (969 365)  (969 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (25 14)  (953 366)  (953 366)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g3_6
 (15 15)  (943 367)  (943 367)  routing T_18_22.sp4_v_t_33 <X> T_18_22.lc_trk_g3_4
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp4_v_t_33 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_22

 (3 1)  (1147 353)  (1147 353)  routing T_22_22.sp12_h_l_23 <X> T_22_22.sp12_v_b_0


LogicTile_17_21

 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_r_0
 (3 5)  (877 341)  (877 341)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_r_0


LogicTile_18_21

 (4 14)  (932 350)  (932 350)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44
 (6 14)  (934 350)  (934 350)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44
 (5 15)  (933 351)  (933 351)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_t_44


LogicTile_19_21

 (19 15)  (1001 351)  (1001 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_19

 (3 0)  (819 304)  (819 304)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_v_b_0


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_v_t_23 <X> T_18_19.sp12_v_b_0


LogicTile_17_17

 (3 0)  (877 272)  (877 272)  routing T_17_17.sp12_v_t_23 <X> T_17_17.sp12_v_b_0


LogicTile_18_17

 (3 4)  (931 276)  (931 276)  routing T_18_17.sp12_v_t_23 <X> T_18_17.sp12_h_r_0


LogicTile_30_17

 (3 1)  (1567 273)  (1567 273)  routing T_30_17.sp12_h_l_23 <X> T_30_17.sp12_v_b_0


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_6_16

 (3 7)  (291 263)  (291 263)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_v_t_23


LogicTile_18_13

 (3 0)  (931 208)  (931 208)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_v_b_0


LogicTile_22_13

 (3 0)  (1147 208)  (1147 208)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_v_b_0


LogicTile_23_13

 (3 8)  (1201 216)  (1201 216)  routing T_23_13.sp12_v_t_22 <X> T_23_13.sp12_v_b_1


LogicTile_26_13

 (3 8)  (1351 216)  (1351 216)  routing T_26_13.sp12_v_t_22 <X> T_26_13.sp12_v_b_1


LogicTile_22_10

 (3 0)  (1147 160)  (1147 160)  routing T_22_10.sp12_v_t_23 <X> T_22_10.sp12_v_b_0


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 8)  (1583 136)  (1583 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (3 4)  (819 116)  (819 116)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_r_0


LogicTile_18_7

 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0


LogicTile_22_7

 (2 4)  (1146 116)  (1146 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_7

 (9 12)  (1315 124)  (1315 124)  routing T_25_7.sp4_h_l_42 <X> T_25_7.sp4_h_r_10
 (10 12)  (1316 124)  (1316 124)  routing T_25_7.sp4_h_l_42 <X> T_25_7.sp4_h_r_10


LogicTile_26_7

 (2 8)  (1350 120)  (1350 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_7

 (5 0)  (1515 112)  (1515 112)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (4 1)  (1514 113)  (1514 113)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_h_l_47 <X> T_29_7.sp4_h_r_6
 (6 9)  (1516 121)  (1516 121)  routing T_29_7.sp4_h_l_47 <X> T_29_7.sp4_h_r_6


IO_Tile_33_7

 (13 7)  (1739 119)  (1739 119)  routing T_33_7.span4_horz_37 <X> T_33_7.span4_vert_b_2
 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 103)  (1730 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_t_23 <X> T_17_5.sp12_h_r_0


LogicTile_29_5

 (3 5)  (1513 85)  (1513 85)  routing T_29_5.sp12_h_l_23 <X> T_29_5.sp12_h_r_0


LogicTile_30_5

 (10 0)  (1574 80)  (1574 80)  routing T_30_5.sp4_v_t_45 <X> T_30_5.sp4_h_r_1


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_25 <X> T_33_5.span4_vert_b_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g1_6
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (5 0)  (1731 32)  (1731 32)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (8 1)  (1734 33)  (1734 33)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g0_1
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_18_1

 (3 4)  (931 20)  (931 20)  routing T_18_1.sp12_v_t_23 <X> T_18_1.sp12_h_r_0


LogicTile_22_1

 (3 4)  (1147 20)  (1147 20)  routing T_22_1.sp12_v_t_23 <X> T_22_1.sp12_h_r_0


LogicTile_23_1

 (3 12)  (1201 28)  (1201 28)  routing T_23_1.sp12_v_t_22 <X> T_23_1.sp12_h_r_1


LogicTile_26_1

 (2 8)  (1350 24)  (1350 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (1351 28)  (1351 28)  routing T_26_1.sp12_v_t_22 <X> T_26_1.sp12_h_r_1


LogicTile_28_1

 (2 4)  (1458 20)  (1458 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_1

 (5 0)  (1515 16)  (1515 16)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0
 (4 1)  (1514 17)  (1514 17)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0


LogicTile_30_1

 (2 6)  (1566 22)  (1566 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_1

 (8 9)  (1626 25)  (1626 25)  routing T_31_1.sp4_h_l_42 <X> T_31_1.sp4_v_b_7
 (9 9)  (1627 25)  (1627 25)  routing T_31_1.sp4_h_l_42 <X> T_31_1.sp4_v_b_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 6)  (1738 22)  (1738 22)  routing T_33_1.span4_horz_37 <X> T_33_1.span4_vert_t_14
 (6 12)  (1732 28)  (1732 28)  routing T_33_1.span12_horz_13 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_43 <X> T_33_1.span4_vert_t_15


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span12_vert_19 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span12_vert_19 <X> T_22_0.lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_31_0

 (13 3)  (1653 13)  (1653 13)  routing T_31_0.span4_vert_7 <X> T_31_0.span4_horz_r_1
 (14 3)  (1654 13)  (1654 13)  routing T_31_0.span4_vert_7 <X> T_31_0.span4_horz_r_1

