from common.python.timing_plot import make_timing_plot
make_timing_plot('/home/runner/work/PandABlocks-FPGA/PandABlocks-FPGA/modules/pcomp/pcomp.timing.ini', 'Relative position compare no START')