// Seed: 3248557021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  output id_2;
  input id_1;
  type_14(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_4),
      .id_4(1),
      .id_5(1),
      .id_6(id_3 == id_4),
      .id_7(id_1 + id_1),
      .id_8(1)
  );
  initial begin
    begin
      id_2 = id_4;
      begin
        #1 begin
          if (1)
            if (1'b0) begin
              if (id_1) id_3 <= 1;
            end
        end
      end
    end
    begin
    end
  end
  logic id_4;
  logic id_5, id_6, id_7, id_8;
  logic id_9;
  logic id_10 = id_4;
  logic id_11;
  logic id_12;
  assign id_6 = id_12;
  type_0 id_13 (
      1,
      1
  );
endmodule
