# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name Asu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asu \
    op interface \
    ports { Asu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name Aba \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aba \
    op interface \
    ports { Aba { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name Abe \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abe \
    op interface \
    ports { Abe { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name Abi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abi \
    op interface \
    ports { Abi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name Abo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abo \
    op interface \
    ports { Abo { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name Abu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Abu \
    op interface \
    ports { Abu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name Aga \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aga \
    op interface \
    ports { Aga { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name Age \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Age \
    op interface \
    ports { Age { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name Agi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Agi \
    op interface \
    ports { Agi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name Ago \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ago \
    op interface \
    ports { Ago { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name Agu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Agu \
    op interface \
    ports { Agu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name Aka \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aka \
    op interface \
    ports { Aka { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name Ake \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ake \
    op interface \
    ports { Ake { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name Aki \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aki \
    op interface \
    ports { Aki { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name Ako \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ako \
    op interface \
    ports { Ako { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name Aku \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aku \
    op interface \
    ports { Aku { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name Ama \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ama \
    op interface \
    ports { Ama { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name Ame \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ame \
    op interface \
    ports { Ame { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name Ami \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ami \
    op interface \
    ports { Ami { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name Amo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Amo \
    op interface \
    ports { Amo { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name Amu \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Amu \
    op interface \
    ports { Amu { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name Asa \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asa \
    op interface \
    ports { Asa { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name Ase \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ase \
    op interface \
    ports { Ase { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name Asi \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Asi \
    op interface \
    ports { Asi { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name Aso \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Aso \
    op interface \
    ports { Aso { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name Asu_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asu_4_out \
    op interface \
    ports { Asu_4_out { O 64 vector } Asu_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name Aba_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aba_5_out \
    op interface \
    ports { Aba_5_out { O 64 vector } Aba_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name Abe_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abe_4_out \
    op interface \
    ports { Abe_4_out { O 64 vector } Abe_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name Abi_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abi_4_out \
    op interface \
    ports { Abi_4_out { O 64 vector } Abi_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name Abo_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abo_4_out \
    op interface \
    ports { Abo_4_out { O 64 vector } Abo_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name Abu_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Abu_4_out \
    op interface \
    ports { Abu_4_out { O 64 vector } Abu_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name Aga_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aga_4_out \
    op interface \
    ports { Aga_4_out { O 64 vector } Aga_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name Age_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Age_4_out \
    op interface \
    ports { Age_4_out { O 64 vector } Age_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name Agi_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Agi_4_out \
    op interface \
    ports { Agi_4_out { O 64 vector } Agi_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name Ago_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ago_4_out \
    op interface \
    ports { Ago_4_out { O 64 vector } Ago_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name Agu_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Agu_4_out \
    op interface \
    ports { Agu_4_out { O 64 vector } Agu_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name Aka_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aka_4_out \
    op interface \
    ports { Aka_4_out { O 64 vector } Aka_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name Ake_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ake_4_out \
    op interface \
    ports { Ake_4_out { O 64 vector } Ake_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name Aki_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aki_4_out \
    op interface \
    ports { Aki_4_out { O 64 vector } Aki_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name Ako_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ako_4_out \
    op interface \
    ports { Ako_4_out { O 64 vector } Ako_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name Aku_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aku_4_out \
    op interface \
    ports { Aku_4_out { O 64 vector } Aku_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name Ama_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ama_4_out \
    op interface \
    ports { Ama_4_out { O 64 vector } Ama_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name Ame_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ame_4_out \
    op interface \
    ports { Ame_4_out { O 64 vector } Ame_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name Ami_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ami_4_out \
    op interface \
    ports { Ami_4_out { O 64 vector } Ami_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name Amo_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Amo_4_out \
    op interface \
    ports { Amo_4_out { O 64 vector } Amo_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name Amu_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Amu_4_out \
    op interface \
    ports { Amu_4_out { O 64 vector } Amu_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name Asa_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asa_4_out \
    op interface \
    ports { Asa_4_out { O 64 vector } Asa_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name Ase_03_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ase_03_out \
    op interface \
    ports { Ase_03_out { O 64 vector } Ase_03_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name Asi_02_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Asi_02_out \
    op interface \
    ports { Asi_02_out { O 64 vector } Asi_02_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name Aso_01_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Aso_01_out \
    op interface \
    ports { Aso_01_out { O 64 vector } Aso_01_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha3_256_hw_flow_control_loop_pipe_sequential_init_U
set CompName sha3_256_hw_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha3_256_hw_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


