Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/client_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3411009 heartbeat IPC: 2.93168 cumulative IPC: 2.93168 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7119804 heartbeat IPC: 2.69629 cumulative IPC: 2.80907 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10483584 heartbeat IPC: 2.97285 cumulative IPC: 2.86162 (Simulation time: 0 hr 7 min 43 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14353674 heartbeat IPC: 2.58392 cumulative IPC: 2.78674 (Simulation time: 0 hr 10 min 15 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17651827 heartbeat IPC: 3.032 cumulative IPC: 2.83257 (Simulation time: 0 hr 12 min 38 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17651827 (Simulation time: 0 hr 12 min 38 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 26693586 heartbeat IPC: 1.10598 cumulative IPC: 1.10598 (Simulation time: 0 hr 14 min 59 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 33089829 heartbeat IPC: 1.56342 cumulative IPC: 1.2955 (Simulation time: 0 hr 17 min 4 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 42432803 heartbeat IPC: 1.07032 cumulative IPC: 1.21061 (Simulation time: 0 hr 19 min 32 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 48710827 heartbeat IPC: 1.59286 cumulative IPC: 1.28787 (Simulation time: 0 hr 21 min 26 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 57561766 heartbeat IPC: 1.12982 cumulative IPC: 1.25282 (Simulation time: 0 hr 23 min 17 sec) 
Finished CPU 0 instructions: 50000003 cycles: 39909940 cumulative IPC: 1.25282 (Simulation time: 0 hr 23 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.25282 instructions: 50000003 cycles: 39909940
L1D TOTAL     ACCESS:   21212182  HIT:   20375747  MISS:     836435
L1D LOAD      ACCESS:    8808213  HIT:    8413191  MISS:     395022
L1D RFO       ACCESS:    4040244  HIT:    3981154  MISS:      59090
L1D PREFETCH  ACCESS:    8363725  HIT:    7981402  MISS:     382323
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8853555  ISSUED:    8544598  USEFUL:     129335  USELESS:     252961
L1D AVERAGE MISS LATENCY: 48.4193 cycles
L1I TOTAL     ACCESS:   14656387  HIT:   13727429  MISS:     928958
L1I LOAD      ACCESS:    8955797  HIT:    8945776  MISS:      10021
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5700590  HIT:    4781653  MISS:     918937
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    5962292  ISSUED:    5845024  USEFUL:     462431  USELESS:     456370
L1I AVERAGE MISS LATENCY: 18.0028 cycles
L2C TOTAL     ACCESS:    2718023  HIT:    2412576  MISS:     305447
L2C LOAD      ACCESS:     383899  HIT:     269845  MISS:     114054
L2C RFO       ACCESS:      58328  HIT:      21402  MISS:      36926
L2C PREFETCH  ACCESS:    2086189  HIT:    1931958  MISS:     154231
L2C WRITEBACK ACCESS:     189607  HIT:     189371  MISS:        236
L2C PREFETCH  REQUESTED:    2057573  ISSUED:    2050832  USEFUL:      13075  USELESS:     139904
L2C AVERAGE MISS LATENCY: 107.187 cycles
LLC TOTAL     ACCESS:     856821  HIT:     656045  MISS:     200776
LLC LOAD      ACCESS:     113707  HIT:      70523  MISS:      43184
LLC RFO       ACCESS:      36925  HIT:       8613  MISS:      28312
LLC PREFETCH  ACCESS:     599812  HIT:     471316  MISS:     128496
LLC WRITEBACK ACCESS:     106377  HIT:     105593  MISS:        784
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      28017  USELESS:     102487
LLC AVERAGE MISS LATENCY: 189.846 cycles
Major fault: 0 Minor fault: 3439
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47643  ROW_BUFFER_MISS:     152337
 DBUS_CONGESTED:     115213
 WQ ROW_BUFFER_HIT:      16005  ROW_BUFFER_MISS:      64671  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.9037% MPKI: 3.63418 Average ROB Occupancy at Mispredict: 87.2712

Branch types
NOT_BRANCH: 41331383 82.6628%
BRANCH_DIRECT_JUMP: 455615 0.91123%
BRANCH_INDIRECT: 20390 0.04078%
BRANCH_CONDITIONAL: 6745374 13.4907%
BRANCH_DIRECT_CALL: 494532 0.989064%
BRANCH_INDIRECT_CALL: 228815 0.45763%
BRANCH_RETURN: 723560 1.44712%
BRANCH_OTHER: 0 0%

