

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_97_10'
================================================================
* Date:           Mon Mar 11 09:38:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.714 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  6.660 us|  6.660 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_10  |      257|      257|        18|         16|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     128|     375|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     247|    -|
|Register         |        -|     -|     537|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     665|     647|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_2_no_dsp_1_U663  |fadd_32ns_32ns_32_2_no_dsp_1  |        0|   0|  128|  375|    0|
    +-----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                              |                              |        0|   0|  128|  375|    0|
    +-----------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln97_fu_315_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln97_fu_309_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          11|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_1        |   9|          2|    5|         10|
    |ap_sig_allocacmp_sum_load    |   9|          2|   32|         64|
    |grp_fu_285_p0                |  13|          3|   32|         96|
    |grp_fu_285_p1                |  81|         17|   32|        544|
    |ii_fu_66                     |   9|          2|    5|         10|
    |sum_fu_62                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 247|         53|  143|        813|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |D_10_load_reg_513            |  32|   0|   32|          0|
    |D_11_load_reg_518            |  32|   0|   32|          0|
    |D_12_load_reg_523            |  32|   0|   32|          0|
    |D_13_load_reg_528            |  32|   0|   32|          0|
    |D_14_load_reg_533            |  32|   0|   32|          0|
    |D_15_load_reg_538            |  32|   0|   32|          0|
    |D_1_load_reg_468             |  32|   0|   32|          0|
    |D_2_load_reg_473             |  32|   0|   32|          0|
    |D_3_load_reg_478             |  32|   0|   32|          0|
    |D_4_load_reg_483             |  32|   0|   32|          0|
    |D_5_load_reg_488             |  32|   0|   32|          0|
    |D_6_load_reg_493             |  32|   0|   32|          0|
    |D_7_load_reg_498             |  32|   0|   32|          0|
    |D_8_load_reg_503             |  32|   0|   32|          0|
    |D_9_load_reg_508             |  32|   0|   32|          0|
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln97_reg_374            |   1|   0|    1|          0|
    |ii_fu_66                     |   5|   0|    5|          0|
    |sum_fu_62                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 537|   0|  537|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_97_10|  return value|
|D_address0      |  out|    4|   ap_memory|                             D|         array|
|D_ce0           |  out|    1|   ap_memory|                             D|         array|
|D_q0            |   in|   32|   ap_memory|                             D|         array|
|D_1_address0    |  out|    4|   ap_memory|                           D_1|         array|
|D_1_ce0         |  out|    1|   ap_memory|                           D_1|         array|
|D_1_q0          |   in|   32|   ap_memory|                           D_1|         array|
|D_2_address0    |  out|    4|   ap_memory|                           D_2|         array|
|D_2_ce0         |  out|    1|   ap_memory|                           D_2|         array|
|D_2_q0          |   in|   32|   ap_memory|                           D_2|         array|
|D_3_address0    |  out|    4|   ap_memory|                           D_3|         array|
|D_3_ce0         |  out|    1|   ap_memory|                           D_3|         array|
|D_3_q0          |   in|   32|   ap_memory|                           D_3|         array|
|D_4_address0    |  out|    4|   ap_memory|                           D_4|         array|
|D_4_ce0         |  out|    1|   ap_memory|                           D_4|         array|
|D_4_q0          |   in|   32|   ap_memory|                           D_4|         array|
|D_5_address0    |  out|    4|   ap_memory|                           D_5|         array|
|D_5_ce0         |  out|    1|   ap_memory|                           D_5|         array|
|D_5_q0          |   in|   32|   ap_memory|                           D_5|         array|
|D_6_address0    |  out|    4|   ap_memory|                           D_6|         array|
|D_6_ce0         |  out|    1|   ap_memory|                           D_6|         array|
|D_6_q0          |   in|   32|   ap_memory|                           D_6|         array|
|D_7_address0    |  out|    4|   ap_memory|                           D_7|         array|
|D_7_ce0         |  out|    1|   ap_memory|                           D_7|         array|
|D_7_q0          |   in|   32|   ap_memory|                           D_7|         array|
|D_8_address0    |  out|    4|   ap_memory|                           D_8|         array|
|D_8_ce0         |  out|    1|   ap_memory|                           D_8|         array|
|D_8_q0          |   in|   32|   ap_memory|                           D_8|         array|
|D_9_address0    |  out|    4|   ap_memory|                           D_9|         array|
|D_9_ce0         |  out|    1|   ap_memory|                           D_9|         array|
|D_9_q0          |   in|   32|   ap_memory|                           D_9|         array|
|D_10_address0   |  out|    4|   ap_memory|                          D_10|         array|
|D_10_ce0        |  out|    1|   ap_memory|                          D_10|         array|
|D_10_q0         |   in|   32|   ap_memory|                          D_10|         array|
|D_11_address0   |  out|    4|   ap_memory|                          D_11|         array|
|D_11_ce0        |  out|    1|   ap_memory|                          D_11|         array|
|D_11_q0         |   in|   32|   ap_memory|                          D_11|         array|
|D_12_address0   |  out|    4|   ap_memory|                          D_12|         array|
|D_12_ce0        |  out|    1|   ap_memory|                          D_12|         array|
|D_12_q0         |   in|   32|   ap_memory|                          D_12|         array|
|D_13_address0   |  out|    4|   ap_memory|                          D_13|         array|
|D_13_ce0        |  out|    1|   ap_memory|                          D_13|         array|
|D_13_q0         |   in|   32|   ap_memory|                          D_13|         array|
|D_14_address0   |  out|    4|   ap_memory|                          D_14|         array|
|D_14_ce0        |  out|    1|   ap_memory|                          D_14|         array|
|D_14_q0         |   in|   32|   ap_memory|                          D_14|         array|
|D_15_address0   |  out|    4|   ap_memory|                          D_15|         array|
|D_15_ce0        |  out|    1|   ap_memory|                          D_15|         array|
|D_15_q0         |   in|   32|   ap_memory|                          D_15|         array|
|sum_out         |  out|   32|      ap_vld|                       sum_out|       pointer|
|sum_out_ap_vld  |  out|    1|      ap_vld|                       sum_out|       pointer|
+----------------+-----+-----+------------+------------------------------+--------------+

