/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.42
Hash     : 96ad056
Date     : Oct 17 2023
Type     : Engineering
Log Time   : Tue Oct 17 05:53:38 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.42
Hash     : 96ad056
Date     : Oct 17 2023
Type     : Engineering
Log Time   : Tue Oct 17 05:53:38 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/HD_ADPCM_Codec/run_1/synth_1_1/analysis/HD_ADPCM_Codec_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\IO_BUF'.
Generating RTLIL representation for module `\IO_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_GPIO'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\soc_fpga_intf'.
Generating RTLIL representation for module `\FIFO18K'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing GHDL.
note: top entity is "hd_adpcm_codec"
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:172:9:warning: instance "u0" of component "sevensegments_driver" is not bound [-Wbinding]
        u0: SevenSegments_Driver port map ( Seven_Segment_Digit1, Seven_Segment_Digit2, Seven_Segment_Digit3, Seven_Segment_Digit4, S_SEVEN_SEGMENT_1_OUT, S_SEVEN_SEGMENT_2_OUT, S_SEVEN_SEGMENT_3_OUT, S_SEVEN_SEGMENT_4_OUT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:173:9:warning: instance "u1" of component "leds_bar_driver" is not bound [-Wbinding]
        u1: LEDs_Bar_Driver              port map ( Red_LEDs_Bar, S_RED_LEDS_OUT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:174:9:warning: instance "u2" of component "i2c_driver" is not bound [-Wbinding]
        u2: I2C_Driver                   port map ( CLOCK_IN, I2C_ACTIVE_IN, I2C_SLAVE_ADDRESS, I2C_REGISTER_ADDRESS, I2C_REGISTER_DATA, I2C_CLOCK_OUT, I2C_DATA_INOUT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:175:9:warning: instance "u3" of component "i2s_driver" is not bound [-Wbinding]
        u3: I2S_Driver                   port map ( CLOCK_IN, I2S_ACTIVE_IN, I2S_PCM_DATA_LEFT, I2S_PCM_DATA_RIGHT, I2S_LEFT_RIGHT_CLOCK_OUT, I2S_CLOCK_OUT, I2S_DATA_INOUT, I2S_PCM_DATA_ACCESS);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:176:9:warning: instance "u4" of component "flash_memory_driver" is not bound [-Wbinding]
        u4: Flash_Memory_Driver  port map ( CLOCK_IN, FLASH_MEMORY_ACTIVE, FLASH_MEMORY_ADDRESS, FLASH_MEMORY_DATA, FLASH_MEMORY_DATA_VALID, FLASH_MEMORY_nWE_OUT, FLASH_MEMORY_nOE_OUT, FLASH_MEMORY_nRESET_OUT, FLASH_MEMORY_nCE_OUT, FLASH_MEMORY_ADDRESS_OUT, FLASH_MEMORY_DATA_INOUT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:177:9:warning: instance "u5" of component "adpcm_decoder_1_bit" is not bound [-Wbinding]
        u5: ADPCM_Decoder_1_Bit  port map ( CLOCK_IN, ADPCM_DECODER_ACTIVE, ADPCM_DECODER_DATA_LEFT, ADPCM_DECODER_PCM_DATA_LEFT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:178:9:warning: instance "u6" of component "adpcm_decoder_1_bit" is not bound [-Wbinding]
        u6: ADPCM_Decoder_1_Bit  port map ( CLOCK_IN, ADPCM_DECODER_ACTIVE, ADPCM_DECODER_DATA_RIGHT, ADPCM_DECODER_PCM_DATA_RIGHT);
        ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:38:14:warning: (in default configuration of hd_adpcm_codec(hd_adpcm_codec_function))
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:250:42:warning: comparing non-numeric vector is unexpected
                        if PCM_Left_Data >        "11111000" then
                                         ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:252:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "11110000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:254:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "11100000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:256:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "11000000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:258:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10111000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:260:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10110000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:262:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10100000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:264:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10011100" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:266:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10011000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:268:45:warning: comparing non-numeric vector is unexpected
                        elsif PCM_Left_Data > "10001000" then
                                            ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:103:16:warning: signal "seven_segment_digit1" is never assigned and has no default value [-Wnowrite]
        signal Seven_Segment_Digit1      : integer range 0 to 15;
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:104:16:warning: signal "seven_segment_digit2" is never assigned and has no default value [-Wnowrite]
        signal Seven_Segment_Digit2      : integer range 0 to 15;
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:105:16:warning: signal "seven_segment_digit3" is never assigned and has no default value [-Wnowrite]
        signal Seven_Segment_Digit3      : integer range 0 to 15;
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:106:16:warning: signal "seven_segment_digit4" is never assigned and has no default value [-Wnowrite]
        signal Seven_Segment_Digit4      : integer range 0 to 15;
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:127:17:warning: signal "i2c_slave_address" is never assigned [-Wnowrite]
        signal  I2C_SLAVE_ADDRESS               : STD_LOGIC_VECTOR(7 downto 0) := x"34";
                ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:134:16:warning: no assignment for offsets 0:47 of signal "i2c_data_stream"
        signal I2C_Data_Stream                          : Stream := (   x"1A",--Line In
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:134:16:warning: no assignment for offsets 55:63 of signal "i2c_data_stream"
        signal I2C_Data_Stream                          : Stream := (   x"1A",--Line In
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:143:16:warning: signal "i2c_register_address_stream" is never assigned [-Wnowrite]
        signal I2C_Register_Address_Stream      : Stream := (   x"01",
               ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:158:17:warning: signal "flash_memory_active" is never assigned [-Wnowrite]
        signal  FLASH_MEMORY_ACTIVE             : STD_LOGIC := '1';                      
                ^
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/test3/Compiler_Validation/RTL_testcases/VHDL_designs/audio/jira/./rtl/HD_ADPCM_Codec.vhd:143:16:note: found ROM "i2c_register_address_stream", width: 8 bits, depth: 8
        signal I2C_Register_Address_Stream      : Stream := (   x"01",
               ^
Importing module HD_ADPCM_Codec.
Importing module SevenSegments_Driver.
Importing module LEDs_Bar_Driver.
Importing module I2C_Driver.
Importing module I2S_Driver.
Importing module Flash_Memory_Driver.
Importing module ADPCM_Decoder_1_Bit.

-- Running command `hierarchy -top HD_ADPCM_Codec' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \HD_ADPCM_Codec

3.2. Analyzing design hierarchy..
Top module:  \HD_ADPCM_Codec
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "ADPCM_Decoder_1_Bit"
 Process module "Flash_Memory_Driver"
 Process module "I2C_Driver"
 Process module "I2S_Driver"
 Process module "LEDs_Bar_Driver"
 Process module "SevenSegments_Driver"
Dumping file port_info.json ...

End of script. Logfile hash: 2124cc0ecb, CPU: user 0.07s system 0.01s, MEM: 13.77 MB peak
Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)
Time spent: 60% 1x ghdl (0 sec), 29% 2x read_verilog (0 sec), ...
