Analysis & Synthesis report for DE1_SoC_SDRAM_Nios_Test
Tue Aug 19 16:48:51 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next
 11. State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state
 12. State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_next
 13. State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state
 14. State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (No Restructuring Performed)
 22. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 23. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 24. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 25. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 26. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 28. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated
 33. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram
 34. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 36. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001
 38. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 39. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 40. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004
 41. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005
 42. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006
 43. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007
 44. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller
 45. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001
 48. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component
 51. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated
 52. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p
 53. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p
 54. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|altsyncram_eia1:fifo_ram
 55. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp
 56. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12
 57. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp
 58. Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15
 59. Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 60. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 61. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 62. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a
 63. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b
 65. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 67. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram
 68. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 70. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 71. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 72. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 73. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy
 74. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2
 75. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i
 77. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 78. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 79. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 80. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 81. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 82. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 83. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 84. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 85. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 86. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator
 87. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 88. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 89. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 90. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 93. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 96. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 99. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
102. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
105. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
108. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
109. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent
112. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_005|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
125. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
126. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
133. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
134. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
135. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
137. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
138. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
139. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
140. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
141. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
142. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
143. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
144. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
145. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller
146. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
147. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
148. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001
149. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
150. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
151. Parameter Settings for User Entity Instance: input_fifo:input_fifo_inst|dcfifo:dcfifo_component
152. Parameter Settings for User Entity Instance: datafeed:feeding|clktick:divby50
153. Parameter Settings for Inferred Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
154. scfifo Parameter Settings by Entity Instance
155. dcfifo Parameter Settings by Entity Instance
156. altsyncram Parameter Settings by Entity Instance
157. Port Connectivity Checks: "datafeed:feeding|clktick:divby50"
158. Port Connectivity Checks: "input_fifo:input_fifo_inst"
159. Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
160. Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001"
161. Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
162. Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller"
163. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
164. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
165. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
166. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
169. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode"
170. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode"
171. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
172. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
173. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
174. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent"
176. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
178. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
179. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
180. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
181. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
182. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
183. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
184. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
185. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
186. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
187. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
188. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
189. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
190. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
191. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
192. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
193. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator"
194. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
195. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
196. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
197. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
198. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
199. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
200. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
201. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
202. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
203. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module"
204. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i"
205. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2"
206. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy"
207. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
208. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
209. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib"
210. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
211. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
212. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace"
213. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk"
214. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk"
215. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug"
216. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci"
217. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench"
218. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0"
219. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic"
220. Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart"
221. Port Connectivity Checks: "DE1_SoC_QSYS:U0"
222. Post-Synthesis Netlist Statistics for Top Partition
223. Elapsed Time Per Partition
224. Analysis & Synthesis Messages
225. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 19 16:48:51 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_SDRAM_Nios_Test                     ;
; Top-level Entity Name           ; DE1_SoC_SDRAM_Nios_Test                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1696                                        ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,036,416                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 5CSEMA5F31C6            ;                         ;
; Top-level entity name                                                           ; DE1_SoC_SDRAM_Nios_Test ; DE1_SoC_SDRAM_Nios_Test ;
; Family name                                                                     ; Cyclone V               ; Cyclone V               ;
; Restructure Multiplexers                                                        ; Off                     ; Auto                    ;
; Optimization Technique                                                          ; Speed                   ; Balanced                ;
; Use smart compilation                                                           ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Off                     ; Off                     ;
; Extract Verilog State Machines                                                  ; On                      ; On                      ;
; Extract VHDL State Machines                                                     ; On                      ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; Parallel Synthesis                                                              ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                     ;
; Carry Chain Length                                                              ; 70                      ; 70                      ;
; Auto Carry Chains                                                               ; On                      ; On                      ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Connectivity Checks                                                      ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processors 12-16       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library      ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v                                                                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                               ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                             ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv                                              ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v                                        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v                  ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                          ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                          ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_004.sv                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv                                ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                      ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v                                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v                                               ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v                                                    ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v                                                      ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.hex                                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v                                           ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v                                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0.v                                             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v                                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                         ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v                              ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v                                                      ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v                                                ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_data_in.v                                                  ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_data_in.v                                                  ; DE1_SoC_QSYS ;
; input_fifo.v                                                                                              ; yes             ; User Wizard-Generated File                   ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/input_fifo.v                                                                                              ;              ;
; datafeed.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/datafeed.sv                                                                                               ;              ;
; library/clktick.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/library/clktick.sv                                                                                        ;              ;
; fullfsm.sv                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/fullfsm.sv                                                                                                ;              ;
; DE1_SoC_SDRAM_Nios_Test.v                                                                                 ; yes             ; User Verilog HDL File                        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v                                                                                 ;              ;
; scfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;              ;
; a_regfifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;              ;
; a_dpfifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;              ;
; a_i2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;              ;
; a_fffifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;              ;
; a_f2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;              ;
; aglobal201.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                 ;              ;
; db/scfifo_3291.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/scfifo_3291.tdf                                                                                        ;              ;
; db/a_dpfifo_5771.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf                                                                                      ;              ;
; db/a_fefifo_7cf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                                       ;              ;
; db/cntr_vg7.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cntr_vg7.tdf                                                                                           ;              ;
; db/altsyncram_7pu1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_7pu1.tdf                                                                                    ;              ;
; db/cntr_jgb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cntr_jgb.tdf                                                                                           ;              ;
; alt_jtag_atlantic.v                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                            ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;              ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;              ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;              ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;              ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;              ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;              ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;              ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;              ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;              ;
; db/altsyncram_msi1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_msi1.tdf                                                                                    ;              ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                      ;              ;
; db/altsyncram_qid1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_qid1.tdf                                                                                    ;              ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;              ;
; db/altsyncram_lon1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_lon1.tdf                                                                                    ;              ;
; db/decode_8la.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/decode_8la.tdf                                                                                         ;              ;
; db/mux_5hb.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/mux_5hb.tdf                                                                                            ;              ;
; altera_pll.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                   ;              ;
; dcfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                     ;              ;
; lpm_counter.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;              ;
; lpm_add_sub.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;              ;
; a_graycounter.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                              ;              ;
; a_fefifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                   ;              ;
; a_gray2bin.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                 ;              ;
; dffpipe.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                    ;              ;
; alt_sync_fifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                              ;              ;
; lpm_compare.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;              ;
; altsyncram_fifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                            ;              ;
; db/dcfifo_vel1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf                                                                                        ;              ;
; db/a_graycounter_bg6.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_graycounter_bg6.tdf                                                                                  ;              ;
; db/a_graycounter_7ub.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_graycounter_7ub.tdf                                                                                  ;              ;
; db/altsyncram_eia1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_eia1.tdf                                                                                    ;              ;
; db/alt_synch_pipe_f9l.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_f9l.tdf                                                                                 ;              ;
; db/dffpipe_0v8.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dffpipe_0v8.tdf                                                                                        ;              ;
; db/alt_synch_pipe_g9l.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_g9l.tdf                                                                                 ;              ;
; db/dffpipe_1v8.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dffpipe_1v8.tdf                                                                                        ;              ;
; db/cmpr_vu5.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cmpr_vu5.tdf                                                                                           ;              ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld   ;
; db/ip/sldd9da5677/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/alt_sld_fab.v                                                                           ; alt_sld_fab  ;
; db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab  ;
; db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab  ;
; db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab  ;
; db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab  ;
; db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;              ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;              ;
; db/altsyncram_40n1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_40n1.tdf                                                                                    ;              ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1361                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 2162                                                                        ;
;     -- 7 input functions                    ; 46                                                                          ;
;     -- 6 input functions                    ; 450                                                                         ;
;     -- 5 input functions                    ; 362                                                                         ;
;     -- 4 input functions                    ; 346                                                                         ;
;     -- <=3 input functions                  ; 958                                                                         ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 1696                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 241                                                                         ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 1036416                                                                     ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 2                                                                           ;
;     -- PLLs                                 ; 2                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1669                                                                        ;
; Total fan-out                               ; 18707                                                                       ;
; Average fan-out                             ; 3.96                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |DE1_SoC_SDRAM_Nios_Test                                                                                                                ; 2162 (1)            ; 1696 (0)                  ; 1036416           ; 0          ; 241  ; 0            ; |DE1_SoC_SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_SDRAM_Nios_Test                              ; work         ;
;    |DE1_SoC_QSYS:U0|                                                                                                                    ; 1950 (0)            ; 1497 (0)                  ; 1035392           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS                                         ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_data_in:data_in|                                                                                                    ; 44 (44)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_data_in                                 ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_jtag_uart:jtag_uart|                                                                                                ; 126 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS_jtag_uart                               ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_jtag_uart_scfifo_r                      ; DE1_SoC_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                               ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                    ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                               ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                       ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                  ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                       ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                         ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                               ; cntr_jgb                                             ; work         ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_jtag_uart_scfifo_w                      ; DE1_SoC_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                               ; scfifo                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                    ; scfifo_3291                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                               ; a_dpfifo_5771                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                       ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                  ; cntr_vg7                                             ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                       ; altsyncram_7pu1                                      ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                         ; cntr_jgb                                             ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                               ; cntr_jgb                                             ; work         ;
;          |alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|                                                                   ; 44 (44)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                    ; work         ;
;       |DE1_SoC_QSYS_key:key|                                                                                                            ; 11 (11)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_key                                     ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                ; 425 (0)             ; 282 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_QSYS_mm_interconnect_0                       ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001         ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001         ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001         ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002           ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                       ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002           ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router:router|                                                                                 ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_mm_interconnect_0_router                ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|                                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_mm_interconnect_0_router_001            ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux               ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001           ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_40n1                                      ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 47 (47)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 10 (10)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:data_in_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 10 (7)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; DE1_SoC_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:data_in_s1_translator|                                                                         ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; DE1_SoC_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 65 (65)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                          ; DE1_SoC_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                          ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 883 (0)             ; 596 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_nios2_gen2_0                            ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|                                                                                            ; 883 (608)           ; 596 (324)                 ; 10240             ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS_nios2_gen2_0_cpu                        ; DE1_SoC_QSYS ;
;             |DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|                                       ; 275 (32)            ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci              ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 90 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper    ; DE1_SoC_QSYS ;
;                   |DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 7 (7)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk     ; DE1_SoC_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|                     ; 79 (79)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck                                                            ; DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck        ; DE1_SoC_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 13 (13)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg       ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|                        ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break        ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 7 (7)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug        ; DE1_SoC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|                              ; 101 (101)           ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem           ; DE1_SoC_QSYS ;
;                   |DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module   ; DE1_SoC_QSYS ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                      ; work         ;
;             |DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                            ; altsyncram_msi1                                      ; work         ;
;             |DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module ; DE1_SoC_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                            ; altsyncram_msi1                                      ; work         ;
;       |DE1_SoC_QSYS_onchip_memory2:onchip_memory2|                                                                                      ; 38 (2)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS_onchip_memory2                          ; DE1_SoC_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                           ; work         ;
;             |altsyncram_lon1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated                                                                                                                                                                                                                                                                                                                             ; altsyncram_lon1                                      ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                          ; decode_8la                                           ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                ; mux_5hb                                              ; work         ;
;       |DE1_SoC_QSYS_pll:pll|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_pll                                     ; DE1_SoC_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                    ; altera_pll                                           ; work         ;
;       |DE1_SoC_QSYS_sdram:sdram|                                                                                                        ; 279 (224)           ; 252 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS_sdram                                   ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|                                              ; 55 (55)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS_sdram_input_efifo_module                ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_timer:timer|                                                                                                        ; 132 (132)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS_timer                                   ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                            ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; DE1_SoC_QSYS ;
;    |datafeed:feeding|                                                                                                                   ; 68 (20)             ; 47 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|datafeed:feeding                                                                                                                                                                                                                                                                                                                                                                                                                                ; datafeed                                             ; work         ;
;       |clktick:divby50|                                                                                                                 ; 48 (48)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|datafeed:feeding|clktick:divby50                                                                                                                                                                                                                                                                                                                                                                                                                ; clktick                                              ; work         ;
;    |input_fifo:input_fifo_inst|                                                                                                         ; 33 (0)              ; 69 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; input_fifo                                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 33 (0)              ; 69 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo                                               ; work         ;
;          |dcfifo_vel1:auto_generated|                                                                                                   ; 33 (5)              ; 69 (21)                   ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated                                                                                                                                                                                                                                                                                                                                                                   ; dcfifo_vel1                                          ; work         ;
;             |a_graycounter_7ub:wrptr_g1p|                                                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_7ub                                    ; work         ;
;             |a_graycounter_bg6:rdptr_g1p|                                                                                               ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_bg6                                    ; work         ;
;             |alt_synch_pipe_f9l:rs_dgwp|                                                                                                ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_f9l                                   ; work         ;
;                |dffpipe_0v8:dffpipe12|                                                                                                  ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                                                                                                                                                                                                                  ; dffpipe_0v8                                          ; work         ;
;             |alt_synch_pipe_g9l:ws_dgrp|                                                                                                ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_g9l                                   ; work         ;
;                |dffpipe_1v8:dffpipe15|                                                                                                  ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15                                                                                                                                                                                                                                                                                                                  ; dffpipe_1v8                                          ; work         ;
;             |altsyncram_eia1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|altsyncram_eia1:fifo_ram                                                                                                                                                                                                                                                                                                                                          ; altsyncram_eia1                                      ; work         ;
;             |cmpr_vu5:rdempty_eq_comp|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|cmpr_vu5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                          ; cmpr_vu5                                             ; work         ;
;             |cmpr_vu5:wrfull_eq_comp|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|cmpr_vu5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                           ; cmpr_vu5                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110 (1)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109 (1)             ; 83 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab_ident                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 105 (0)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 105 (69)            ; 77 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; DE1_SoC_QSYS_onchip_memory2.hex ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|altsyncram_eia1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024    ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File   ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in                                                                                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_irq_mapper                  ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_pio                  ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent                                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                   ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router                                                                                                                                                       ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_005                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_006                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009                                                                                                                                               ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                         ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                    ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                             ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                      ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                 ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_nios2_gen2                  ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll                                                                                                                                                                                                                                ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                  ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_timer                ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer                                                                                                                                                                                                                            ; DE1_SoC_QSYS.qsys ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; FIFO                               ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_SDRAM_Nios_Test|input_fifo:input_fifo_inst                                                                                                                                                                                                                                          ; input_fifo.v      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 81                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fullfsm:fsm|current[1..31]                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,4,5,8,9,11,15..17,19,20,22,24..26,28,31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[4..31]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[16..31]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                           ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1..3,6,7,10,12..14,18,21,23,27,29]                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                         ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                          ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                          ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                               ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; fullfsm:fsm|current[0]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                       ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 905                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[30]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[29]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[28]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[27]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[26]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[25]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[23]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[22]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[21]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[20]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[19]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[18]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[17]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in|readdata[16]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fullfsm:fsm|current[4]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; fullfsm:fsm|current[0]                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                         ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1696  ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 91    ;
; Number of registers using Asynchronous Clear ; 1094  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 740   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                             ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                     ; 13      ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                    ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                    ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                    ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[6]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                     ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                 ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 2       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                         ; 7       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                              ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                              ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                 ; 6       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                               ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                          ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                   ; 2       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                   ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                   ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                   ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                   ; 3       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[13]                                                                                                                                                                                                                                                                  ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[11]                                                                                                                                                                                                                                                                  ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                                  ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p|counter5a0                                                                                                                                                                                                            ; 6       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a0                                                                                                                                                                                                            ; 6       ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p|parity6                                                                                                                                                                                                               ; 3       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p|parity9                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 90                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                ; Megafunction                                                                                                               ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|mux_5hb:mux2|l2_w6_n0_mux_dataout                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Selector36                                                                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Selector25                                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_SDRAM_Nios_Test|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|altsyncram_eia1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; DE1_SoC_QSYS_onchip_memory2.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32000                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; DE1_SoC_QSYS_onchip_memory2.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 32000                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lon1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; normal                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                    ;
; phase_shift1                         ; -3758 ps               ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_003|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_005|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_006|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_008|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_009|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                               ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                               ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_fifo:input_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_vel1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datafeed:feeding|clktick:divby50 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; input_fifo:input_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 16                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "datafeed:feeding|clktick:divby50" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; rst       ; Input ; Info     ; Stuck at GND                  ;
; en        ; Input ; Info     ; Stuck at VCC                  ;
; N[23..19] ; Input ; Info     ; Stuck at VCC                  ;
; N[15..12] ; Input ; Info     ; Stuck at VCC                  ;
; N[6..0]   ; Input ; Info     ; Stuck at VCC                  ;
; N[29..26] ; Input ; Info     ; Stuck at GND                  ;
; N[11..7]  ; Input ; Info     ; Stuck at GND                  ;
; N[25]     ; Input ; Info     ; Stuck at VCC                  ;
; N[24]     ; Input ; Info     ; Stuck at GND                  ;
; N[18]     ; Input ; Info     ; Stuck at GND                  ;
; N[17]     ; Input ; Info     ; Stuck at VCC                  ;
; N[16]     ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_fifo:input_fifo_inst"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rdfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_in_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_in_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:U0"                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; pll_locked_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1613                        ;
;     CLR               ; 595                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SLD           ; 53                          ;
;     ENA               ; 272                         ;
;     ENA CLR           ; 400                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 21                          ;
;     plain             ; 247                         ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 2057                        ;
;     arith             ; 212                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 166                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 45                          ;
;         7 data inputs ; 45                          ;
;     normal            ; 1800                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 410                         ;
;         4 data inputs ; 325                         ;
;         5 data inputs ; 346                         ;
;         6 data inputs ; 417                         ;
; boundary_port         ; 280                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 19 16:48:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_SDRAM_Nios_Test -c DE1_SoC_SDRAM_Nios_Test
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_irq_mapper File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_007 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_004 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_timer File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sysid_qsys File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_sdram File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_sdram_test_component File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_pll File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_onchip_memory2 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: DE1_SoC_QSYS_nios2_gen2_0_cpu File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_key File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE1_SoC_QSYS_jtag_uart File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_data_in.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_data_in File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_data_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file input_fifo.v
    Info (12023): Found entity 1: input_fifo File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/input_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datafeed.sv
    Info (12023): Found entity 1: datafeed File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/datafeed.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file library/clktick.sv
    Info (12023): Found entity 1: clktick File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/library/clktick.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fullfsm.sv
    Info (12023): Found entity 1: fullfsm File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/fullfsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_sdram_nios_test.v
    Info (12023): Found entity 1: DE1_SoC_SDRAM_Nios_Test File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 36
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(318): conditional expression evaluates to a constant File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(328): conditional expression evaluates to a constant File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(338): conditional expression evaluates to a constant File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(682): conditional expression evaluates to a constant File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 682
Info (12127): Elaborating entity "DE1_SoC_SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "HEX0" at DE1_SoC_SDRAM_Nios_Test.v(90) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
Warning (10034): Output port "HEX1" at DE1_SoC_SDRAM_Nios_Test.v(93) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
Warning (10034): Output port "HEX2" at DE1_SoC_SDRAM_Nios_Test.v(96) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
Warning (10034): Output port "HEX3" at DE1_SoC_SDRAM_Nios_Test.v(99) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
Warning (10034): Output port "HEX4" at DE1_SoC_SDRAM_Nios_Test.v(102) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
Warning (10034): Output port "HEX5" at DE1_SoC_SDRAM_Nios_Test.v(105) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
Warning (10034): Output port "LEDR" at DE1_SoC_SDRAM_Nios_Test.v(171) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
Warning (10034): Output port "VGA_B" at DE1_SoC_SDRAM_Nios_Test.v(190) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
Warning (10034): Output port "VGA_G" at DE1_SoC_SDRAM_Nios_Test.v(193) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
Warning (10034): Output port "VGA_R" at DE1_SoC_SDRAM_Nios_Test.v(195) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
Warning (10034): Output port "ADC_CONVST" at DE1_SoC_SDRAM_Nios_Test.v(39) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 39
Warning (10034): Output port "ADC_DIN" at DE1_SoC_SDRAM_Nios_Test.v(40) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 40
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_SDRAM_Nios_Test.v(42) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 42
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_SDRAM_Nios_Test.v(48) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 48
Warning (10034): Output port "AUD_XCK" at DE1_SoC_SDRAM_Nios_Test.v(50) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 50
Warning (10034): Output port "FAN_CTRL" at DE1_SoC_SDRAM_Nios_Test.v(78) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 78
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_SDRAM_Nios_Test.v(81) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 81
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_SDRAM_Nios_Test.v(165) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 165
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_SDRAM_Nios_Test.v(186) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 186
Warning (10034): Output port "VGA_BLANK_N" at DE1_SoC_SDRAM_Nios_Test.v(191) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 191
Warning (10034): Output port "VGA_CLK" at DE1_SoC_SDRAM_Nios_Test.v(192) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 192
Warning (10034): Output port "VGA_HS" at DE1_SoC_SDRAM_Nios_Test.v(194) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 194
Warning (10034): Output port "VGA_SYNC_N" at DE1_SoC_SDRAM_Nios_Test.v(196) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 196
Warning (10034): Output port "VGA_VS" at DE1_SoC_SDRAM_Nios_Test.v(198) has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 198
Info (12128): Elaborating entity "DE1_SoC_QSYS" for hierarchy "DE1_SoC_QSYS:U0" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 229
Info (12128): Elaborating entity "DE1_SoC_QSYS_data_in" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_data_in:data_in" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 106
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 119
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart_scfifo_w" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "DE1_SoC_QSYS_jtag_uart_scfifo_r" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE1_SoC_QSYS_key" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 131
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 160
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_register_bank_b" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_break" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci_im" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_nios2_gen2_0:nios2_gen2_0|DE1_SoC_QSYS_nios2_gen2_0_cpu:cpu|DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_nios2_oci|DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE1_SoC_QSYS_onchip_memory2" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE1_SoC_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lon1.tdf
    Info (12023): Found entity 1: altsyncram_lon1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_lon1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lon1" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|decode_8la:decode3" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_lon1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_lon1:auto_generated|mux_5hb:mux2" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_lon1.tdf Line: 45
Info (12128): Elaborating entity "DE1_SoC_QSYS_pll" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 182
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v Line: 88
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3758 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE1_SoC_QSYS_sdram" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 205
Info (12128): Elaborating entity "DE1_SoC_QSYS_sdram_input_efifo_module" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v Line: 298
Info (12128): Elaborating entity "DE1_SoC_QSYS_sysid_qsys" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sysid_qsys:sysid_qsys" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 212
Info (12128): Elaborating entity "DE1_SoC_QSYS_timer" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 223
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 289
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1007
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1071
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1135
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1199
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1509
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2134
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2175
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2216
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2482
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_001" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2498
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_002" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2514
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_004" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2546
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_004:router_004|DE1_SoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_007" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2594
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2676
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2735
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2758
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2775
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2815
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 2923
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3113
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3136
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3202
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3268
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3297
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 3442
Info (12128): Elaborating entity "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "DE1_SoC_QSYS_irq_mapper" for hierarchy "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_irq_mapper:irq_mapper" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 299
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 362
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 425
Info (12128): Elaborating entity "input_fifo" for hierarchy "input_fifo:input_fifo_inst" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 240
Info (12128): Elaborating entity "dcfifo" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/input_fifo.v Line: 80
Info (12130): Elaborated megafunction instantiation "input_fifo:input_fifo_inst|dcfifo:dcfifo_component" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/input_fifo.v Line: 80
Info (12133): Instantiated megafunction "input_fifo:input_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/input_fifo.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_vel1.tdf
    Info (12023): Found entity 1: dcfifo_vel1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_vel1" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bg6.tdf
    Info (12023): Found entity 1: a_graycounter_bg6 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_graycounter_bg6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bg6" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_bg6:rdptr_g1p" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7ub.tdf
    Info (12023): Found entity 1: a_graycounter_7ub File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/a_graycounter_7ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7ub" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|a_graycounter_7ub:wrptr_g1p" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eia1.tdf
    Info (12023): Found entity 1: altsyncram_eia1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_eia1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eia1" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|altsyncram_eia1:fifo_ram" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f9l File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_f9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_f9l" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_f9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe15" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf
    Info (12023): Found entity 1: cmpr_vu5 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/cmpr_vu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vu5" for hierarchy "input_fifo:input_fifo_inst|dcfifo:dcfifo_component|dcfifo_vel1:auto_generated|cmpr_vu5:rdempty_eq_comp" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/dcfifo_vel1.tdf Line: 60
Info (12128): Elaborating entity "datafeed" for hierarchy "datafeed:feeding" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 249
Info (12128): Elaborating entity "clktick" for hierarchy "datafeed:feeding|clktick:divby50" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/datafeed.sv Line: 22
Info (12128): Elaborating entity "fullfsm" for hierarchy "fullfsm:fsm" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 256
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.08.19.16:48:41 Progress: Loading sldd9da5677/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd9da5677/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/ip/sldd9da5677/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 46
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 47
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 49
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 82
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 86
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 174
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 175
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 176
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 177
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 39
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 40
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 42
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 48
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 50
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 68
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 78
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 81
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 90
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 93
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 96
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 99
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 102
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 105
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 165
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 171
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 186
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 190
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 191
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 192
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 193
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 194
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 195
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 196
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 198
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 367 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 41
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 45
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 53
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 56
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 59
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 164
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 180
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 184
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 185
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.v Line: 187
Info (21057): Implemented 3276 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 114 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 2756 logic cells
    Info (21064): Implemented 272 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings
    Info: Peak virtual memory: 5088 megabytes
    Info: Processing ended: Tue Aug 19 16:48:51 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/repos/fpga_pedal/DE1_SoC_SDRAM_Nios_Test/DE1_SoC_SDRAM_Nios_Test.map.smsg.


