\hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare}{}\doxysection{v8\+::internal\+::maglev\+::Branch\+If\+Uint32\+Compare Class Reference}
\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare}\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}


{\ttfamily \#include $<$maglev-\/ir.\+h$>$}



Inheritance diagram for v8\+::internal\+::maglev\+::Branch\+If\+Uint32\+Compare\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::maglev\+::Branch\+If\+Uint32\+Compare\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}} \& \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5a4b7e4e6be7ad0bb57b3dbfc055ac58}{left\+\_\+input}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}} \& \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a57f0350a87a2d0ec73986c4fe82a4452}{right\+\_\+input}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ad74c408c74f11d8687f0827fd0f15676}{Branch\+If\+Uint32\+Compare}} (uint64\+\_\+t bitfield, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a}{operation}}, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlockRef}{Basic\+Block\+Ref}} $\ast$if\+\_\+true\+\_\+refs, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlockRef}{Basic\+Block\+Ref}} $\ast$if\+\_\+false\+\_\+refs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_aa8ce1cf9efcd854052282337ffa4bf6d}{Set\+Value\+Location\+Constraints}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a929c2d962e63f05dd2c68525c81e22a2}{Generate\+Code}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a2bd5bfa234f7693f0594e59a13fd92a9}{Print\+Params}} (std\+::ostream \&, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$) const
\item 
\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a}{operation}} () const
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ae572fc743b6ea587030cbf6f3e12c9f6}{k\+Left\+Index}} = 0
\item 
static constexpr \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5b2c88cae1a88269e18d7c5000399be5}{k\+Right\+Index}} = 1
\item 
static constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a64baa5d6fe0cb66473b5f69bffd9a70f}{k\+Input\+Types}}
\end{DoxyCompactItemize}
\doxysubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a513edb9bde15cffbf9564c82c6ecd491}{Base}} = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchControlNodeT}{Branch\+Control\+NodeT}}$<$ 2, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare}{Branch\+If\+Uint32\+Compare}} $>$
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}{operation\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 11742 of file maglev-\/ir.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a513edb9bde15cffbf9564c82c6ecd491}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a513edb9bde15cffbf9564c82c6ecd491}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!Base@{Base}}
\index{Base@{Base}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{Base}{Base}}
{\footnotesize\ttfamily using \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a513edb9bde15cffbf9564c82c6ecd491}{v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::\+Base}} =  \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchControlNodeT}{Branch\+Control\+NodeT}}$<$2, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare}{Branch\+If\+Uint32\+Compare}}$>$\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 11744 of file maglev-\/ir.\+h.



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ad74c408c74f11d8687f0827fd0f15676}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ad74c408c74f11d8687f0827fd0f15676}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!BranchIfUint32Compare@{BranchIfUint32Compare}}
\index{BranchIfUint32Compare@{BranchIfUint32Compare}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{BranchIfUint32Compare()}{BranchIfUint32Compare()}}
{\footnotesize\ttfamily v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::\+Branch\+If\+Uint32\+Compare (\begin{DoxyParamCaption}\item[{uint64\+\_\+t}]{bitfield,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}}}]{operation,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlockRef}{Basic\+Block\+Ref}} $\ast$}]{if\+\_\+true\+\_\+refs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlockRef}{Basic\+Block\+Ref}} $\ast$}]{if\+\_\+false\+\_\+refs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 11752 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{11755       : \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a513edb9bde15cffbf9564c82c6ecd491}{Base}}(bitfield, if\_true\_refs, if\_false\_refs), \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}{operation\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a}{operation}}) \{\}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a929c2d962e63f05dd2c68525c81e22a2}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a929c2d962e63f05dd2c68525c81e22a2}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!GenerateCode@{GenerateCode}}
\index{GenerateCode@{GenerateCode}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{GenerateCode()}{GenerateCode()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::\+Generate\+Code (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5a4b7e4e6be7ad0bb57b3dbfc055ac58}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5a4b7e4e6be7ad0bb57b3dbfc055ac58}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!left\_input@{left\_input}}
\index{left\_input@{left\_input}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{left\_input()}{left\_input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}}\& v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::left\+\_\+input (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 11749 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{11749 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase_aaca061a8d317e9eee5380c21fa78fed8}{NodeBase::input}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ae572fc743b6ea587030cbf6f3e12c9f6}{kLeftIndex}}); \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Graph\+Building\+Node\+Processor\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5a4b7e4e6be7ad0bb57b3dbfc055ac58_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!operation@{operation}}
\index{operation@{operation}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{operation()}{operation()}}
{\footnotesize\ttfamily \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}} v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::operation (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 11764 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{11764 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}{operation\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Graph\+Building\+Node\+Processor\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a0394179b26d5d268eefd1b3bc441ea7a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a2bd5bfa234f7693f0594e59a13fd92a9}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a2bd5bfa234f7693f0594e59a13fd92a9}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!PrintParams@{PrintParams}}
\index{PrintParams@{PrintParams}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{PrintParams()}{PrintParams()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::\+Print\+Params (\begin{DoxyParamCaption}\item[{std\+::ostream \&}]{os,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevGraphLabeller}{Maglev\+Graph\+Labeller}} $\ast$}]{graph\+\_\+labeller }\end{DoxyParamCaption}) const}



Definition at line 8463 of file maglev-\/ir.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{8464                                                                \{}
\DoxyCodeLine{8465   os << \textcolor{stringliteral}{"{}("{}} << \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}{operation\_}} << \textcolor{stringliteral}{"{})"{}};}
\DoxyCodeLine{8466 \}}

\end{DoxyCode}


References operation\+\_\+.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a57f0350a87a2d0ec73986c4fe82a4452}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a57f0350a87a2d0ec73986c4fe82a4452}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!right\_input@{right\_input}}
\index{right\_input@{right\_input}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{right\_input()}{right\_input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Input}{Input}}\& v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::right\+\_\+input (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 11750 of file maglev-\/ir.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{11750 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase_aaca061a8d317e9eee5380c21fa78fed8}{NodeBase::input}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5b2c88cae1a88269e18d7c5000399be5}{kRightIndex}}); \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Graph\+Building\+Node\+Processor\+::\+Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a57f0350a87a2d0ec73986c4fe82a4452_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_aa8ce1cf9efcd854052282337ffa4bf6d}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_aa8ce1cf9efcd854052282337ffa4bf6d}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!SetValueLocationConstraints@{SetValueLocationConstraints}}
\index{SetValueLocationConstraints@{SetValueLocationConstraints}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{SetValueLocationConstraints()}{SetValueLocationConstraints()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::\+Set\+Value\+Location\+Constraints (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a64baa5d6fe0cb66473b5f69bffd9a70f}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a64baa5d6fe0cb66473b5f69bffd9a70f}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!kInputTypes@{kInputTypes}}
\index{kInputTypes@{kInputTypes}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{kInputTypes}{kInputTypes}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1FixedInputNodeTMixin_aeb2964b99727c000f9ffef31bcfe545f}{Base\+::\+Input\+Types}} v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::k\+Input\+Types\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{}
\DoxyCodeLine{      \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9af5fca11a36e986e3623193c5cccc4f39}{ValueRepresentation::kUint32}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a3314ac8c3e0bd8b4886122d4288832b9af5fca11a36e986e3623193c5cccc4f39}{ValueRepresentation::kUint32}}\}}

\end{DoxyCode}


Definition at line 11757 of file maglev-\/ir.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ae572fc743b6ea587030cbf6f3e12c9f6}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_ae572fc743b6ea587030cbf6f3e12c9f6}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!kLeftIndex@{kLeftIndex}}
\index{kLeftIndex@{kLeftIndex}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{kLeftIndex}{kLeftIndex}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::k\+Left\+Index = 0\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



Definition at line 11747 of file maglev-\/ir.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5b2c88cae1a88269e18d7c5000399be5}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a5b2c88cae1a88269e18d7c5000399be5}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!kRightIndex@{kRightIndex}}
\index{kRightIndex@{kRightIndex}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{kRightIndex}{kRightIndex}}
{\footnotesize\ttfamily constexpr \mbox{\hyperlink{classint}{int}} v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::k\+Right\+Index = 1\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [constexpr]}}



Definition at line 11748 of file maglev-\/ir.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}\label{classv8_1_1internal_1_1maglev_1_1BranchIfUint32Compare_a9dc83d3d3fdc8ddb532b976552b23d78}} 
\index{v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}!operation\_@{operation\_}}
\index{operation\_@{operation\_}!v8::internal::maglev::BranchIfUint32Compare@{v8::internal::maglev::BranchIfUint32Compare}}
\doxysubsubsection{\texorpdfstring{operation\_}{operation\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Operation}{Operation}} v8\+::internal\+::maglev\+::\+Branch\+If\+Uint32\+Compare\+::operation\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 11767 of file maglev-\/ir.\+h.



Referenced by Print\+Params().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/maglev/\mbox{\hyperlink{maglev-ir_8h}{maglev-\/ir.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/maglev/\mbox{\hyperlink{maglev-ir_8cc}{maglev-\/ir.\+cc}}\end{DoxyCompactItemize}
