--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 13 17:39:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     root
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets extclk_c]
            1072 items scored, 1072 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \UART_Receiver0/clkdiv_i3  (from extclk_c +)
   Destination:    FD1P3AX    SP             \UART_Receiver0/data_buffer_i0_i4  (to extclk_c +)

   Delay:                   9.775ns  (33.0% logic, 67.0% route), 8 logic levels.

 Constraint Details:

      9.775ns data_path \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i4 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 5.011ns

 Path Details: \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \UART_Receiver0/clkdiv_i3 (from extclk_c)
Route         2   e 0.838                                  \UART_Receiver0/clkdiv[3]
LUT4        ---     0.408              B to Z              \UART_Receiver0/i24_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n56
LUT4        ---     0.408              B to Z              \UART_Receiver0/i28_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n60
LUT4        ---     0.408              B to Z              \UART_Receiver0/i30_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n62
LUT4        ---     0.408              B to Z              \UART_Receiver0/i31_4_lut_rep_32
Route        12   e 1.156                                  \UART_Receiver0/n1505
LUT4        ---     0.408              C to Z              \UART_Receiver0/i2_3_lut_rep_29
Route         5   e 0.981                                  \UART_Receiver0/n1502
LUT4        ---     0.408              A to Z              \UART_Receiver0/i1_4_lut_rep_28
Route         4   e 0.937                                  \UART_Receiver0/n1501
LUT4        ---     0.408              B to Z              \UART_Receiver0/i1_4_lut_adj_7
Route         1   e 0.660                                  \UART_Receiver0/extclk_c_enable_6
                  --------
                    9.775  (33.0% logic, 67.0% route), 8 logic levels.


Error:  The following path violates requirements by 5.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \UART_Receiver0/clkdiv_i3  (from extclk_c +)
   Destination:    FD1P3AX    SP             \UART_Receiver0/data_buffer_i0_i3  (to extclk_c +)

   Delay:                   9.775ns  (33.0% logic, 67.0% route), 8 logic levels.

 Constraint Details:

      9.775ns data_path \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i3 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 5.011ns

 Path Details: \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \UART_Receiver0/clkdiv_i3 (from extclk_c)
Route         2   e 0.838                                  \UART_Receiver0/clkdiv[3]
LUT4        ---     0.408              B to Z              \UART_Receiver0/i24_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n56
LUT4        ---     0.408              B to Z              \UART_Receiver0/i28_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n60
LUT4        ---     0.408              B to Z              \UART_Receiver0/i30_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n62
LUT4        ---     0.408              B to Z              \UART_Receiver0/i31_4_lut_rep_32
Route        12   e 1.156                                  \UART_Receiver0/n1505
LUT4        ---     0.408              C to Z              \UART_Receiver0/i2_3_lut_rep_29
Route         5   e 0.981                                  \UART_Receiver0/n1502
LUT4        ---     0.408              A to Z              \UART_Receiver0/i1_4_lut_rep_28
Route         4   e 0.937                                  \UART_Receiver0/n1501
LUT4        ---     0.408              B to Z              \UART_Receiver0/i1_4_lut_adj_8
Route         1   e 0.660                                  \UART_Receiver0/extclk_c_enable_7
                  --------
                    9.775  (33.0% logic, 67.0% route), 8 logic levels.


Error:  The following path violates requirements by 5.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \UART_Receiver0/clkdiv_i3  (from extclk_c +)
   Destination:    FD1P3AX    SP             \UART_Receiver0/data_buffer_i0_i2  (to extclk_c +)

   Delay:                   9.775ns  (33.0% logic, 67.0% route), 8 logic levels.

 Constraint Details:

      9.775ns data_path \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i2 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 5.011ns

 Path Details: \UART_Receiver0/clkdiv_i3 to \UART_Receiver0/data_buffer_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \UART_Receiver0/clkdiv_i3 (from extclk_c)
Route         2   e 0.838                                  \UART_Receiver0/clkdiv[3]
LUT4        ---     0.408              B to Z              \UART_Receiver0/i24_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n56
LUT4        ---     0.408              B to Z              \UART_Receiver0/i28_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n60
LUT4        ---     0.408              B to Z              \UART_Receiver0/i30_4_lut
Route         1   e 0.660                                  \UART_Receiver0/n62
LUT4        ---     0.408              B to Z              \UART_Receiver0/i31_4_lut_rep_32
Route        12   e 1.156                                  \UART_Receiver0/n1505
LUT4        ---     0.408              C to Z              \UART_Receiver0/i2_3_lut_rep_29
Route         5   e 0.981                                  \UART_Receiver0/n1502
LUT4        ---     0.408              A to Z              \UART_Receiver0/i1_4_lut_rep_28
Route         4   e 0.937                                  \UART_Receiver0/n1501
LUT4        ---     0.408              B to Z              \UART_Receiver0/i1_4_lut_adj_10
Route         1   e 0.660                                  \UART_Receiver0/extclk_c_enable_8
                  --------
                    9.775  (33.0% logic, 67.0% route), 8 logic levels.

Warning: 10.011 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets extclk_c]                |     5.000 ns|    10.011 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\UART_Receiver0/n1505                   |      12|     710|     66.23%
                                        |        |        |
\UART_Receiver0/n62                     |       1|     488|     45.52%
                                        |        |        |
\UART_Receiver0/n1502                   |       5|     466|     43.47%
                                        |        |        |
\UART_Receiver0/n60                     |       1|     352|     32.84%
                                        |        |        |
\UART_Sender0/n593                      |       8|     340|     31.72%
                                        |        |        |
\UART_Sender0/n1503                     |      28|     280|     26.12%
                                        |        |        |
\UART_Receiver0/extclk_c_enable_34      |       8|     256|     23.88%
                                        |        |        |
\UART_Sender0/n61                       |       1|     256|     23.88%
                                        |        |        |
\UART_Sender0/n58                       |       1|     228|     21.27%
                                        |        |        |
\UART_Receiver0/n56                     |       1|     212|     19.78%
                                        |        |        |
\UART_Receiver0/n1500                   |      26|     156|     14.55%
                                        |        |        |
\UART_Sender0/n52                       |       2|     152|     14.18%
                                        |        |        |
\UART_Receiver0/n1501                   |       4|     144|     13.43%
                                        |        |        |
\UART_Receiver0/n58                     |       1|     126|     11.75%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1072  Score: 3036102

Constraints cover  4664 paths, 315 nets, and 771 connections (96.1% coverage)


Peak memory: 213049344 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
