name: TSC
description: TSC address block description
groupName: TSC
registers:
  - name: TSC_CR
    displayName: TSC_CR
    description: TSC control register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSCE
        description: "Touch sensing controller enable\nThis bit is set and cleared by software to enable/disable the touch sensing controller.\nNote: When the touch sensing controller is disabled, TSC registers settings have no effect."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Touch sensing controller disabled
            value: 0
          - name: B_0x1
            description: Touch sensing controller enabled
            value: 1
      - name: START
        description: "Start a new acquisition\nThis bit is set by software to start a new acquisition. It is cleared by hardware as soon as the acquisition is complete or by software to cancel the ongoing acquisition."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition not started
            value: 0
          - name: B_0x1
            description: Start a new acquisition
            value: 1
      - name: AM
        description: "Acquisition mode\nThis bit is set and cleared by software to select the acquisition mode.\nNote: This bit must not be modified when an acquisition is ongoing."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Normal acquisition mode (acquisition starts as soon as START bit is set)
            value: 0
          - name: B_0x1
            description: Synchronized acquisition mode (acquisition starts if START bit is set and when the selected signal is detected on the SYNC input pin)
            value: 1
      - name: SYNCPOL
        description: "Synchronization pin polarity\nThis bit is set and cleared by software to select the polarity of the synchronization input pin."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Falling edge only
            value: 0
          - name: B_0x1
            description: Rising edge and high level
            value: 1
      - name: IODEF
        description: "I/O Default mode\nThis bit is set and cleared by software. It defines the configuration of all the TSC I/Os when there is no ongoing acquisition. When there is an ongoing acquisition, it defines the configuration of all unused I/Os (not defined as sampling capacitor I/O or as channel I/O).\nNote: This bit must not be modified when an acquisition is ongoing."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I/Os are forced to output push-pull low
            value: 0
          - name: B_0x1
            description: I/Os are in input floating
            value: 1
      - name: MCV
        description: "Max count value\nThese bits are set and cleared by software. They define the maximum number of charge transfer pulses that can be generated before a max count error is generated.\nNote: These bits must not be modified when an acquisition is ongoing."
        bitOffset: 5
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '255'
            value: 0
          - name: B_0x1
            description: '511'
            value: 1
          - name: B_0x2
            description: '1023'
            value: 2
          - name: B_0x3
            description: '2047'
            value: 3
          - name: B_0x4
            description: '4095'
            value: 4
          - name: B_0x5
            description: '8191'
            value: 5
          - name: B_0x6
            description: '16383'
            value: 6
      - name: PGPSC
        description: "Pulse generator prescaler\nThese bits are set and cleared by software.They select the AHB clock divider used to generate the pulse generator clock (PGCLK).\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: Some configurations are forbidden. Refer to the Section119.4.4: Charge transfer acquisition sequence for details."
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: f<sub>HCLK</sub>
            value: 0
          - name: B_0x1
            description: f<sub>HCLK</sub> /2
            value: 1
          - name: B_0x2
            description: f<sub>HCLK</sub> /4
            value: 2
          - name: B_0x3
            description: f<sub>HCLK</sub> /8
            value: 3
          - name: B_0x4
            description: f<sub>HCLK</sub> /16
            value: 4
          - name: B_0x5
            description: f<sub>HCLK</sub> /32
            value: 5
          - name: B_0x6
            description: f<sub>HCLK</sub> /64
            value: 6
          - name: B_0x7
            description: f<sub>HCLK</sub> /128
            value: 7
      - name: SSPSC
        description: "Spread spectrum prescaler\nThis bit is set and cleared by software. It selects the AHB clock divider used to generate the spread spectrum clock (SSCLK).\nNote: This bit must not be modified when an acquisition is ongoing."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: f<sub>HCLK</sub>
            value: 0
          - name: B_0x1
            description: f<sub>HCLK</sub> /2
            value: 1
      - name: SSE
        description: "Spread spectrum enable\nThis bit is set and cleared by software to enable/disable the spread spectrum feature.\nNote: This bit must not be modified when an acquisition is ongoing."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Spread spectrum disabled
            value: 0
          - name: B_0x1
            description: Spread spectrum enabled
            value: 1
      - name: SSD
        description: "Spread spectrum deviation\nThese bits are set and cleared by software. They define the spread spectrum deviation which consists in adding a variable number of periods of the SSCLK clock to the charge transfer pulse high state.\n...\nNote: These bits must not be modified when an acquisition is ongoing."
        bitOffset: 17
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1x t<sub>SSCLK</sub>
            value: 0
          - name: B_0x1
            description: 2x t<sub>SSCLK</sub>
            value: 1
          - name: B_0x7F
            description: 128x t<sub>SSCLK</sub>
            value: 127
      - name: CTPL
        description: "Charge transfer pulse low\nThese bits are set and cleared by software. They define the duration of the low state of the charge transfer pulse (transfer of charge from C<sub>X</sub> to C<sub>S</sub>).\n...\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: Some configurations are forbidden. Refer to the Section119.4.4: Charge transfer acquisition sequence for details."
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1x t<sub>PGCLK</sub>
            value: 0
          - name: B_0x1
            description: 2x t<sub>PGCLK</sub>
            value: 1
          - name: B_0xF
            description: 16x t<sub>PGCLK</sub>
            value: 15
      - name: CTPH
        description: "Charge transfer pulse high\nThese bits are set and cleared by software. They define the duration of the high state of the charge transfer pulse (charge of C<sub>X</sub>).\n...\nNote: These bits must not be modified when an acquisition is ongoing."
        bitOffset: 28
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1x t<sub>PGCLK</sub>
            value: 0
          - name: B_0x1
            description: 2x t<sub>PGCLK</sub>
            value: 1
          - name: B_0xF
            description: 16x t<sub>PGCLK</sub>
            value: 15
  - name: TSC_IER
    displayName: TSC_IER
    description: TSC interrupt enable register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOAIE
        description: "End of acquisition interrupt enable\nThis bit is set and cleared by software to enable/disable the end of acquisition interrupt."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: End of acquisition interrupt disabled
            value: 0
          - name: B_0x1
            description: End of acquisition interrupt enabled
            value: 1
      - name: MCEIE
        description: "Max count error interrupt enable\nThis bit is set and cleared by software to enable/disable the max count error interrupt."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Max count error interrupt disabled
            value: 0
          - name: B_0x1
            description: Max count error interrupt enabled
            value: 1
  - name: TSC_ICR
    displayName: TSC_ICR
    description: TSC interrupt clear register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOAIC
        description: "End of acquisition interrupt clear\nThis bit is set by software to clear the end of acquisition flag and it is cleared by hardware when the flag is reset. Writing a 0 has no effect."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clears the corresponding EOAF of the TSC_ISR register
            value: 1
      - name: MCEIC
        description: "Max count error interrupt clear\nThis bit is set by software to clear the max count error flag and it is cleared by hardware when the flag is reset. Writing a 0 has no effect."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clears the corresponding MCEF of the TSC_ISR register
            value: 1
  - name: TSC_ISR
    displayName: TSC_ISR
    description: TSC interrupt status register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOAF
        description: "End of acquisition flag\nThis bit is set by hardware when the acquisition of all enabled group is complete (all GxS bits of all enabled analog I/O groups are set or when a max count error is detected). It is cleared by software writing 1 to the bit EOAIC of the TSC_ICR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition is complete
            value: 1
      - name: MCEF
        description: "Max count error flag\nThis bit is set by hardware as soon as an analog I/O group counter reaches the max count value specified. It is cleared by software writing 1 to the bit MCEIC of the TSC_ICR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No max count error (MCE) detected
            value: 0
          - name: B_0x1
            description: Max count error (MCE) detected
            value: 1
  - name: TSC_IOHCR
    displayName: TSC_IOHCR
    description: TSC I/O hysteresis control register
    addressOffset: 16
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: G1_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G1_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G1_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G1_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G2_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G2_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G2_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G2_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G3_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G3_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G3_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G3_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G4_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G4_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G4_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G4_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G5_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G5_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G5_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G5_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G6_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G6_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G6_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G6_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G7_IO1
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G7_IO2
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G7_IO3
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
      - name: G7_IO4
        description: "Gx_IOy Schmitt trigger hysteresis mode\nThese bits are set and cleared by software to enable/disable the Gx_IOy Schmitt trigger hysteresis.\nNote: These bits control the I/O Schmitt trigger hysteresis whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy Schmitt trigger hysteresis disabled
            value: 0
          - name: B_0x1
            description: Gx_IOy Schmitt trigger hysteresis enabled
            value: 1
  - name: TSC_IOASCR
    displayName: TSC_IOASCR
    description: TSC I/O analog switch control register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: G1_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G1_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G1_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G1_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G2_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G2_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G2_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G2_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G3_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G3_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G3_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G3_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G4_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G4_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G4_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G4_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G5_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G5_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G5_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G5_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G6_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G6_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G6_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G6_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G7_IO1
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G7_IO2
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G7_IO3
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
      - name: G7_IO4
        description: "Gx_IOy analog switch enable\nThese bits are set and cleared by software to enable/disable the Gx_IOy analog switch.\nNote: These bits control the I/O analog switch whatever the I/O control mode is (even if controlled by standard GPIO registers)."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy analog switch disabled (opened)
            value: 0
          - name: B_0x1
            description: Gx_IOy analog switch enabled (closed)
            value: 1
  - name: TSC_IOSCR
    displayName: TSC_IOSCR
    description: TSC I/O sampling control register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: G1_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G1_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G1_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G1_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G2_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G2_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G2_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G2_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G3_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G3_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G3_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G3_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G4_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G4_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G4_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G4_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G5_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G5_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G5_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G5_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G6_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G6_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G6_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G6_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G7_IO1
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G7_IO2
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G7_IO3
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
      - name: G7_IO4
        description: "Gx_IOy sampling mode\nThese bits are set and cleared by software to configure the Gx_IOy as a sampling capacitor I/O. Only one I/O per analog I/O group must be defined as sampling capacitor.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOSCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as sampling capacitor
            value: 1
  - name: TSC_IOCCR
    displayName: TSC_IOCCR
    description: TSC I/O channel control register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: G1_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G1_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G1_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G1_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G2_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G2_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G2_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G2_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G3_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G3_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G3_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G3_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G4_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G4_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G4_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G4_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G5_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G5_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G5_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G5_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G6_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G6_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G6_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G6_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G7_IO1
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G7_IO2
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G7_IO3
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
      - name: G7_IO4
        description: "Gx_IOy channel mode\nThese bits are set and cleared by software to configure the Gx_IOy as a channel I/O.\nNote: These bits must not be modified when an acquisition is ongoing.\nNote: During the acquisition phase and even if the TSC peripheral alternate function is not enabled, as soon as the TSC_IOCCR bit is set, the corresponding GPIO analog switch is automatically controlled by the touch sensing controller."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Gx_IOy unused
            value: 0
          - name: B_0x1
            description: Gx_IOy used as channel
            value: 1
  - name: TSC_IOGCSR
    displayName: TSC_IOGCSR
    description: TSC I/O group control status register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: G1E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G2E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G3E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G4E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G5E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G6E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G7E
        description: "Analog I/O group x enable\nThese bits are set and cleared by software to enable/disable the acquisition (counter is counting) on the corresponding analog I/O group x."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x disabled
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x enabled
            value: 1
      - name: G1S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G2S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G3S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G4S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G5S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G6S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
      - name: G7S
        description: "Analog I/O group x status\nThese bits are set by hardware when the acquisition on the corresponding enabled analog I/O group x is complete. They are cleared by hardware when a new acquisition is started.\nNote: When a max count error is detected the remaining GxS bits of the enabled analog I/O groups are not set."
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Acquisition on analog I/O group x is ongoing or not started
            value: 0
          - name: B_0x1
            description: Acquisition on analog I/O group x is complete
            value: 1
  - name: TSC_IOG1CR
    displayName: TSC_IOG1CR
    description: TSC I/O group 1 counter register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG2CR
    displayName: TSC_IOG2CR
    description: TSC I/O group 2 counter register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG3CR
    displayName: TSC_IOG3CR
    description: TSC I/O group 3 counter register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG4CR
    displayName: TSC_IOG4CR
    description: TSC I/O group 4 counter register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG5CR
    displayName: TSC_IOG5CR
    description: TSC I/O group 5 counter register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG6CR
    displayName: TSC_IOG6CR
    description: TSC I/O group 6 counter register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
  - name: TSC_IOG7CR
    displayName: TSC_IOG7CR
    description: TSC I/O group 7 counter register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nThese bits represent the number of charge transfer cycles generated on the analog I/O group x to complete its acquisition (voltage across C<sub>S</sub> has reached the threshold)."
        bitOffset: 0
        bitWidth: 14
        access: read-only
interrupts:
  - name: INTR
    description: TSC global interrupt
addressBlocks:
  - offset: 0
    size: 80
    usage: registers
