
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M100_W6/run.tcl
# read_verilog -sv runs/M100_W6/sum_signed.sv
# read_xdc runs/M100_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2565005
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.262 ; gain = 239.832 ; free physical = 138255 ; free virtual = 209480
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.312; parent = 3040.234; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.199 ; gain = 316.770 ; free physical = 138169 ; free virtual = 209396
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.281; parent = 3114.203; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.012 ; gain = 334.582 ; free physical = 138170 ; free virtual = 209397
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.094; parent = 3132.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.012 ; gain = 334.582 ; free physical = 138170 ; free virtual = 209397
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.094; parent = 3132.016; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.012 ; gain = 0.000 ; free physical = 138171 ; free virtual = 209398
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.730 ; gain = 0.000 ; free physical = 138267 ; free virtual = 209493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.730 ; gain = 0.000 ; free physical = 138267 ; free virtual = 209493
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 138340 ; free virtual = 209566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 138340 ; free virtual = 209566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 138340 ; free virtual = 209566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 138340 ; free virtual = 209567
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 25    
	   2 Input    7 Bit       Adders := 50    
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.730 ; gain = 503.301 ; free physical = 138388 ; free virtual = 209620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.872; parent = 2372.651; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.797; parent = 3268.719; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3669.043 ; gain = 871.613 ; free physical = 138136 ; free virtual = 209369
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.290; parent = 2951.101; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4642.125; parent = 3669.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3672.043 ; gain = 874.613 ; free physical = 138140 ; free virtual = 209373
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.466; parent = 2954.276; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4645.125; parent = 3672.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3691.074 ; gain = 893.645 ; free physical = 138127 ; free virtual = 209359
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.060; parent = 2954.870; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.156; parent = 3691.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138171 ; free virtual = 209404
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.688; parent = 2955.499; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138175 ; free virtual = 209408
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.704; parent = 2955.515; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138176 ; free virtual = 209409
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.923; parent = 2955.733; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138180 ; free virtual = 209413
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.985; parent = 2955.796; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138180 ; free virtual = 209413
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.985; parent = 2955.796; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138180 ; free virtual = 209413
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.017; parent = 2955.827; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer7_reg        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer53_reg[7] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   123|
|3     |LUT1   |    99|
|4     |LUT2   |   698|
|5     |SRL16E |     9|
|6     |FDRE   |   804|
|7     |IBUF   |   603|
|8     |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.012 ; gain = 900.582 ; free physical = 138180 ; free virtual = 209413
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.032; parent = 2955.843; children = 254.221
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.094; parent = 3698.016; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3698.012 ; gain = 731.863 ; free physical = 138185 ; free virtual = 209418
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.020 ; gain = 900.582 ; free physical = 138185 ; free virtual = 209418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3705.949 ; gain = 0.000 ; free physical = 138300 ; free virtual = 209533
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.418 ; gain = 0.000 ; free physical = 138278 ; free virtual = 209511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 603 instances

Synth Design complete, checksum: 1e95c5ef
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 3761.418 ; gain = 2056.809 ; free physical = 138472 ; free virtual = 209705
# report_utilization -file runs/M100_W6/util.rpt
# report_timing_summary -file runs/M100_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4509.406 ; gain = 747.988 ; free physical = 137648 ; free virtual = 208879
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:27:08 2025...
