// Seed: 3577643777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_20;
  assign id_6[1'h0] = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14,
    output uwire id_15,
    output supply0 id_16,
    input wire id_17,
    output supply1 id_18,
    input tri1 id_19,
    output supply0 id_20,
    input wor id_21,
    output wor id_22,
    input supply0 id_23,
    input wor id_24
    , id_31,
    input wor id_25,
    output wire id_26,
    input tri0 id_27
    , id_32,
    input wand id_28,
    input wor id_29
);
  wire id_33;
  wire id_34;
  module_0(
      id_33,
      id_33,
      id_33,
      id_33,
      id_34,
      id_32,
      id_33,
      id_34,
      id_33,
      id_34,
      id_34,
      id_34,
      id_33,
      id_34,
      id_34,
      id_34,
      id_33,
      id_33,
      id_33
  );
  assign id_32[1] = id_25 - 1;
  xor (
      id_8,
      id_33,
      id_25,
      id_1,
      id_21,
      id_23,
      id_34,
      id_29,
      id_19,
      id_24,
      id_28,
      id_32,
      id_17,
      id_27,
      id_7,
      id_3,
      id_11
  );
endmodule
