<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AK5394_LF398</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FPGA_AD_RSTn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FPGA_AD_RSTn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FPGA_AD_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AK5394_LF398_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76a61318</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AK5394_LF398_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76a61318</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>91d1a8bc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>18d73a85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PLL_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_DongJ_DIR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_LASER_PULSE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_LOGIC_LF398</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_LRCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_SDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_FSYNC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_MCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_ZCAL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FPGA_AD_RSTn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>miss_data_led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_write_done_arc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_data_buf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">95</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr_addr_buf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">95</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_ad_data_inte</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_ad_chk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DDR_BASE_ADDR</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DDR_BASE_ADDR" spirit:bitStringLength="32">0x04000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AK5394_2QSW.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AK5394_LF398_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_hpy.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AK5394_LF398_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6da06e9e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AK5394_2QSW.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AK5394_LF398_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_hpy.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AK5394_LF398_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/data/AK5394_LF398.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/data/AK5394_LF398.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/src/AK5394_LF398.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/src/AK5394_LF398.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AK5394_LF398_v1_0/src/AK5394_LF398_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AK5394_LF398_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_18d73a85</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ak5394 and LF398</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AK5394_LF398_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DDR_BASE_ADDR</spirit:name>
      <spirit:displayName>DDR_BASE_ADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DDR_BASE_ADDR" spirit:order="5" spirit:bitStringLength="32">0x04000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AK5394_LF398_v1.0</xilinx:displayName>
      <xilinx:coreRevision>109</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-06T09:23:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfe5c7e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b46b73_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2021debc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259ceac8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b20ce9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fd2f03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb22932_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121d7e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5f96c6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5320a518_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7add7a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334f2e1b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc11c66_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77efca60_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7153c641_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbd4de6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385dbadf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdfcdb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a98bec9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330da078_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2515cf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74819c48_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfa025d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28457116_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f688912_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad5941b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7357a808_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e385aa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c318db_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d0cecd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5857745e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cead7c2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da00f4c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b03f19_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc7e72d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180ea64b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328ab327_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a2e1da_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ab8adb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38194cb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49402cd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e4c42d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bd4b23_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42edb394_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a2ee10_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e53974d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c034c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115c6376_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4104adfc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0953ad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c26e710_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3318a523_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60870962_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e16d1f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307d11_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c201d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad937a9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f730474_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9972ce_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a08cb01_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424ed991_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcb389c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cd3836_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781b350_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332804e5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b96acd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65688476_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422aea72_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3817a4de_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c04f97_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b143390_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339b2843_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e1884_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f86576_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72428e80_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cb40bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa49ce2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78580ef9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490e4b46_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7894b939_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0908e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdeef10_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72731ec0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b488fb0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc32eb4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4732101b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c64f72_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e457ec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c39b5e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc5110f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc233e7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb0b4e5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76459606_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dc0973_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3c610a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5408903e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b08fae0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15920f92_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3200c980_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6971c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d37e60d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef9744b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64143dc5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8770c1c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51041dad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bad1333_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52981edc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5e148_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0d1e17_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77774641_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab944fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4592f417_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c09b28_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598dce64_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2c10fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d9b612_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e23c9a9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c48860_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c522667_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3afc7a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c830b90_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c04ee7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b442cbc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ddc78b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7837ba67_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b9f6a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3d370f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6e77bf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75dd75_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b21c4ef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38787853_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2619300b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c13f03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c02450_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5158b645_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b55fac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d10338_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb1c3b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b965b2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1254317d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d90018b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78891d5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ae6c28_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187b0823_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7396e04b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5048d42b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e435e76_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539e95c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a323b55_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53742feb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172290c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321dfef7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5297d4e6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d27c23f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e82fe6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203617b1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d46233e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382cc3f2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1569fa20_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d67d31_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381c2824_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a678235_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127839c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f545b0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10229a9a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c1b335_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e752b43_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7a8a3a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c78e5a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b6c9aa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1f3cc3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162301c2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acd5634_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336d52c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59111596_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2262c6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605bac05_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742499eb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9b41b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1269d40d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec1853b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b332599_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e085a6b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e1c27_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e5cda1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d773060_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7e7940_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ac223a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1304b2af_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d23785_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2505df0f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d90dcf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200584c5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4a3399_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f0af98_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bef3369_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e1ccb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571e091_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582884a0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d978d9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e7a5bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da274a9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df566b4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796ab937_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fad93f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cc73ff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3fd49e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ab629_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1deaa0cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d211889_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727c6392_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1210fc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ecfafd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48f0a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd36a7f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629facc1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef4bc5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd22000_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1c4c85_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f620640_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2594c492_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e744457_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c80e22_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e2d9f6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323a611_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f190b51_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d74f7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61198031_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e92625_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292ba704_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bcea26_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774793ab_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2d47_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48917d6f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae216d4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f4a1b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e27121_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e52a83f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d31439b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d82f3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da1cd26_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15964896_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fa2103_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14efbb8e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fafff2b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256b947e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a7e9a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391601a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f807ef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4defc3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f52cc66_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62435062_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9796c5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449f1559_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fccc5de_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a912761_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89f4364_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17697731_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e06fbf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8fc8ea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127833b5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1af21d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c86863f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2526a57a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f957764_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a30bc9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f4c439_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7216ee1d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9ce9b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a4f68b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e283393_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e5e0a1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a4d455_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8aceaf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dad720f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698eea0b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6820a3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334e31f6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72de942d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4887794f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d45bed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e22dff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27408e23_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456d0ef9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c64fc6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bde580_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc9f3bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a7087e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a5ba8d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5404a1cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcb9a3f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2515cab4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@915bcd2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebd4378_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67143eec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1d462e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1c33e0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2823c9ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457d010f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438cd6b8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6924c12d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f8ce71_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfcb40c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264b73a0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a580e4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b64c77f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da31eda_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc07a9d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711b2716_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2520ebec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0ca8cd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191dc0a3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7227c2d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1651000c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb67b7f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5543842d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4032_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458e460b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620bf57f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a117c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a61d3ae_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f1e9a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4623ae21_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caf6736_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2ced06_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43053efb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650e5cea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d1cff6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2686cc33_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a0e266_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27319a50_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b57d82_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8f8c0e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1065ceec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b746a64_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9fc8f2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce414e6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a930d15_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44539db3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abfa691_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbab0b0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213ae68b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7385f9bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cc5752_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8058d2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0cb046_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489cbcfb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a6d55b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f3e881_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5e688f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790a245c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f41131_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb84857_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1355aa86_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8de0a7b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c4e83_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad5acb7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108e8ece_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@903c5bc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9c2f61_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6276f90e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725ab1a6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d67e68a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa44469_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3a826_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f32e15c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c1b5f6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ad63d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24892350_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ax7021_lf398ad_test/ip_repo/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4df0c9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3685aad4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bab62a3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308e55f9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91e0582_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f9f362_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc56cdf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2eb64c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc97a75_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e962bcf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fc33db_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92a4a94_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d58b248_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795a7f2a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf160e0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a82fa3d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f082c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ef5095_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b007cb6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203d0a1e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91de8ad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34887994_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647f585d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab0cb8b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70011782_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c2dc2b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242f37bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32060cd3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d41365_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fba9ae_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fac950_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c11cd0d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26abf96e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c605211_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3724adf7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688bcff0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9adae7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e767211_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af31a1a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3d7170_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e96a114_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d04287_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7fad84_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dec1b7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b954f58_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdd63ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125d4c02_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7aef9a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e36230_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f11fda8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee7f21e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ad5ecd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502b6f4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630db478_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65539f46_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce54ecc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bb303a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743530ed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16069057_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216f1e82_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb196b9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5ddc2b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a13e550_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046be62_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1227473c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7577a2ce_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1649f417_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffbc0b6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f2fb99_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e016c60_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e387dcf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f77f0f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1c3aa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac2069_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180f8558_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286dcb79_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa136a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cc783f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38154895_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e056191_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fa584f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278b672e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d18bf79_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e61aad2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466199de_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640b951d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d595cad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a08ff1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0bff0e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3690d6bc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff8b64f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ce5c28_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ac49d7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444d821c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bb6f65_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1436f06_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215d550_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc3e6a2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fbbd41_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9e201e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215d74bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29912674_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351e037c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ef4f72_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fab9aef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24696ac6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f59b945_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fd6c13_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c750bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdfe75d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f938d31_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6054de78_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aebeb3d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bbfd14_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a02632f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4359a25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49da8812_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dd0b0e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a73a03f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e16cc7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f13881_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad17555_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e01c81e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63619734_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1254fcc2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5406ee_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c23c128_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2090d389_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8bfac0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da050e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfc3525_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c54cb18_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f5137a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401851c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561f836d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20149647_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f97f59e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bf6efc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12479a73_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0ff3cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39126cbe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e08fcf5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d9c72e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284c91b8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315346c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3104aa70_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378aa399_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612fc1ef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f157da_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167c1483_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7381c6b7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376f9daa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a28ee71_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d911be_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577a3b28_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262effb9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6096193_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f0610a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629c09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66afe571_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731fdffe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6552dff8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39aaa19b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290f3424_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26faf3bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364103e7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f253d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36071a53_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c704f00_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc5ce3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6588c84b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d3b38e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7769ddd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18996689_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57000f27_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199ca03a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1032a478_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456fbc25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374daff8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9e13fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1797359a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c32140a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc74262_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eae136_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d33b917_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bbb165_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403d6104_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bf30e6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6dd6e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa73d2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5959bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798cb4a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5882679_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd5dec5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2aa063_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df0fd03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f2e11_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773fd041_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aeb6e4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@892584d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441ba5c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f00ca7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47abc022_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427b1671_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a8feec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ade9b5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4a0504_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37788d9e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38744516_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f60c522_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdd215f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c043973_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccefd6c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35822c23_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ac6182_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c893b3e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d203b79_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f972f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0b25f8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3531961b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289d2afe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1e0afb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac77ad8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b1e54f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc2c3b0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68201ef2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc2b3c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3f29f4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1ce933_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb6ae1c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3073fe02_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0d6623_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35165bed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c725e2f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9ea5fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59712557_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13409fa5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbb63ea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e50d9a2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1e245c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756097e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3cd356_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a42e29_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46628556_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620f3501_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b0fab5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c00c65_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216ad554_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8d9ee9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfcba4b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d036183_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa5dbd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f795a1a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aecc6c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc6437c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6aefde_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c05cb0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4323fb7f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c6235_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5cedeb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc9f199_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3107d948_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58873ee4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cb0cc3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7813c894_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f425006_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbe5b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6677b8c3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9df861_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3159fbc8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b711f5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d685d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19066f5a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd15d73_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574bd9b9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53894fbc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b9cafc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338b3b9a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59426433_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18860528_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b291451_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41262da8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6e4729_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbe4a64_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7935b634_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9d98a6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a01df27_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6a8581_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633f6e7e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e872cf0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6103da_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c308021_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4fce36_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fcc73_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a83df56_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e472cb9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739c4f49_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c531474_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de60ec2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2f655_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564c1986_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50929200_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d8921_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9aa33_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734cf6f7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3321d54b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595d5041_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8ea5ce_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2bd4b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791d6e09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc94156_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa8c0f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24629565_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d440302_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d953753_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad7a67f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199246de_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff98202_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9ed7c5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189b6ceb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b97e89_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c177a22_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1ce434_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb1c293_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180a9f40_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0d411a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ed3fd3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c359c86_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4775a7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393aa33b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62316498_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322dffa3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b608d1f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baa87ea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cecdc04_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d21860_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283f0a79_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d6e315_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b337293_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103d05d9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1714d1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f29785a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a40ba3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10022412_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421e5793_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cee13f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348c28e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651aace2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728416c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ec58f0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6048ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63836b96_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7d9379_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a201cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aafdb09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea812a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae14595_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7253b3c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8dccc3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7268e0ba_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a032855_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421505f9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a93ef7a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa12d9e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c977b70_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22138477_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646eb356_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb1a6c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3351c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5966e0b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8cf2f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4283fa84_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709e27b0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2a4fdc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3635d31d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e9ba3a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cca087_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0f9aad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7173ecba_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f7d398_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7850d45b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ee27c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c0b6e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8dc29c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3254e26_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b3546b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3810f920_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205eae03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c53ff9c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c5b0fe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e1f6ed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fe6bbc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d17df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b86acdd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ab1571_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a773d4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e3fb0c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52141a91_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339c75b7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69151cc2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac71e00_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653cbd8c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc3051d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15649496_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd5d781_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d215532_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5605f70a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263c5f23_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d36d77a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47260c52_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afd8fc9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bbe2c9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e0d779_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc64c26_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642fa57b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed1f7cf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf30e49_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5764a5c9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee00650_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b4ca73_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb910bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474297d5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11883083_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b81c204_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b97b10f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212aefa5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb02092_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f008a5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3cd0c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289ac94e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514cadaa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5baaba74_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c2f758_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4277c93b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1363282d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3109eda7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d947f06_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a979388_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a938708_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4184c1e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc118f4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec109b6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44094099_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b2f9ac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2966ec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c53816_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b233958_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ea0dc4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34655534_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab3e446_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2dafab_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b99ce93_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cb4234_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a7c70e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78afb227_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c760eb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dbf6cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594c0b5e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8563_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35788927_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77965222_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6a4ec2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6859bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27123847_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f1e1c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421ed2dc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdd9a06_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f29c7f2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0d9144_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1131f7fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7153d4fb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf89536_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f44f08a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1024c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de6c6d8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8ca5a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56aef452_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d693b36_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c87122e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab8ea77_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dea189a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526f3ee0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adc308d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6597e2ec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330df12c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0d9312_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5927d1e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107bc838_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7786e736_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5e7cde_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9eb032_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d281f0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51563883_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e73eb48_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41743223_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c4bd39_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719246a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36183d1f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f357e3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8c9c49_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c49ebe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a750f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab6eb96_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e72ab9c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f78f55_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d6211a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7fdb68_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ca9fb3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657c8e93_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277245e2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133e040_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401ab70c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5daa791a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cad785b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5072a311_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2353ac33_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38984174_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e927c64_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8a65da_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467ff6e9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5245eafa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d62487_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507ec66f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59886536_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d00c076_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67240c82_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48107ce0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f962d34_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e58344_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a946859_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e3496a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7b53df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d594304_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16af216e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a590a12_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e3ac03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2f2c88_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a607e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6348fe04_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652b85f0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1043a6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1f3276_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38dd0252_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8cb247_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d0407e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f596ac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592e21f8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db6e6a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b706093_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7fb24d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263f887_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b6dc83_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766ea08f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab8767f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce9db2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba9a679_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c87eb3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38777882_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f63310_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726f5c07_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1039cc25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d215ca2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36983fe8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c4c8fe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55028061_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d1171d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e23415b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a93945f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296b4ba1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a513ae5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447b391d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ad565c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537a9794_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df72de6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8a643b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1931a4d1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6a2e23_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196d317a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c86364f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6760e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2047ba4c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710ff5c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40829009_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df9b1d5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e4510f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305864d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bac060_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff5cb9c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293fac4f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2231719b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed59440_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a677b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ee8a7f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543f015c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f8cb9c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bed989a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4973a2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1691194a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e802ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4641f8e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f06034_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3c6ed7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2724654d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301835a2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6348f433_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d211905_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48262747_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4259b669_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afd6380_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ce4820_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c76fbe5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6d029c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494ce8b2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e461135_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795442fb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33044e8c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff6336c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa88f18_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e615560_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794b330e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79655f78_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ded963_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cade93c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77511115_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e9104f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444447c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155d9524_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a285d3a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aaa15b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de359cb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e9267f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3505_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122c67af_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75123943_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db80e25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67679327_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5184d0d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e385561_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28792cbf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28aa57c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa669ab_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705dfbec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e48456_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db43d0e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a49f41e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f302caf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aeaecf7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df44aff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93dbd32_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1ecda8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d03bf1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3304fac7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a01dad3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3015eb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba00c85_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8f675b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0278d3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4e7b3d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d310293_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8411a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45df3817_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e01429_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d57358_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150d910f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a8bf54_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c080e06_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470c5bdf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b45c915_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5967d9e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed5ae60_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280c3645_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f06e70f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19487b3c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80437e9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e23f879_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357cc04c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b5f8f7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7d394c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c09a32_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56efbd94_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603584d7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad2c140_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d25a30e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfcf5db_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5431bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d7cc3a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630ad5fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49666e50_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d00819d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab0ad54_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396f92db_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ab298_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3859275c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd661c2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139db9fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b160f12_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1764e339_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693bcfef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da5cc5e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5984f2f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34203f2a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8902cf1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c70787_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e2b841_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71940cca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5727e315_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fa73af_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1510e37c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c46015e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371df4e9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177b3dcc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544b6fb7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da97560_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115066de_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6ed14f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46596e19_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a25a58_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4b1b75_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289c84d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c2bb9f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbcbc0e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db3caea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edff878_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d3079a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c2dd3a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4800ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7d2bdf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de427fe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efb9028_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f82aab8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cefac0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cb1298_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632486e9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad3459a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bab4a25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5c1944_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc8fb9f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d047df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638a8663_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c821f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe7327f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@941b645_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4bf508_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ac6d21_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793e752a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2483b61f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177b480a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfa97c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1586ac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ae6764_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b61bbf8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57589c5b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b04e45_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1787e205_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6a7894_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6ddfa1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4250b328_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304670b8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c61fff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b647b6a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d55725d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709537be_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7817e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c75ef41_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6f25ae_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5209e467_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c90b2b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35564c87_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a180a7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c16433_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db920f2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4707ca49_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4083a1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c37d3d4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500e8cb9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352581be_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36284b65_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6cb5c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205b2b18_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4003c174_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6313f311_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186e1969_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1473f61_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b34634_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdfaeab_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbdfe04_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645aeef9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2adf84_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f002cdf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f439316_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640f52f7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c42400_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2710f05a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673a340d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f64f67_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1e747f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5518d679_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfc3437_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113ae99b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa2980f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a07b3d7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a429641_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645a09c4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f865b07_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ffda6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed0b142_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccebbb1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f60ccd3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743082d2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd58dd2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf1583e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675a4f16_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d1d9e6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e21556_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221cd438_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3060b706_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1eba2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd674a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f30bca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d3364e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60127d52_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d72b589_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a3244c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5999189d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616ede80_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1159b543_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a82a13_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bcf056_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd35cf5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705d74b9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b249a9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b10b636_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b307885_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba978b4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78acddb0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e028db4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d736737_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425e0fef_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d26af1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427bbf26_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ffcbad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73640f03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8846d8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c20c6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f9f270_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547e44f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4543d70d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2781d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538c6834_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3f740_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf68a62_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3663874e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e31a62_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bb82e2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc6a18_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f2e0d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7907e5d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d927060_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de231c2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9aa3cd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd1f374_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702b75ca_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0e4ccf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440cefd4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee287b1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67078d9a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b15238_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a391ab7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7aba9a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da44a4a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f60009_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb7209d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341987c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46154067_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc36021_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a59de3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecaefaa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e2169d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab2dd4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661351fc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f98dcd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629b0bcb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dda3c41_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2683688f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e12001_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1498a47d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1179fdaf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f14ecaa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c65613b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e84a3e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cf99fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a9e9d1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3858a4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560a031_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d234441_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80cc8df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57164f25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338c719f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7268d52b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2654505d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d58ea7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506a0f5e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611af0ad_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63580e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c624c59_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a013c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c25d648_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fdc5f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e32ef1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4510d4b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1526ee4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa13d5d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a1d472_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aafb5d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9067e2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337c368d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434b2698_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f5192_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de36362_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ccea67_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f3c524_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cb5fde_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aea5828_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a403f7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60877487_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdd056d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba58ccc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ae7960_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389804a8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7108f874_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582fd920_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22da36d5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236ef20c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3176e1bf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a3bf63_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a0bafe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541ec02_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf45b8c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443e24cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e79d77_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512aa162_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7868bbe3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786a676_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4a0daf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d8c0a8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a653de9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3888fa47_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df176cf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2e4e3c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b98cc7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6f371b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196b76d8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd1db03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab18137_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0e315f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fba459_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fb4978_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508dcfda_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c8aa60_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be77725_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d87a6c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d367a9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5d3635_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5f9df3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48109a8c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510c17d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4ed071_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd42134_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49660467_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dddcc1e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f03cc0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a24562f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6092c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad30560_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cbcf09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a502ee_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688831d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f817686_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271c660b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71718404_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e327425_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db6959d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af34d09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7aa93e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efa9d5d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d60dd6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5703c8c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0f535d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d1c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fde28d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd1d627_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78968894_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71853698_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1099ac47_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c460c9d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1849905d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2a61cb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b796f64_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c95828c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c97c08_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4736617f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680f3a1a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294b2693_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162d9513_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb3359_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38175a37_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaaf7e2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d75a6df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412a18bf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7206c21e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad7b055_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d09937a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9a08af_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acb39d5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14954ac7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52292a94_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67577f4b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44036db6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b105981_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c01153_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1d29b5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0d0a9e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2306b0fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ab2bc4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bf33c0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e435073_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56148268_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5ddacd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4bc06d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37535ba5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8625ab7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d8b9a1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8966b85_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342b6d05_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30de943a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51282382_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fff8f1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db18fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262b18fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752210e3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5e40dc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b370f12_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c72189_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81f6754_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a490da_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213a7869_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd329e4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2de120_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f340d81_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f116bf0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a214ec_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e609701_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d701c27_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7e3f50_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c4f22_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d02751_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3439fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3731f2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0d1a81_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681a9664_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246a69d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a64e70e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a88c1f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f4eea9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278e6e3d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2487ccd4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50948ae1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f12cff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f44690_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4926429b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a607f3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4475e712_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a22606_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68249727_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578227b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57172d4d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5329245d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443b4548_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cb4ed9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4213b77a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3c1dc7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e013bda_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46657a5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7474f820_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a75b545_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59041f5c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284f92c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4920a50a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40529457_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bc7215_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cc555c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a4d52e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37417b04_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd99add_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608576a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422b1a19_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534accb2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422fe46a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7b29c1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b2b50f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cf87c8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ec4eac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bb7778_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2e1f61_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6f02fb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dccc300_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e90d20e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdc1da3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec3e1db_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e1f251_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720569c7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ca441b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c41e82_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7b6b51_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6fa8ed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ded175a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bdd1a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bfc8fc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fb70e1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ced1d3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7c4b5a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3ff76b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbde24c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e48f1b2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef1985_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d594596_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d00208_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a026c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6365dd02_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3bf6bc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374313fc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6a7c97_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267d61e5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7c2f0d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f89ce4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321120b0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e7a3df_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557613bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716c6cc9_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e755fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5493b692_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e06e36_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a58d35_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ec3de0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197678ea_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734e47bb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c3266b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e7512e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e701ecc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d21694c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29537e80_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5359f3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e3bafe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd67aa3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa2d607_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31732df3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b65a24_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ccac3c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78940371_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647d1f69_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655ec35a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d2665b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503d99b8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f295ec4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525a21bc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0445a5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2962feaf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f8a961_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10183b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cedd55_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf0f79e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba9608e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7ae712_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa60424_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74302be5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65711a41_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ec8254_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194b34d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711aea51_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27337648_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636568e0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c74865b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42628fbc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c622d32_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eb0bf8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76221adf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a85930_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548d0bd1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e83676_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20269aa5_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9044ee_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632532af_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd3be5a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f721fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289df05_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b6110_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29816146_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c304903_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3487b512_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6b38ff_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f10f6c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c943966_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387ce910_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7014a5e8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd0afcc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6275bf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1800e5e3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533c99ba_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8541f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7c4936_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e75aae_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a125fe_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f606b94_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed70ef2_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dac066_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc9293f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d381c2f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96a7869_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5829c9ce_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7277e068_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af6eb28_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef759cc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e674d6_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea63f0c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a965eb7_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1d2359_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351091b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d846227_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ac3b0b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611bc15e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53825c56_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4362f517_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7644741a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223e7d3f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a131471_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0a2872_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37664e67_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18809fd8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c48213_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121d150e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25aaf06e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c9d345_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74db6f41_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260d7f05_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d657fd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe28f09_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423d611b_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc600ab_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be2615d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9b7d08_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52244f95_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffd9fb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b6272d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68046e79_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595128d0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27959464_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d7e706_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cecef97_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e4f634_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c79126d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6428a2cf_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e28008_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e25d29c_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efda2f4_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446141b8_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c16f42a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da51877_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5fd4eb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc7c4a_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27940516_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dcfeeb_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57692e03_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484ad29f_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522a017_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1cda0_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38dff4b3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d338669_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36298cd3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30278a2d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c8e8f3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8f4155_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7407dc_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd06af1_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb67b9d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766f1d17_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305960bd_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196b0b99_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf94558_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2947e003_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39616358_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c15922d_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8c5f25_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f92d3fa_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637d54ed_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178abbd3_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5d68ac_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e10da04_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fda961e_ARCHIVE_LOCATION">f:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.srcs/ip/AK5394_LF398_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1524b316"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3e5b37f9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2e565396"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="26e69aa1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2b14a3ed"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
