<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar 30 09:44:48 2023" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vmk180:part0:2.2" DEVICE="xcvm1802" NAME="design_1" PACKAGE="vsva2197" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/clk_wizard_0" HWVERSION="1.0" INSTANCE="clk_wizard_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="1"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_PRIME"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="99.999"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="299.99700"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="199.99800"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="10.00010"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="10.00000"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="2"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2999.97000"/>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="33.33300"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wizard_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="99.999"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,true,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="300,200,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="90.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="10.000000"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="15.000000"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="199998000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aclk1"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="emax6_0" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/emax6_0" HWVERSION="1.0" INSTANCE="emax6_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emax6" VLNV="comparch:user:emax6:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="axi_s" NAME="reg0" RANGE="1099511627776" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_emax6_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x400FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="199998000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_arvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_arready" SIGIS="undef" SIGNAME="emax6_0_axi_s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="axi_s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_s_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="axi_s_rvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_rready" SIGIS="undef" SIGNAME="emax6_0_axi_s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_rlast" SIGIS="undef" SIGNAME="emax6_0_axi_s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="axi_s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_s_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="axi_s_awvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_awready" SIGIS="undef" SIGNAME="emax6_0_axi_s_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="axi_s_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_s_awlen" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_awsize" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_s_awburst" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_s_awcache" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_awprot" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_s_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="axi_s_wvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_wready" SIGIS="undef" SIGNAME="emax6_0_axi_s_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_wlast" SIGIS="undef" SIGNAME="emax6_0_axi_s_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="axi_s_wdata" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axi_s_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_bvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_bready" SIGIS="undef" SIGNAME="emax6_0_axi_s_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_s_bresp" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_s_bid" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="256" NAME="axi_s" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="199998000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wizard_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_s_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_s_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_s_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_s_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_s_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_s_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_s_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_s_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_s_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_s_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_s_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_s_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_s_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_s_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_s_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_s_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_s_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_s_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_s_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_s_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_s_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_s_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_s_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_s_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_s_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_s_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_s_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_s_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_s_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_s_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_s_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="199998000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="design_1_smartconnect_0_0" BDTYPE="SBD" COREREVISION="17" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="design_1_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="design_1_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_smartconnect_0_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="199998000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="versal_cips_0" PORT="M_AXI_FPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="emax6_0_axi_s_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="emax6_0_axi_s_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="emax6_0_axi_s_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="emax6_0_axi_s_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="emax6_0_axi_s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="emax6_0_axi_s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="emax6_0_axi_s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="emax6_0_axi_s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="emax6_0_axi_s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="versal_cips_0_M_AXI_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wizard_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="256" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="199998000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wizard_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="design_1_versal_cips_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/versal_cips_0" HARDIP="TRUE" HWVERSION="3.1" INSTANCE="versal_cips_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="design_1_versal_cips_0_0" VLNV="xilinx.com:ip:versal_cips:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_1;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="CLOCK_MODE {REF CLK 33.33 MHz} PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_NUM_FABRIC_RESETS 1 PS_PL_CONNECTIVITY_MODE Custom PS_USE_M_AXI_FPD 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_IRO_CLK 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_VOLTAGE_AVERAGING_SAMPLES None SMON_ALARMS Set_Alarms_On SMON_INTERFACE_TO_USE None SMON_REFERENCE_SOURCE Internal SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_MEASUREMENT_COUNT 62 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PS_SMON_PL_PORTS_ENABLE 0 SMON_TEMP_THRESHOLD 0 SMON_VAUX_IO_BANK MIO_BANK0 PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_COHERENCY 0 PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_REF_CLK_FREQMHZ 33.333 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_OSPI_COHERENCY 0 PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_SD0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_COHERENCY 0 PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_SPEED_MODE {default speed} PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_SD1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_COHERENCY 0 PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_SPEED_MODE {default speed} PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} BOOT_SECONDARY_PCIE_ENABLE 0 USE_UART0_IN_DEVICE_BOOT 0 PMC_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO43 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO44 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO45 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM 0 PMC_TAMPER_TRIGGER_RESPONSE {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_1 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_1 0 PMC_TAMPER_TRIGGER_RESPONSE_1 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_2 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_2 0 PMC_TAMPER_TRIGGER_RESPONSE_2 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_3 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_3 0 PMC_TAMPER_TRIGGER_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_32_63_ENABLE 0 PMC_TAMPER_SUP_32_63_ERASE_BBRAM 0 PMC_TAMPER_SUP_32_63_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_ENABLE 0 PMC_TAMPER_SUP_64_95_ERASE_BBRAM 0 PMC_TAMPER_SUP_64_95_ERASE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_96_127_ENABLE 0 PMC_TAMPER_SUP_96_127_ERASE_BBRAM 0 PMC_TAMPER_SUP_96_127_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_128_151_ENABLE 0 PMC_TAMPER_SUP_128_151_ERASE_BBRAM 0 PMC_TAMPER_SUP_128_151_RESPONSE {SYS INTERRUPT} PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NUM_FABRIC_RESETS 1 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI_PMCNOBUF_ENABLE 0 PS_GEN_IPI_PMC_ENABLE 0 PS_GEN_IPI_PSM_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_MASTER PSM PS_USE_APU_INTERRUPT 0 PS_USE_FTM_GPI 0 PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_USE_APU_EVENT_BUS 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PMC_NOC_AXI3 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_NOC_LPD_AXI0 0 AURORA_LINE_RATE_GPBS 12.5 DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_STM 0 PS_USE_TRACE_ATB 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 399.996002 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.332001 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 12 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 100 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 115 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PSPMC_MANUAL_CLK_ENABLE 0 PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1399.985962 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.991760 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.991760 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 4 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 4 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 2 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 239.997604 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 5 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL PPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_TTC0_REF_CTRL_ACT_FREQMHZ 100 PS_TTC0_REF_CTRL_FREQMHZ 100 PS_TTC1_REF_CTRL_ACT_FREQMHZ 100 PS_TTC1_REF_CTRL_FREQMHZ 100 PS_TTC2_REF_CTRL_ACT_FREQMHZ 100 PS_TTC2_REF_CTRL_FREQMHZ 100 PS_TTC3_REF_CTRL_ACT_FREQMHZ 100 PS_TTC3_REF_CTRL_FREQMHZ 100 PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 958.323730 PMC_CRP_NOC_REF_CTRL_FREQMHZ 960 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS ############################################################################# PMC_MIO_TREE_SIGNALS ############################################################################# PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_USE_CFU_SEU 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PMC_GPO_WIDTH 32 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPI_ENABLE 0 PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 0}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 1 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 PL_SEM_GPIO_ENABLE 0 SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER 0 SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER 0 SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 0 SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 preset None SUBPRESET1 Custom PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_CORE_SUBSYSTEM_LOAD 10 PS_R5_LOAD 90 PS_LPD_INTERCONNECT_LOAD 90 PS_FPD_INTERCONNECT_LOAD 90 PS_A72_LOAD 90 PS_R5_ACTIVE_BLOCKS 2 PS_TCM_ACTIVE_BLOCKS 2 PS_OCM_ACTIVE_BLOCKS 1 PS_A72_ACTIVE_BLOCKS 2 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_FIXED_IO 0 PS_BOARD_INTERFACE Custom DESIGN_MODE 1 BOOT_MODE Custom CLOCK_MODE {REF CLK 33.33 MHz} DDR_MEMORY_MODE Custom DEBUG_MODE Custom IO_CONFIG_MODE Custom PS_PL_CONNECTIVITY_MODE Custom DEVICE_INTEGRITY_MODE Custom PS_UNITS_MODE Custom COHERENCY_MODE Custom PERFORMANCE_MODE Custom POWER_REPORTING_MODE Custom PCIE_APERTURES_SINGLE_ENABLE 0 PCIE_APERTURES_DUAL_ENABLE 0 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} PMC_WDT_PERIOD 100 PS_PL_PASS_AXPROT_VALUE 0 CPM_PCIE0_TANDEM None PS_TIE_MJTAG_TCK_TO_GND 1 PS_USE_MJTAG_TCK_TIE_OFF 0 OT_EAM_RESP SRST JTAG_USERCODE 0x0 "/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_MODES None"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_PCIE_RESET_ENABLE 0 PS_HSDP_REFCLK_LOC Auto PS_HSDP_MODE NONE PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_EGRESS_TRAFFIC JTAG AURORA_LINE_RATE_GPBS 10.0 GT_REFCLK_MHZ 156.25 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 CPM_DESIGN_USE_MODE 0 CPM_USE_MODES None BOOT_SECONDARY_PCIE_ENABLE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_CLRERR_LANE_MARGIN 0 CPM_SHARE_GTREFCLK 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_PERIPHERAL_EN 0 CPM_CDO_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_DMA_IS_MM_ONLY 0 CPM_CCIX_IS_MM_ONLY 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_CCIX_RP_EN 0 CPM_CCIX_SELECT_AGENT None CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_XPIPE_0_MODE 0 CPM_XPIPE_1_MODE 0 CPM_XPIPE_2_MODE 0 CPM_XPIPE_3_MODE 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_RSVD 0 CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE0_MODES None CPM_PCIE1_MODES None CPM_PCIE0_TANDEM None CPM_PCIE1_TANDEM None CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE0_EN_PARITY 0 CPM_PCIE1_EN_PARITY 0 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE0_PF1_CLASS_CODE 0x000 CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE0_PASID_IF 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_MSI_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_ACS_CAP_ON 0 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_XDMA_TL_PF_VISIBLE 1 CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE1_PFx_MSI_ENABLED 4"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="REF CLK 33.33 MHz"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_versal_cips_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_in1"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="pmc_iro_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="versal_cips_0_M_AXI_FPD" DATAWIDTH="128" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299996999"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wizard_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x40000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x400FFFFFFFF" INSTANCE="emax6_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_s"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="emax6_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
