$date
	Sat Jan 14 23:48:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var integer 32 & i [31:0] $end
$scope module f1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " co $end
$var wire 1 ! sum $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 &
#20
1'
1!
1$
0%
b10 &
#30
1"
0!
1)
1%
b11 &
#40
0"
1!
0)
1#
0$
0%
b100 &
#50
1"
0!
1)
1%
b101 &
#60
0'
1(
0!
0)
1$
0%
b110 &
#70
1!
1%
b111 &
#80
b1000 &
