
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.095832                       # Number of seconds simulated
sim_ticks                                 95832129000                       # Number of ticks simulated
final_tick                                95832129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309472                       # Simulator instruction rate (inst/s)
host_op_rate                                   358800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              149541494                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687640                       # Number of bytes of host memory used
host_seconds                                   640.84                       # Real time elapsed on the host
sim_insts                                   198322094                       # Number of instructions simulated
sim_ops                                     229933419                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          274176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       849536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       274176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        274176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2861003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3620999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       8864835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15346836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2861003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2861003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           67451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                67451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           67451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2861003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3620999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      8864835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15414288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        101                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1469312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1470720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   95832057500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.567458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.952068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.462362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3286     55.69%     55.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1168     19.80%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          287      4.86%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          135      2.29%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      2.07%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           72      1.22%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      0.80%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      0.78%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          737     12.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5900                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4570.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    704.686689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9242.351903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1837429850                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2267892350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     80034.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                98784.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        15.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     15.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      48                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4151988.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24340260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12918180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                92155980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 433260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2901715440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            660842040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            184534560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5884522680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4541509920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17370450150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31673909580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            330.514511                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          93901284426                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    379591000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1235848000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  69169767250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11826827787                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     315365824                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12904729139                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17871420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9472320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71764140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1859286000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            433615530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            115791840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3917511960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2869313280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19319548860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28614488400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.589715                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          94578672503                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    235590000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     791720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  78515764500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7472187032                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     225855747                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8591011721                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                56393721                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32169948                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4825607                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             35991749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                28232009                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.440225                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9939669                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             681507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2716274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2396304                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           319970                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       276383                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3445195                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        191664259                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6203701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      314287560                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    56393721                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           40567982                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     179988476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9674630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4872                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         7470                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 111970925                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 63311                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          191046569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.046611                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16206264      8.48%      8.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 63766369     33.38%     41.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 29306771     15.34%     57.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 81767165     42.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            191046569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.294232                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.639782                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14467353                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16734931                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 150295728                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4777580                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4770977                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             25149666                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 70960                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              327300322                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              19899196                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4770977                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 30369924                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10482194                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         579495                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 138906657                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5937322                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              307185288                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               9967523                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1495499                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1446246                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 181540                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1364820                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           409798907                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1447144774                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        403386197                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748952                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                104049955                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9706                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6661                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8606500                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36779883                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26635323                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1304651                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6573619                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  297240415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12396                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 263200923                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4302140                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        67319391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    199083165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            881                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     191046569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.377679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.064559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            53615435     28.06%     28.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            42377390     22.18%     50.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            65809263     34.45%     84.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27773507     14.54%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1470384      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 590      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       191046569                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                35200724     71.20%     71.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3821      0.01%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9527387     19.27%     90.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4706499      9.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             203314999     77.25%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1767070      0.67%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34287576     13.03%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23828306      9.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              263200923                       # Type of FU issued
system.cpu.iq.rate                           1.373239                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    49438447                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.187835                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          771188954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         364585010                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    251471923                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              312639338                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           880175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11168745                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        71515                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12993                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4834054                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1216511                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         64520                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4770977                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5014179                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                102748                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           297253110                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36779883                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26635323                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6645                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  14555                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73685                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12993                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3991431                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1033085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5024516                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             255110447                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31514140                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8090476                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           299                       # number of nop insts executed
system.cpu.iew.exec_refs                     54462479                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 37635223                       # Number of branches executed
system.cpu.iew.exec_stores                   22948339                       # Number of stores executed
system.cpu.iew.exec_rate                     1.331028                       # Inst execution rate
system.cpu.iew.wb_sent                      251803233                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     251471939                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 157490929                       # num instructions producing a value
system.cpu.iew.wb_consumers                 358684800                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.312044                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.439079                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        57633159                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4759269                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    181566242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.266389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.680927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     75645378     41.66%     41.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51507236     28.37%     70.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27094570     14.92%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10340326      5.70%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6481016      3.57%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3534846      1.95%     96.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2420920      1.33%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1243349      0.68%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3298601      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    181566242                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322094                       # Number of instructions committed
system.cpu.commit.committedOps              229933419                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412407                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035087                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897046     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801253      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933419                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3298601                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    465833257                       # The number of ROB reads
system.cpu.rob.rob_writes                   584633438                       # The number of ROB writes
system.cpu.timesIdled                           12248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          617690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322094                       # Number of Instructions Simulated
system.cpu.committedOps                     229933419                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.966429                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.966429                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.034737                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.034737                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                313601797                       # number of integer regfile reads
system.cpu.int_regfile_writes               179698467                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 869377257                       # number of cc regfile reads
system.cpu.cc_regfile_writes                150809480                       # number of cc regfile writes
system.cpu.misc_regfile_reads                50436544                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            692209                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.411510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48794072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            693233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.386251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          77641500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.411510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101078541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101078541                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     28072937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28072937                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20709130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20709130                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6273                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6273                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      48782067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48782067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     48782067                       # number of overall hits
system.cpu.dcache.overall_hits::total        48782067                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       695338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        695338                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       703161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       703161                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          126                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1398499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1398499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1398499                       # number of overall misses
system.cpu.dcache.overall_misses::total       1398499                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7130323000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7130323000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6210311996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6210311996                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       645000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       645000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13340634996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13340634996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13340634996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13340634996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28768275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28768275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     50180566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50180566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     50180566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50180566                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024170                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032839                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.019691                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019691                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027869                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10254.470488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10254.470488                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8831.991530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8831.991530                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5119.047619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5119.047619                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9539.252439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9539.252439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9539.252439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9539.252439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       443691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55899                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.060086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.937369                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       692209                       # number of writebacks
system.cpu.dcache.writebacks::total            692209                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       187394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       187394                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       517851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       517851                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          126                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       705245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       705245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       705245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       705245                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       507944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       507944                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185310                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       693254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       693254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       693254                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5149646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5149646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1765293137                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1765293137                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6914939137                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6914939137                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6914939137                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6914939137                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10138.216024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10138.216024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9526.162306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9526.162306                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9974.611235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9974.611235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9974.611235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9974.611235                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            130088                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.706762                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           111831588                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            130600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            856.290873                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         272980500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.706762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         224072347                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        224072347                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    111831588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       111831588                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     111831588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        111831588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    111831588                       # number of overall hits
system.cpu.icache.overall_hits::total       111831588                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       139275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        139275                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       139275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         139275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       139275                       # number of overall misses
system.cpu.icache.overall_misses::total        139275                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1637923339                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1637923339                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1637923339                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1637923339                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1637923339                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1637923339                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    111970863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    111970863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    111970863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    111970863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    111970863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    111970863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001244                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001244                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11760.354256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11760.354256                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11760.354256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11760.354256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11760.354256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11760.354256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       163183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          957                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8291                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.681944                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          319                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       130088                       # number of writebacks
system.cpu.icache.writebacks::total            130088                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8653                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8653                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8653                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8653                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8653                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8653                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       130622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       130622                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       130622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       130622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       130622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       130622                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1447197352                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1447197352                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1447197352                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1447197352                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1447197352                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1447197352                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11079.277243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11079.277243                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11079.277243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11079.277243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11079.277243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11079.277243                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1425934                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1426254                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  277                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                171634                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       176                       # number of replacements
system.l2.tags.tagsinuse                 14549.003850                       # Cycle average of tags in use
system.l2.tags.total_refs                      739035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18082                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.871308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14116.106258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   432.897592                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.430789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.444000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014954                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531494                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13974269                       # Number of tag accesses
system.l2.tags.data_accesses                 13974269                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       680161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           680161                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       138745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           138745                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181906                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          126312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             126312                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         504677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            504677                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                126312                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                686583                       # number of demand (read+write) hits
system.l2.demand_hits::total                   812895                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               126312                       # number of overall hits
system.l2.overall_hits::cpu.data               686583                       # number of overall hits
system.l2.overall_hits::total                  812895                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3397                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4289                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3253                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4289                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6650                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10939                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4289                       # number of overall misses
system.l2.overall_misses::cpu.data               6650                       # number of overall misses
system.l2.overall_misses::total                 10939                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    276534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     276534500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    487424000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    487424000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1083233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1083233000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     487424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1359767500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1847191500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    487424000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1359767500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1847191500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       680161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       680161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       138745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       138745                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       130601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       507930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        507930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            130601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            693233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               823834                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           130601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           693233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              823834                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018332                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.032840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032840                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006404                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.032840                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013278                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.032840                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013278                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81405.504857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81405.504857                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113645.138727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113645.138727                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 332995.081463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 332995.081463                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113645.138727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 204476.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168862.921656                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113645.138727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 204476.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168862.921656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         1                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  101                       # number of writebacks
system.l2.writebacks::total                       101                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1201                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1201                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1234                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1234                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       195463                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         195463                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2196                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4284                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3225                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       195463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           205168                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1296351522                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1296351522                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       330000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       330000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    227639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    461398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    461398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1061618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1061618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    461398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1289257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1750655500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    461398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1289257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1296351522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3047007022                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.032802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.032802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.032802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249040                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6632.209277                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6632.209277                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15714.285714                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 103660.746812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103660.746812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107702.731092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107702.731092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 329183.875969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 329183.875969                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107702.731092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 237826.415790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 180386.965482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107702.731092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 237826.415790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6632.209277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14851.278084                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          101                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2197                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1477184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1477184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23001                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33378040                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120712884                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1646173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       822326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         182189                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       181312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          877                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95832129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            638551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       680262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       142136                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              75                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           198545                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130622                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       507930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       391310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2078717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2470027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16684032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88668288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105352320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          198742                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1022597                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 836534     81.80%     81.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 185186     18.11%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    877      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1022597                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1645383500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         196007847                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1039885449                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
