// Seed: 3295310542
`timescale 1 ps / 1ps
module module_0;
  always @(posedge 1) begin
    id_0[1] <= 1;
  end
  always @(*) begin
    id_1 <= id_1;
  end
  logic id_2;
  logic id_3;
endmodule
