verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/mem.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_csc_1_mul.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_csc_1_add.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_csc_1.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_csc_RGB2CrYCb.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/ad_ss_444to422.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/up_axi.v
verilog adi_common_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/adi_common_v1_00_a/hdl/verilog/up_hdmi_tx.v
verilog axi_hdmi_tx_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx_vdma.v
verilog axi_hdmi_tx_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx_core.v
verilog axi_hdmi_tx_v1_00_a /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/edk/pcores/axi_hdmi_tx_v1_00_a/hdl/verilog/axi_hdmi_tx.v
verilog work ../hdl/system_axi_hdmi_tx_0_wrapper.v
