# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Project file /home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/non_stop_ETC.mpf was not found.
# Unable to open project.
# Loading project non_stop_ETC
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of div.v was successful.
# Compile of div_tb.v was successful with warnings.
# Compile of non_stop_ETC.v was successful.
# Compile of non_stop_ETC_tb.v was successful.
# Compile of push_data.v was successful.
# Compile of top.v was successful.
# Compile of top_tb.v was successful.
# Compile of uart_fifo.sv was successful.
# Compile of uart_generator_clock.sv was successful.
# Compile of uart_protocol.sv was successful.
# Compile of uart_receiver.sv was successful.
# Compile of uart_transmitter.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 15:38:45 on Jun 12,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart_fifo(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "div(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "cotroller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "push_data(fast)".
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading work.non_stop_ETC(fast)
# Loading work.cotroller(fast)
# Loading work.datapath(fast)
# Loading work.div(fast)
# Loading work.push_data(fast)
# Loading sv_std.std
# Loading work.uart_generator_clock(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
restart; run -all
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading work.non_stop_ETC(fast)
# Loading work.cotroller(fast)
# Loading work.datapath(fast)
# Loading work.div(fast)
# Loading work.push_data(fast)
# Loading work.uart_generator_clock(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
add wave -position insertpoint sim:/top_tb/DUT/*
do /home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/wave.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.top(fast)
# Loading work.non_stop_ETC(fast)
# Loading work.cotroller(fast)
# Loading work.datapath(fast)
# Loading work.div(fast)
# Loading work.push_data(fast)
# Loading work.uart_generator_clock(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
run -all
# ** Note: $finish    : /home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/top_tb.v(107)
#    Time: 4288010 us  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/top_tb.v line 107
# End time: 15:43:37 on Jun 12,2022, Elapsed time: 0:04:52
# Errors: 0, Warnings: 0
