/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2009 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*********************************************************************
* file: cslr_hd_vps.h
*
* Brief: This file contains the Register Description for hd_vps
*
*********************************************************************/
#ifndef _CSLR_HD_VPS_H_
#define _CSLR_HD_VPS_H_



/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 CLKC_PID;
    volatile Uint8 RSVD0[12];
    volatile Uint32 SYSCONFIG;
    volatile Uint8 RSVD1[12];
    volatile Uint32 INTC_INTR0_STATUS_RAW0;
    volatile Uint32 INTC_INTR0_STATUS_RAW1;
    volatile Uint32 INTC_INTR0_STATUS_ENA0;
    volatile Uint32 INTC_INTR0_STATUS_ENA1;
    volatile Uint32 INTC_INTR0_ENA_SET0;
    volatile Uint32 INTC_INTR0_ENA_SET1;
    volatile Uint32 INTC_INTR0_ENA_CLR0;
    volatile Uint32 INTC_INTR0_ENA_CLR1;
    volatile Uint32 INTC_INTR1_STATUS_RAW0;
    volatile Uint32 INTC_INTR1_STATUS_RAW1;
    volatile Uint32 INTC_INTR1_STATUS_ENA0;
    volatile Uint32 INTC_INTR1_STATUS_ENA1;
    volatile Uint32 INTC_INTR1_ENA_SET0;
    volatile Uint32 INTC_INTR1_ENA_SET1;
    volatile Uint32 INTC_INTR1_ENA_CLR0;
    volatile Uint32 INTC_INTR1_ENA_CLR1;
    volatile Uint32 INTC_INTR2_STATUS_RAW0;
    volatile Uint32 INTC_INTR2_STATUS_RAW1;
    volatile Uint32 INTC_INTR2_STATUS_ENA0;
    volatile Uint32 INTC_INTR2_STATUS_ENA1;
    volatile Uint32 INTC_INTR2_ENA_SET0;
    volatile Uint32 INTC_INTR2_ENA_SET1;
    volatile Uint32 INTC_INTR2_ENA_CLR0;
    volatile Uint32 INTC_INTR2_ENA_CLR1;
    volatile Uint32 INTC_INTR3_STATUS_RAW0;
    volatile Uint32 INTC_INTR3_STATUS_RAW1;
    volatile Uint32 INTC_INTR3_STATUS_ENA0;
    volatile Uint32 INTC_INTR3_STATUS_ENA1;
    volatile Uint32 INTC_INTR3_ENA_SET0;
    volatile Uint32 INTC_INTR3_ENA_SET1;
    volatile Uint32 INTC_INTR3_ENA_CLR0;
    volatile Uint32 INTC_INTR3_ENA_CLR1;
    volatile Uint32 INTC_EOI;
    volatile Uint8 RSVD2[92];
    volatile Uint32 CLKC_CLKEN;
    volatile Uint32 CLKC_RST;
    volatile Uint32 CLKC_DPS;
    volatile Uint32 CLKC_VIP0DPS;
    volatile Uint32 CLKC_VIP1DPS;
    volatile Uint32 CLKC_VENC_CLKSEL;
    volatile Uint32 CLKC_VENC_ENA;
    volatile Uint32 CLKC_RANGE_MAP;
    volatile Uint32 CLKC_VENC_UNDERFLOW_STATUS;
    volatile Uint8 RSVD3[220];
    volatile Uint32 DFT_I_DVO1_CTRL;
    volatile Uint32 DFT_I_DVO1_MISRI;
    volatile Uint32 DFT_I_DVO1_MISRO;
    volatile Uint32 DFT_I_DVO2_CTRL;
    volatile Uint32 DFT_I_DVO2_MISRI;
    volatile Uint32 DFT_I_DVO2_MISRO;
    volatile Uint32 DFT_O_DVO1_CTRL;
    volatile Uint32 DFT_O_DVO1_MISRI;
    volatile Uint32 DFT_O_DVO1_MISRO;
    volatile Uint32 DFT_O_DVO2_CTRL;
    volatile Uint32 DFT_O_DVO2_MISRI;
    volatile Uint32 DFT_O_DVO2_MISRO;
    volatile Uint32 DFT_HDDAC_CTRL;
    volatile Uint32 DFT_HDDAC_MISRI;
    volatile Uint32 DFT_HDDAC_MISRO;
    volatile Uint32 DFT_SDDAC_CTRL;
    volatile Uint32 DFT_SDDAC_MISRI;
    volatile Uint32 DFT_SDDAC_MISRO;
    volatile Uint32 DFT_RFMOD_CTRL;
    volatile Uint32 DFT_RFMOD_MISRI;
    volatile Uint32 DFT_RFMOD_MISRO;
} CSL_Hd_vps_Regs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_Hd_vps_Regs           *CSL_VpsRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* clkc_pid */

#define CSL_HD_VPS_CLKC_PID_CUSTOM_MASK (0x000000C0u)
#define CSL_HD_VPS_CLKC_PID_CUSTOM_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_PID_FUNC_MASK (0x0FFF0000u)
#define CSL_HD_VPS_CLKC_PID_FUNC_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_PID_MAJOR_MASK (0x00000700u)
#define CSL_HD_VPS_CLKC_PID_MAJOR_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_PID_MINOR_MASK (0x0000003Fu)
#define CSL_HD_VPS_CLKC_PID_MINOR_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_PID_RTL_MASK (0x0000F800u)
#define CSL_HD_VPS_CLKC_PID_RTL_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_CLKC_PID_SCHEME_MASK (0xC0000000u)
#define CSL_HD_VPS_CLKC_PID_SCHEME_SHIFT (0x0000001Eu)


/* vps_sysconfig */

#define CSL_HD_VPS_SYSCONFIG_IDLEMODE_MASK (0x0000000Cu)
#define CSL_HD_VPS_SYSCONFIG_IDLEMODE_SHIFT (0x00000002u)

#define CSL_HD_VPS_SYSCONFIG_STANDYBYMODE_MASK (0x00000030u)
#define CSL_HD_VPS_SYSCONFIG_STANDYBYMODE_SHIFT (0x00000004u)


/* intc_intr0_status_raw0 */

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_CPROC_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_CPROC_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DEI_H_FMD_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DEI_H_FMD_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT0_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT0_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT1_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT1_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT2_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDMI_INT2_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT0_RAW_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT0_RAW_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT1_RAW_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT1_RAW_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT2_RAW_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_DVO2_INT2_RAW_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT0_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT0_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT1_RAW_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT1_RAW_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT2_RAW_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_HDCOMP_INT2_RAW_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_SD_INT_RAW_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_SD_INT_RAW_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VIP0_PARSER_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VIP0_PARSER_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VIP1_PARSER_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VIP1_PARSER_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_RAW_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_RAW_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_RAW_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_RAW_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_RAW_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_RAW_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_RAW_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_RAW_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_RAW_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_RAW_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_RAW_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_RAW_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_RAW_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_RAW_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_RAW_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_RAW_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_RAW_SHIFT (0x0000000Fu)


/* intc_intr0_status_raw1 */

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_COMP_ERR_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_COMP_ERR_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX0_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX0_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX1_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX1_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX2_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_GRPX2_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP6_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP6_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_RAW_SHIFT (0x00000007u)


/* intc_intr0_status_ena0 */

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_CPROC_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_CPROC_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DEI_FMD_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DEI_FMD_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DEI_H_FMD_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DEI_H_FMD_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT0_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT0_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT1_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT1_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT2_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDMI_INT2_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT0_ENA_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT0_ENA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT1_ENA_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT1_ENA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT2_ENA_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_DVO2_INT2_ENA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT0_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT0_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT1_ENA_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT1_ENA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT2_ENA_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_HDCOMP_INT2_ENA_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_SD_INT_ENA_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_SD_INT_ENA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VIP0_PARSER_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VIP0_PARSER_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VIP1_PARSER_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VIP1_PARSER_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_DESCRIPTOR_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_DESCRIPTOR_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST0_COMPLETE_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST0_COMPLETE_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST0_NOTIFY_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST0_NOTIFY_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST1_COMPLETE_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST1_COMPLETE_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST1_NOTIFY_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST1_NOTIFY_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST2_COMPLETE_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST2_COMPLETE_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST2_NOTIFY_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST2_NOTIFY_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST3_COMPLETE_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST3_COMPLETE_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST3_NOTIFY_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST3_NOTIFY_ENA_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST4_COMPLETE_ENA_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST4_COMPLETE_ENA_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST4_NOTIFY_ENA_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST4_NOTIFY_ENA_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST5_COMPLETE_ENA_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST5_COMPLETE_ENA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST5_NOTIFY_ENA_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST5_NOTIFY_ENA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST6_COMPLETE_ENA_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST6_COMPLETE_ENA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST6_NOTIFY_ENA_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST6_NOTIFY_ENA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST7_COMPLETE_ENA_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST7_COMPLETE_ENA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST7_NOTIFY_ENA_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA0_VPDMA_INT0_LIST7_NOTIFY_ENA_SHIFT (0x0000000Fu)


/* intc_intr0_status_ena1 */

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_COMP_ERR_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_COMP_ERR_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_DEI_ERROR_INT_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_DEI_ERROR_INT_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX0_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX0_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX1_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX1_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX2_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_GRPX2_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP0_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP0_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP1_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP1_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP2_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP2_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP3_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP3_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP4_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP4_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP5_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP5_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP6_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CHANNEL_GROUP6_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CLIENT_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_STATUS_ENA1_VPDMA_INT0_CLIENT_ENA_SHIFT (0x00000007u)


/* intc_intr0_ena_set0 */

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_CPROC_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_CPROC_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DEI_FMD_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DEI_FMD_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DEI_H_FMD_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DEI_H_FMD_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT0_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT0_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT1_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT1_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT2_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDMI_INT2_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT0_ENA_SET_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT0_ENA_SET_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT1_ENA_SET_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT1_ENA_SET_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT2_ENA_SET_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_DVO2_INT2_ENA_SET_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT0_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT0_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT1_ENA_SET_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT1_ENA_SET_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT2_ENA_SET_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_HDCOMP_INT2_ENA_SET_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_SD_INT_ENA_SET_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_SD_INT_ENA_SET_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VIP0_PARSER_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VIP0_PARSER_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VIP1_PARSER_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VIP1_PARSER_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_ENA_SET_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_ENA_SET_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_ENA_SET_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_ENA_SET_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_ENA_SET_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_ENA_SET_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_ENA_SET_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_ENA_SET_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_ENA_SET_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_ENA_SET_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_ENA_SET_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_ENA_SET_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_ENA_SET_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_ENA_SET_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_ENA_SET_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_ENA_SET_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_ENA_SET_SHIFT (0x0000000Fu)


/* intc_intr0_ena_set1 */

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_COMP_ERR_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_COMP_ERR_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX0_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX0_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX1_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX1_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX2_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_GRPX2_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP6_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP6_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_ENA_SET_SHIFT (0x00000007u)


/* intc_intr0_ena_clr0 */

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_CPROC_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_CPROC_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT0_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT0_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT1_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT1_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT2_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDMI_INT2_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT0_ENA_CLR_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT0_ENA_CLR_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT1_ENA_CLR_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT1_ENA_CLR_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT2_ENA_CLR_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_DVO2_INT2_ENA_CLR_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT0_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT0_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT1_ENA_CLR_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT1_ENA_CLR_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT2_ENA_CLR_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_HDCOMP_INT2_ENA_CLR_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_SD_INT_ENA_CLR_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_SD_INT_ENA_CLR_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_ENA_CLR_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_ENA_CLR_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_ENA_CLR_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_ENA_CLR_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_ENA_CLR_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_ENA_CLR_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_ENA_CLR_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_ENA_CLR_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_ENA_CLR_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_ENA_CLR_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_ENA_CLR_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_ENA_CLR_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_ENA_CLR_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_ENA_CLR_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_ENA_CLR_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_ENA_CLR_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_ENA_CLR_SHIFT (0x0000000Fu)


/* intc_intr0_ena_clr1 */

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_COMP_ERR_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_COMP_ERR_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX0_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX0_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX1_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX1_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX2_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_GRPX2_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP6_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP6_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_ENA_CLR_SHIFT (0x00000007u)


/* intc_intr1_status_raw0 */

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_CPROC_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_CPROC_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DEI_FMD_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DEI_FMD_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DEI_H_FMD_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DEI_H_FMD_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT0_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT0_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT1_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT1_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT2_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDMI_INT2_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT0_RAW_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT0_RAW_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT1_RAW_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT1_RAW_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT2_RAW_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_DVO2_INT2_RAW_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT0_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT0_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT1_RAW_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT1_RAW_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT2_RAW_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_HDCOMP_INT2_RAW_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_SD_INT_RAW_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_SD_INT_RAW_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VIP0_PARSER_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VIP0_PARSER_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VIP1_PARSER_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VIP1_PARSER_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_DESCRIPTOR_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_DESCRIPTOR_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST0_COMPLETE_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST0_COMPLETE_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST0_NOTIFY_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST0_NOTIFY_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST1_COMPLETE_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST1_COMPLETE_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST1_NOTIFY_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST1_NOTIFY_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST2_COMPLETE_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST2_COMPLETE_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST2_NOTIFY_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST2_NOTIFY_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST3_COMPLETE_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST3_COMPLETE_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST3_NOTIFY_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST3_NOTIFY_RAW_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST4_COMPLETE_RAW_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST4_COMPLETE_RAW_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST4_NOTIFY_RAW_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST4_NOTIFY_RAW_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST5_COMPLETE_RAW_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST5_COMPLETE_RAW_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST5_NOTIFY_RAW_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST5_NOTIFY_RAW_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST6_COMPLETE_RAW_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST6_COMPLETE_RAW_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST6_NOTIFY_RAW_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST6_NOTIFY_RAW_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST7_COMPLETE_RAW_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST7_COMPLETE_RAW_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST7_NOTIFY_RAW_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW0_VPDMA_INT1_LIST7_NOTIFY_RAW_SHIFT (0x0000000Fu)


/* intc_intr1_status_raw1 */

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_COMP_ERR_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_COMP_ERR_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_DEI_ERROR_INT_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_DEI_ERROR_INT_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX0_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX0_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX1_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX1_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX2_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_GRPX2_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP0_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP0_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP1_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP1_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP2_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP2_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP3_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP3_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP4_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP4_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP5_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP5_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP6_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CHANNEL_GROUP6_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CLIENT_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_RAW1_VPDMA_INT1_CLIENT_RAW_SHIFT (0x00000007u)


/* intc_intr1_status_ena0 */

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_CPROC_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_CPROC_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DEI_FMD_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DEI_FMD_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DEI_H_FMD_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DEI_H_FMD_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT0_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT0_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT1_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT1_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT2_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDMI_INT2_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT0_ENA_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT0_ENA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT1_ENA_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT1_ENA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT2_ENA_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_DVO2_INT2_ENA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT0_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT0_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT1_ENA_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT1_ENA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT2_ENA_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_HDCOMP_INT2_ENA_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_SD_INT_ENA_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_SD_INT_ENA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VIP0_PARSER_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VIP0_PARSER_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VIP1_PARSER_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VIP1_PARSER_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_DESCRIPTOR_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_DESCRIPTOR_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST0_COMPLETE_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST0_COMPLETE_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST0_NOTIFY_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST0_NOTIFY_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST1_COMPLETE_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST1_COMPLETE_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST1_NOTIFY_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST1_NOTIFY_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST2_COMPLETE_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST2_COMPLETE_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST2_NOTIFY_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST2_NOTIFY_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST3_COMPLETE_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST3_COMPLETE_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST3_NOTIFY_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST3_NOTIFY_ENA_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST4_COMPLETE_ENA_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST4_COMPLETE_ENA_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST4_NOTIFY_ENA_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST4_NOTIFY_ENA_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST5_COMPLETE_ENA_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST5_COMPLETE_ENA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST5_NOTIFY_ENA_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST5_NOTIFY_ENA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST6_COMPLETE_ENA_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST6_COMPLETE_ENA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST6_NOTIFY_ENA_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST6_NOTIFY_ENA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST7_COMPLETE_ENA_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST7_COMPLETE_ENA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST7_NOTIFY_ENA_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA0_VPDMA_INT1_LIST7_NOTIFY_ENA_SHIFT (0x0000000Fu)


/* intc_intr1_status_ena1 */

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_COMP_ERR_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_COMP_ERR_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_DEI_ERROR_INT_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_DEI_ERROR_INT_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX0_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX0_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX1_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX1_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX2_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_GRPX2_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP0_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP0_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP1_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP1_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP2_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP2_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP3_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP3_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP4_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP4_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP5_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP5_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP6_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CHANNEL_GROUP6_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CLIENT_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_STATUS_ENA1_VPDMA_INT1_CLIENT_ENA_SHIFT (0x00000007u)


/* intc_intr1_ena_set0 */

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_CPROC_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_CPROC_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DEI_FMD_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DEI_FMD_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DEI_H_FMD_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DEI_H_FMD_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT0_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT0_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT1_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT1_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT2_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDMI_INT2_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT0_ENA_SET_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT0_ENA_SET_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT1_ENA_SET_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT1_ENA_SET_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT2_ENA_SET_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_DVO2_INT2_ENA_SET_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT0_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT0_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT1_ENA_SET_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT1_ENA_SET_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT2_ENA_SET_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_HDCOMP_INT2_ENA_SET_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_SD_INT_ENA_SET_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_SD_INT_ENA_SET_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VIP0_PARSER_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VIP0_PARSER_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VIP1_PARSER_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VIP1_PARSER_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_DESCRIPTOR_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_DESCRIPTOR_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST0_COMPLETE_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST0_COMPLETE_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST0_NOTIFY_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST0_NOTIFY_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST1_COMPLETE_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST1_COMPLETE_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST1_NOTIFY_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST1_NOTIFY_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST2_COMPLETE_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST2_COMPLETE_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST2_NOTIFY_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST2_NOTIFY_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST3_COMPLETE_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST3_COMPLETE_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST3_NOTIFY_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST3_NOTIFY_ENA_SET_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST4_COMPLETE_ENA_SET_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST4_COMPLETE_ENA_SET_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST4_NOTIFY_ENA_SET_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST4_NOTIFY_ENA_SET_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST5_COMPLETE_ENA_SET_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST5_COMPLETE_ENA_SET_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST5_NOTIFY_ENA_SET_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST5_NOTIFY_ENA_SET_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST6_COMPLETE_ENA_SET_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST6_COMPLETE_ENA_SET_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST6_NOTIFY_ENA_SET_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST6_NOTIFY_ENA_SET_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST7_COMPLETE_ENA_SET_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST7_COMPLETE_ENA_SET_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST7_NOTIFY_ENA_SET_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET0_VPDMA_INT1_LIST7_NOTIFY_ENA_SET_SHIFT (0x0000000Fu)


/* intc_intr1_ena_set1 */

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_COMP_ERR_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_COMP_ERR_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_DEI_ERROR_INT_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_DEI_ERROR_INT_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX0_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX0_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX1_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX1_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX2_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_GRPX2_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP0_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP0_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP1_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP1_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP2_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP2_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP3_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP3_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP4_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP4_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP5_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP5_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP6_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CHANNEL_GROUP6_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CLIENT_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_ENA_SET1_VPDMA_INT1_CLIENT_ENA_SET_SHIFT (0x00000007u)


/* intc_intr1_ena_clr0 */

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_CPROC_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_CPROC_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DEI_FMD_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DEI_FMD_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT0_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT0_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT1_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT1_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT2_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDMI_INT2_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT0_ENA_CLR_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT0_ENA_CLR_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT1_ENA_CLR_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT1_ENA_CLR_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT2_ENA_CLR_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_DVO2_INT2_ENA_CLR_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT0_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT0_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT1_ENA_CLR_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT1_ENA_CLR_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT2_ENA_CLR_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_HDCOMP_INT2_ENA_CLR_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_SD_INT_ENA_CLR_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_SD_INT_ENA_CLR_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_DESCRIPTOR_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_DESCRIPTOR_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST0_COMPLETE_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST0_COMPLETE_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST0_NOTIFY_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST0_NOTIFY_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST1_COMPLETE_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST1_COMPLETE_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST1_NOTIFY_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST1_NOTIFY_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST2_COMPLETE_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST2_COMPLETE_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST2_NOTIFY_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST2_NOTIFY_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST3_COMPLETE_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST3_COMPLETE_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST3_NOTIFY_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST3_NOTIFY_ENA_CLR_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST4_COMPLETE_ENA_CLR_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST4_COMPLETE_ENA_CLR_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST4_NOTIFY_ENA_CLR_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST4_NOTIFY_ENA_CLR_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST5_COMPLETE_ENA_CLR_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST5_COMPLETE_ENA_CLR_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST5_NOTIFY_ENA_CLR_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST5_NOTIFY_ENA_CLR_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST6_COMPLETE_ENA_CLR_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST6_COMPLETE_ENA_CLR_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST6_NOTIFY_ENA_CLR_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST6_NOTIFY_ENA_CLR_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST7_COMPLETE_ENA_CLR_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST7_COMPLETE_ENA_CLR_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST7_NOTIFY_ENA_CLR_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR0_VPDMA_INT1_LIST7_NOTIFY_ENA_CLR_SHIFT (0x0000000Fu)


/* intc_intr1_ena_clr1 */

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_COMP_ERR_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_COMP_ERR_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX0_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX0_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX1_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX1_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX2_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_GRPX2_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP0_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP0_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP1_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP1_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP2_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP2_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP3_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP3_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP4_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP4_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP5_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP5_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP6_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CHANNEL_GROUP6_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CLIENT_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR1_ENA_CLR1_VPDMA_INT1_CLIENT_ENA_CLR_SHIFT (0x00000007u)


/* intc_intr2_status_raw0 */

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_CPROC_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_CPROC_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DEI_FMD_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DEI_FMD_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DEI_H_FMD_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DEI_H_FMD_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT0_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT0_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT1_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT1_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT2_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDMI_INT2_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT0_RAW_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT0_RAW_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT1_RAW_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT1_RAW_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT2_RAW_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_DVO2_INT2_RAW_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT0_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT0_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT1_RAW_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT1_RAW_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT2_RAW_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_HDCOMP_INT2_RAW_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_SD_INT_RAW_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_SD_INT_RAW_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VIP0_PARSER_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VIP0_PARSER_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VIP1_PARSER_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VIP1_PARSER_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_DESCRIPTOR_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_DESCRIPTOR_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST0_COMPLETE_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST0_COMPLETE_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST0_NOTIFY_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST0_NOTIFY_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST1_COMPLETE_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST1_COMPLETE_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST1_NOTIFY_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST1_NOTIFY_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST2_COMPLETE_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST2_COMPLETE_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST2_NOTIFY_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST2_NOTIFY_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST3_COMPLETE_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST3_COMPLETE_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST3_NOTIFY_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST3_NOTIFY_RAW_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST4_COMPLETE_RAW_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST4_COMPLETE_RAW_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST4_NOTIFY_RAW_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST4_NOTIFY_RAW_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST5_COMPLETE_RAW_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST5_COMPLETE_RAW_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST5_NOTIFY_RAW_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST5_NOTIFY_RAW_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST6_COMPLETE_RAW_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST6_COMPLETE_RAW_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST6_NOTIFY_RAW_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST6_NOTIFY_RAW_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST7_COMPLETE_RAW_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST7_COMPLETE_RAW_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST7_NOTIFY_RAW_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW0_VPDMA_INT2_LIST7_NOTIFY_RAW_SHIFT (0x0000000Fu)


/* intc_intr2_status_raw1 */

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_COMP_ERR_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_COMP_ERR_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_DEI_ERROR_INT_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_DEI_ERROR_INT_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX0_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX0_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX1_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX1_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX2_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_GRPX2_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP0_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP0_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP1_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP1_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP2_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP2_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP3_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP3_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP4_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP4_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP5_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP5_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP6_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CHANNEL_GROUP6_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CLIENT_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_RAW1_VPDMA_INT2_CLIENT_RAW_SHIFT (0x00000007u)


/* intc_intr2_status_ena0 */

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_CPROC_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_CPROC_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DEI_FMD_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DEI_FMD_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DEI_H_FMD_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DEI_H_FMD_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT0_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT0_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT1_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT1_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT2_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDMI_INT2_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT0_ENA_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT0_ENA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT1_ENA_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT1_ENA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT2_ENA_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_DVO2_INT2_ENA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT0_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT0_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT1_ENA_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT1_ENA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT2_ENA_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_HDCOMP_INT2_ENA_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_SD_INT_ENA_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_SD_INT_ENA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VIP0_PARSER_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VIP0_PARSER_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VIP1_PARSER_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VIP1_PARSER_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_DESCRIPTOR_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_DESCRIPTOR_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST0_COMPLETE_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST0_COMPLETE_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST0_NOTIFY_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST0_NOTIFY_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST1_COMPLETE_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST1_COMPLETE_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST1_NOTIFY_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST1_NOTIFY_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST2_COMPLETE_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST2_COMPLETE_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST2_NOTIFY_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST2_NOTIFY_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST3_COMPLETE_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST3_COMPLETE_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST3_NOTIFY_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST3_NOTIFY_ENA_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST4_COMPLETE_ENA_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST4_COMPLETE_ENA_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST4_NOTIFY_ENA_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST4_NOTIFY_ENA_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST5_COMPLETE_ENA_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST5_COMPLETE_ENA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST5_NOTIFY_ENA_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST5_NOTIFY_ENA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST6_COMPLETE_ENA_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST6_COMPLETE_ENA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST6_NOTIFY_ENA_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST6_NOTIFY_ENA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST7_COMPLETE_ENA_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST7_COMPLETE_ENA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST7_NOTIFY_ENA_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA0_VPDMA_INT2_LIST7_NOTIFY_ENA_SHIFT (0x0000000Fu)


/* intc_intr2_status_ena1 */

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_COMP_ERR_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_COMP_ERR_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_DEI_ERROR_INT_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_DEI_ERROR_INT_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX0_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX0_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX1_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX1_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX2_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_GRPX2_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP0_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP0_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP1_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP1_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP2_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP2_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP3_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP3_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP4_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP4_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP5_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP5_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP6_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CHANNEL_GROUP6_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CLIENT_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_STATUS_ENA1_VPDMA_INT2_CLIENT_ENA_SHIFT (0x00000007u)


/* intc_intr2_ena_set0 */

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_CPROC_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_CPROC_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DEI_FMD_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DEI_FMD_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DEI_H_FMD_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DEI_H_FMD_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT0_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT0_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT1_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT1_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT2_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDMI_INT2_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT0_ENA_SET_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT0_ENA_SET_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT1_ENA_SET_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT1_ENA_SET_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT2_ENA_SET_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_DVO2_INT2_ENA_SET_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT0_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT0_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT1_ENA_SET_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT1_ENA_SET_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT2_ENA_SET_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_HDCOMP_INT2_ENA_SET_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_SD_INT_ENA_SET_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_SD_INT_ENA_SET_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VIP0_PARSER_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VIP0_PARSER_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VIP1_PARSER_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VIP1_PARSER_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_DESCRIPTOR_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_DESCRIPTOR_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST0_COMPLETE_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST0_COMPLETE_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST0_NOTIFY_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST0_NOTIFY_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST1_COMPLETE_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST1_COMPLETE_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST1_NOTIFY_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST1_NOTIFY_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST2_COMPLETE_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST2_COMPLETE_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST2_NOTIFY_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST2_NOTIFY_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST3_COMPLETE_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST3_COMPLETE_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST3_NOTIFY_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST3_NOTIFY_ENA_SET_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST4_COMPLETE_ENA_SET_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST4_COMPLETE_ENA_SET_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST4_NOTIFY_ENA_SET_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST4_NOTIFY_ENA_SET_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST5_COMPLETE_ENA_SET_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST5_COMPLETE_ENA_SET_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST5_NOTIFY_ENA_SET_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST5_NOTIFY_ENA_SET_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST6_COMPLETE_ENA_SET_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST6_COMPLETE_ENA_SET_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST6_NOTIFY_ENA_SET_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST6_NOTIFY_ENA_SET_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST7_COMPLETE_ENA_SET_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST7_COMPLETE_ENA_SET_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST7_NOTIFY_ENA_SET_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET0_VPDMA_INT2_LIST7_NOTIFY_ENA_SET_SHIFT (0x0000000Fu)


/* intc_intr2_ena_set1 */

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_COMP_ERR_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_COMP_ERR_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_DEI_ERROR_INT_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_DEI_ERROR_INT_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX0_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX0_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX1_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX1_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX2_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_GRPX2_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP0_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP0_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP1_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP1_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP2_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP2_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP3_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP3_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP4_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP4_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP5_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP5_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP6_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CHANNEL_GROUP6_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CLIENT_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_ENA_SET1_VPDMA_INT2_CLIENT_ENA_SET_SHIFT (0x00000007u)


/* intc_intr2_ena_clr0 */

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_CPROC_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_CPROC_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DEI_FMD_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DEI_FMD_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT0_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT0_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT1_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT1_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT2_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDMI_INT2_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT0_ENA_CLR_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT0_ENA_CLR_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT1_ENA_CLR_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT1_ENA_CLR_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT2_ENA_CLR_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_DVO2_INT2_ENA_CLR_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT0_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT0_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT1_ENA_CLR_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT1_ENA_CLR_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT2_ENA_CLR_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_HDCOMP_INT2_ENA_CLR_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_SD_INT_ENA_CLR_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_SD_INT_ENA_CLR_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_DESCRIPTOR_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_DESCRIPTOR_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST0_COMPLETE_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST0_COMPLETE_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST0_NOTIFY_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST0_NOTIFY_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST1_COMPLETE_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST1_COMPLETE_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST1_NOTIFY_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST1_NOTIFY_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST2_COMPLETE_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST2_COMPLETE_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST2_NOTIFY_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST2_NOTIFY_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST3_COMPLETE_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST3_COMPLETE_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST3_NOTIFY_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST3_NOTIFY_ENA_CLR_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST4_COMPLETE_ENA_CLR_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST4_COMPLETE_ENA_CLR_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST4_NOTIFY_ENA_CLR_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST4_NOTIFY_ENA_CLR_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST5_COMPLETE_ENA_CLR_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST5_COMPLETE_ENA_CLR_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST5_NOTIFY_ENA_CLR_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST5_NOTIFY_ENA_CLR_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST6_COMPLETE_ENA_CLR_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST6_COMPLETE_ENA_CLR_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST6_NOTIFY_ENA_CLR_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST6_NOTIFY_ENA_CLR_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST7_COMPLETE_ENA_CLR_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST7_COMPLETE_ENA_CLR_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST7_NOTIFY_ENA_CLR_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR0_VPDMA_INT2_LIST7_NOTIFY_ENA_CLR_SHIFT (0x0000000Fu)


/* intc_intr2_ena_clr1 */

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_COMP_ERR_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_COMP_ERR_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX0_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX0_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX1_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX1_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX2_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_GRPX2_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP0_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP0_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP1_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP1_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP2_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP2_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP3_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP3_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP4_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP4_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP5_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP5_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP6_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CHANNEL_GROUP6_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CLIENT_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR2_ENA_CLR1_VPDMA_INT2_CLIENT_ENA_CLR_SHIFT (0x00000007u)


/* intc_intr3_status_raw0 */

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_CPROC_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_CPROC_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DEI_FMD_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DEI_FMD_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DEI_H_FMD_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DEI_H_FMD_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT0_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT0_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT1_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT1_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT2_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDMI_INT2_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT0_RAW_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT0_RAW_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT1_RAW_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT1_RAW_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT2_RAW_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_DVO2_INT2_RAW_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT0_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT0_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT1_RAW_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT1_RAW_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT2_RAW_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_HDCOMP_INT2_RAW_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_SD_INT_RAW_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_SD_INT_RAW_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VIP0_PARSER_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VIP0_PARSER_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VIP1_PARSER_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VIP1_PARSER_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_DESCRIPTOR_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_DESCRIPTOR_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST0_COMPLETE_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST0_COMPLETE_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST0_NOTIFY_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST0_NOTIFY_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST1_COMPLETE_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST1_COMPLETE_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST1_NOTIFY_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST1_NOTIFY_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST2_COMPLETE_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST2_COMPLETE_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST2_NOTIFY_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST2_NOTIFY_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST3_COMPLETE_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST3_COMPLETE_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST3_NOTIFY_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST3_NOTIFY_RAW_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST4_COMPLETE_RAW_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST4_COMPLETE_RAW_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST4_NOTIFY_RAW_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST4_NOTIFY_RAW_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST5_COMPLETE_RAW_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST5_COMPLETE_RAW_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST5_NOTIFY_RAW_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST5_NOTIFY_RAW_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST6_COMPLETE_RAW_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST6_COMPLETE_RAW_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST6_NOTIFY_RAW_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST6_NOTIFY_RAW_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST7_COMPLETE_RAW_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST7_COMPLETE_RAW_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST7_NOTIFY_RAW_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW0_VPDMA_INT3_LIST7_NOTIFY_RAW_SHIFT (0x0000000Fu)


/* intc_intr3_status_raw1 */

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_COMP_ERR_INT_RAW_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_COMP_ERR_INT_RAW_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_DEI_ERROR_INT_RAW_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_DEI_ERROR_INT_RAW_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX0_INT_RAW_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX0_INT_RAW_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX1_INT_RAW_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX1_INT_RAW_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX2_INT_RAW_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_GRPX2_INT_RAW_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_NF_CHR_DS_UV_ERR_INT_RAW_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP0_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP0_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP1_CHR_DS_0_UV_ERR_INT_RAW_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VIP1_CHR_DS_1_UV_ERR_INT_RAW_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP0_RAW_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP0_RAW_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP1_RAW_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP1_RAW_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP2_RAW_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP2_RAW_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP3_RAW_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP3_RAW_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP4_RAW_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP4_RAW_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP5_RAW_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP5_RAW_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP6_RAW_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CHANNEL_GROUP6_RAW_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CLIENT_RAW_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_RAW1_VPDMA_INT3_CLIENT_RAW_SHIFT (0x00000007u)


/* intc_intr3_status_ena0 */

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_CPROC_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_CPROC_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DEI_FMD_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DEI_FMD_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DEI_H_FMD_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DEI_H_FMD_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT0_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT0_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT1_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT1_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT2_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDMI_INT2_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT0_ENA_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT0_ENA_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT1_ENA_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT1_ENA_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT2_ENA_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_DVO2_INT2_ENA_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT0_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT0_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT1_ENA_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT1_ENA_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT2_ENA_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_HDCOMP_INT2_ENA_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_SD_INT_ENA_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_SD_INT_ENA_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VIP0_PARSER_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VIP0_PARSER_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VIP1_PARSER_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VIP1_PARSER_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_DESCRIPTOR_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_DESCRIPTOR_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST0_COMPLETE_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST0_COMPLETE_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST0_NOTIFY_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST0_NOTIFY_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST1_COMPLETE_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST1_COMPLETE_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST1_NOTIFY_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST1_NOTIFY_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST2_COMPLETE_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST2_COMPLETE_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST2_NOTIFY_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST2_NOTIFY_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST3_COMPLETE_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST3_COMPLETE_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST3_NOTIFY_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST3_NOTIFY_ENA_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST4_COMPLETE_ENA_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST4_COMPLETE_ENA_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST4_NOTIFY_ENA_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST4_NOTIFY_ENA_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST5_COMPLETE_ENA_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST5_COMPLETE_ENA_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST5_NOTIFY_ENA_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST5_NOTIFY_ENA_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST6_COMPLETE_ENA_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST6_COMPLETE_ENA_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST6_NOTIFY_ENA_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST6_NOTIFY_ENA_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST7_COMPLETE_ENA_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST7_COMPLETE_ENA_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST7_NOTIFY_ENA_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA0_VPDMA_INT3_LIST7_NOTIFY_ENA_SHIFT (0x0000000Fu)


/* intc_intr3_status_ena1 */

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_COMP_ERR_INT_ENA_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_COMP_ERR_INT_ENA_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_DEI_ERROR_INT_ENA_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_DEI_ERROR_INT_ENA_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX0_INT_ENA_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX0_INT_ENA_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX1_INT_ENA_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX1_INT_ENA_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX2_INT_ENA_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_GRPX2_INT_ENA_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_NF_CHR_DS_UV_ERR_INT_ENA_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP0_ENA_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP0_ENA_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP1_ENA_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP1_ENA_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP2_ENA_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP2_ENA_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP3_ENA_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP3_ENA_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP4_ENA_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP4_ENA_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP5_ENA_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP5_ENA_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP6_ENA_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CHANNEL_GROUP6_ENA_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CLIENT_ENA_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_STATUS_ENA1_VPDMA_INT3_CLIENT_ENA_SHIFT (0x00000007u)


/* intc_intr3_ena_set0 */

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_CPROC_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_CPROC_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DEI_FMD_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DEI_FMD_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DEI_H_FMD_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DEI_H_FMD_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT0_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT0_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT1_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT1_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT2_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDMI_INT2_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT0_ENA_SET_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT0_ENA_SET_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT1_ENA_SET_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT1_ENA_SET_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT2_ENA_SET_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_DVO2_INT2_ENA_SET_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT0_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT0_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT1_ENA_SET_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT1_ENA_SET_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT2_ENA_SET_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_HDCOMP_INT2_ENA_SET_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_SD_INT_ENA_SET_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_SD_INT_ENA_SET_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VIP0_PARSER_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VIP0_PARSER_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VIP1_PARSER_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VIP1_PARSER_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_DESCRIPTOR_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_DESCRIPTOR_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST0_COMPLETE_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST0_COMPLETE_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST0_NOTIFY_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST0_NOTIFY_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST1_COMPLETE_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST1_COMPLETE_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST1_NOTIFY_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST1_NOTIFY_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST2_COMPLETE_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST2_COMPLETE_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST2_NOTIFY_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST2_NOTIFY_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST3_COMPLETE_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST3_COMPLETE_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST3_NOTIFY_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST3_NOTIFY_ENA_SET_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST4_COMPLETE_ENA_SET_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST4_COMPLETE_ENA_SET_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST4_NOTIFY_ENA_SET_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST4_NOTIFY_ENA_SET_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST5_COMPLETE_ENA_SET_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST5_COMPLETE_ENA_SET_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST5_NOTIFY_ENA_SET_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST5_NOTIFY_ENA_SET_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST6_COMPLETE_ENA_SET_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST6_COMPLETE_ENA_SET_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST6_NOTIFY_ENA_SET_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST6_NOTIFY_ENA_SET_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST7_COMPLETE_ENA_SET_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST7_COMPLETE_ENA_SET_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST7_NOTIFY_ENA_SET_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET0_VPDMA_INT3_LIST7_NOTIFY_ENA_SET_SHIFT (0x0000000Fu)


/* intc_intr3_ena_set1 */

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_COMP_ERR_INT_ENA_SET_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_COMP_ERR_INT_ENA_SET_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_DEI_ERROR_INT_ENA_SET_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_DEI_ERROR_INT_ENA_SET_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX0_INT_ENA_SET_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX0_INT_ENA_SET_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX1_INT_ENA_SET_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX1_INT_ENA_SET_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX2_INT_ENA_SET_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_GRPX2_INT_ENA_SET_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_NF_CHR_DS_UV_ERR_INT_ENA_SET_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_SET_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP0_ENA_SET_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP0_ENA_SET_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP1_ENA_SET_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP1_ENA_SET_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP2_ENA_SET_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP2_ENA_SET_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP3_ENA_SET_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP3_ENA_SET_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP4_ENA_SET_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP4_ENA_SET_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP5_ENA_SET_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP5_ENA_SET_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP6_ENA_SET_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CHANNEL_GROUP6_ENA_SET_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CLIENT_ENA_SET_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_ENA_SET1_VPDMA_INT3_CLIENT_ENA_SET_SHIFT (0x00000007u)


/* intc_intr3_ena_clr0 */

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_CPROC_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_CPROC_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DEI_FMD_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DEI_FMD_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DEI_H_FMD_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT0_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT0_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT1_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT1_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT2_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDMI_INT2_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT0_ENA_CLR_MASK (0x10000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT0_ENA_CLR_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT1_ENA_CLR_MASK (0x20000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT1_ENA_CLR_SHIFT (0x0000001Du)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT2_ENA_CLR_MASK (0x40000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_DVO2_INT2_ENA_CLR_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT0_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT0_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT1_ENA_CLR_MASK (0x04000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT1_ENA_CLR_SHIFT (0x0000001Au)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT2_ENA_CLR_MASK (0x08000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_HDCOMP_INT2_ENA_CLR_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_SD_INT_ENA_CLR_MASK (0x80000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_SD_INT_ENA_CLR_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VIP0_PARSER_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VIP1_PARSER_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_DESCRIPTOR_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_DESCRIPTOR_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST0_COMPLETE_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST0_COMPLETE_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST0_NOTIFY_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST0_NOTIFY_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST1_COMPLETE_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST1_COMPLETE_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST1_NOTIFY_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST1_NOTIFY_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST2_COMPLETE_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST2_COMPLETE_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST2_NOTIFY_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST2_NOTIFY_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST3_COMPLETE_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST3_COMPLETE_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST3_NOTIFY_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST3_NOTIFY_ENA_CLR_SHIFT (0x00000007u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST4_COMPLETE_ENA_CLR_MASK (0x00000100u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST4_COMPLETE_ENA_CLR_SHIFT (0x00000008u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST4_NOTIFY_ENA_CLR_MASK (0x00000200u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST4_NOTIFY_ENA_CLR_SHIFT (0x00000009u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST5_COMPLETE_ENA_CLR_MASK (0x00000400u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST5_COMPLETE_ENA_CLR_SHIFT (0x0000000Au)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST5_NOTIFY_ENA_CLR_MASK (0x00000800u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST5_NOTIFY_ENA_CLR_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST6_COMPLETE_ENA_CLR_MASK (0x00001000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST6_COMPLETE_ENA_CLR_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST6_NOTIFY_ENA_CLR_MASK (0x00002000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST6_NOTIFY_ENA_CLR_SHIFT (0x0000000Du)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST7_COMPLETE_ENA_CLR_MASK (0x00004000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST7_COMPLETE_ENA_CLR_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST7_NOTIFY_ENA_CLR_MASK (0x00008000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR0_VPDMA_INT3_LIST7_NOTIFY_ENA_CLR_SHIFT (0x0000000Fu)


/* intc_intr3_ena_clr1 */

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_COMP_ERR_INT_ENA_CLR_MASK (0x00100000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_COMP_ERR_INT_ENA_CLR_SHIFT (0x00000014u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_MASK (0x00010000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_DEI_ERROR_INT_ENA_CLR_SHIFT (0x00000010u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX0_INT_ENA_CLR_MASK (0x00020000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX0_INT_ENA_CLR_SHIFT (0x00000011u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX1_INT_ENA_CLR_MASK (0x00040000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX1_INT_ENA_CLR_SHIFT (0x00000012u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX2_INT_ENA_CLR_MASK (0x00080000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_GRPX2_INT_ENA_CLR_SHIFT (0x00000013u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_MASK (0x00200000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_NF_CHR_DS_UV_ERR_INT_ENA_CLR_SHIFT (0x00000015u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x00400000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP0_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000016u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x00800000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP0_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000017u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_MASK (0x01000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP1_CHR_DS_0_UV_ERR_INT_ENA_CLR_SHIFT (0x00000018u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_MASK (0x02000000u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR_SHIFT (0x00000019u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP0_ENA_CLR_MASK (0x00000001u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP0_ENA_CLR_SHIFT (0x00000000u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP1_ENA_CLR_MASK (0x00000002u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP1_ENA_CLR_SHIFT (0x00000001u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP2_ENA_CLR_MASK (0x00000004u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP2_ENA_CLR_SHIFT (0x00000002u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP3_ENA_CLR_MASK (0x00000008u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP3_ENA_CLR_SHIFT (0x00000003u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP4_ENA_CLR_MASK (0x00000010u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP4_ENA_CLR_SHIFT (0x00000004u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP5_ENA_CLR_MASK (0x00000020u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP5_ENA_CLR_SHIFT (0x00000005u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP6_ENA_CLR_MASK (0x00000040u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CHANNEL_GROUP6_ENA_CLR_SHIFT (0x00000006u)

#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CLIENT_ENA_CLR_MASK (0x00000080u)
#define CSL_HD_VPS_INTC_INTR3_ENA_CLR1_VPDMA_INT3_CLIENT_ENA_CLR_SHIFT (0x00000007u)


/* intc_eoi */

#define CSL_HD_VPS_INTC_EOI_EOI_VECTOR_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_INTC_EOI_EOI_VECTOR_SHIFT (0x00000000u)


/* clkc_clken */

#define CSL_HD_VPS_CLKC_CLKEN_AUX_DP_EN_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_CLKEN_AUX_DP_EN_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_CLKEN_COMP_DP_EN_MASK (0x00000040u)
#define CSL_HD_VPS_CLKC_CLKEN_COMP_DP_EN_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_CLKEN_DVO2_EN_MASK (0x00000800u)
#define CSL_HD_VPS_CLKC_CLKEN_DVO2_EN_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_CLKC_CLKEN_GRPX0_DP_EN_MASK (0x00000008u)
#define CSL_HD_VPS_CLKC_CLKEN_GRPX0_DP_EN_SHIFT (0x00000003u)

#define CSL_HD_VPS_CLKC_CLKEN_GRPX1_DP_EN_MASK (0x00000010u)
#define CSL_HD_VPS_CLKC_CLKEN_GRPX1_DP_EN_SHIFT (0x00000004u)

#define CSL_HD_VPS_CLKC_CLKEN_GRPX2_DP_EN_MASK (0x00000020u)
#define CSL_HD_VPS_CLKC_CLKEN_GRPX2_DP_EN_SHIFT (0x00000005u)

#define CSL_HD_VPS_CLKC_CLKEN_HDCOMP_EN_MASK (0x00000400u)
#define CSL_HD_VPS_CLKC_CLKEN_HDCOMP_EN_SHIFT (0x0000000Au)

#define CSL_HD_VPS_CLKC_CLKEN_HDMI_DVO1_EN_MASK (0x00000200u)
#define CSL_HD_VPS_CLKC_CLKEN_HDMI_DVO1_EN_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_CLKEN_SEC0_DP_EN_MASK (0x00000080u)
#define CSL_HD_VPS_CLKC_CLKEN_SEC0_DP_EN_SHIFT (0x00000007u)

#define CSL_HD_VPS_CLKC_CLKEN_SEC1_DP_EN_MASK (0x00000100u)
#define CSL_HD_VPS_CLKC_CLKEN_SEC1_DP_EN_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_CLKEN_NF_DP_EN_MASK (0x01000000u)
#define CSL_HD_VPS_CLKC_CLKEN_NF_DP_EN_SHIFT (0x00000018u)

#define CSL_HD_VPS_CLKC_CLKEN_PRI_DP_EN_MASK (0x00000002u)
#define CSL_HD_VPS_CLKC_CLKEN_PRI_DP_EN_SHIFT (0x00000001u)

#define CSL_HD_VPS_CLKC_CLKEN_SD_EN_MASK (0x00001000u)
#define CSL_HD_VPS_CLKC_CLKEN_SD_EN_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_CLKC_CLKEN_VIP0_DP_EN_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_CLKEN_VIP0_DP_EN_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_CLKEN_VIP1_DP_EN_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_CLKEN_VIP1_DP_EN_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_CLKEN_VPDMA_EN_MASK (0x00000001u)
#define CSL_HD_VPS_CLKC_CLKEN_VPDMA_EN_SHIFT (0x00000000u)


/* clkc_rst */

#define CSL_HD_VPS_CLKC_RST_AUX_DP_RST_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_RST_AUX_DP_RST_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_RST_COMP_DP_RST_MASK (0x00000040u)
#define CSL_HD_VPS_CLKC_RST_COMP_DP_RST_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_RST_DVO2_RST_MASK (0x00000400u)
#define CSL_HD_VPS_CLKC_RST_DVO2_RST_SHIFT (0x0000000Au)

#define CSL_HD_VPS_CLKC_RST_GRPX0_DP_RST_MASK (0x00000008u)
#define CSL_HD_VPS_CLKC_RST_GRPX0_DP_RST_SHIFT (0x00000003u)

#define CSL_HD_VPS_CLKC_RST_GRPX1_DP_RST_MASK (0x00000010u)
#define CSL_HD_VPS_CLKC_RST_GRPX1_DP_RST_SHIFT (0x00000004u)

#define CSL_HD_VPS_CLKC_RST_GRPX2_DP_RST_MASK (0x00000020u)
#define CSL_HD_VPS_CLKC_RST_GRPX2_DP_RST_SHIFT (0x00000005u)

#define CSL_HD_VPS_CLKC_RST_HDCOMP_RST_MASK (0x00000200u)
#define CSL_HD_VPS_CLKC_RST_HDCOMP_RST_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_RST_HDMI_DVO1_RST_MASK (0x00000100u)
#define CSL_HD_VPS_CLKC_RST_HDMI_DVO1_RST_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_RST_SEC_DP_RST_MASK (0x00000080u)
#define CSL_HD_VPS_CLKC_RST_SEC_DP_RST_SHIFT (0x00000007u)

#define CSL_HD_VPS_CLKC_RST_MAIN_RST_MASK (0x80000000u)
#define CSL_HD_VPS_CLKC_RST_MAIN_RST_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_CLKC_RST_NF_DP_RST_MASK (0x01000000u)
#define CSL_HD_VPS_CLKC_RST_NF_DP_RST_SHIFT (0x00000018u)

#define CSL_HD_VPS_CLKC_RST_PRI_DP_RST_MASK (0x00000002u)
#define CSL_HD_VPS_CLKC_RST_PRI_DP_RST_SHIFT (0x00000001u)

#define CSL_HD_VPS_CLKC_RST_SD_RST_MASK (0x00000800u)
#define CSL_HD_VPS_CLKC_RST_SD_RST_SHIFT (0x0000000Bu)

#define CSL_HD_VPS_CLKC_RST_VIP0_DP_RST_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_RST_VIP0_DP_RST_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_RST_VIP1_DP_RST_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_RST_VIP1_DP_RST_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_RST_VPDMA_RST_MASK (0x00000001u)
#define CSL_HD_VPS_CLKC_RST_VPDMA_RST_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_RST_VIP0_CSC_DP_RST_MASK        (0x00100000u)
#define CSL_HD_VPS_CLKC_RST_VIP0_CSC_DP_RST_SHIFT       (0x00000014u)

#define CSL_HD_VPS_CLKC_RST_VIP1_CSC_DP_RST_MASK        (0x00200000u)
#define CSL_HD_VPS_CLKC_RST_VIP1_CSC_DP_RST_SHIFT       (0x00000015u)

#define CSL_HD_VPS_CLKC_RST_VIP0_SC_DP_RST_MASK         (0x00400000u)
#define CSL_HD_VPS_CLKC_RST_VIP0_SC_DP_RST_SHIFT        (0x00000016u)

#define CSL_HD_VPS_CLKC_RST_VIP1_SC_DP_RST_MASK         (0x00800000u)
#define CSL_HD_VPS_CLKC_RST_VIP1_SC_DP_RST_SHIFT        (0x00000017u)

#define CSL_HD_VPS_CLKC_RST_VIP0_CHRDS_0_DP_RST_MASK        (0x02000000u)
#define CSL_HD_VPS_CLKC_RST_VIP0_CHRDS_0_DP_RST_SHIFT       (0x00000019u)

#define CSL_HD_VPS_CLKC_RST_VIP1_CHRDS_0_DP_RST_MASK        (0x04000000u)
#define CSL_HD_VPS_CLKC_RST_VIP1_CHRDS_0_DP_RST_SHIFT       (0x0000001Au)

#define CSL_HD_VPS_CLKC_RST_VIP0_CHRDS_1_DP_RST_MASK        (0x08000000u)
#define CSL_HD_VPS_CLKC_RST_VIP0_CHRDS_1_DP_RST_SHIFT       (0x0000001Bu)

#define CSL_HD_VPS_CLKC_RST_VIP1_CHRDS_1_DP_RST_MASK        (0x10000000u)
#define CSL_HD_VPS_CLKC_RST_VIP1_CHRDS_1_DP_RST_SHIFT       (0x0000001Cu)


/* clkc_dps */

#define CSL_HD_VPS_CLKC_DPS_MAIN_DATAPATH_SELECT_MASK (0xF0000000u)
#define CSL_HD_VPS_CLKC_DPS_MAIN_DATAPATH_SELECT_SHIFT (0x0000001Cu)

#define CSL_HD_VPS_CLKC_DPS_COMP_DECOMP_PRI_BYPASS_MASK (0x00008000u)
#define CSL_HD_VPS_CLKC_DPS_COMP_DECOMP_PRI_BYPASS_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_CLKC_DPS_COMP_DECOMP_AUX_BYPASS_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_DPS_COMP_DECOMP_AUX_BYPASS_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_DPS_HDCOMP_DVO2_SELECT_MASK (0x00000038u)
#define CSL_HD_VPS_CLKC_DPS_HDCOMP_DVO2_SELECT_SHIFT (0x00000003u)

#define CSL_HD_VPS_CLKC_DPS_SEC0_SELECT_MASK (0x00002000u)
#define CSL_HD_VPS_CLKC_DPS_SEC0_SELECT_SHIFT (0x0000000Du)

#define CSL_HD_VPS_CLKC_DPS_SEC1_SELECT_MASK (0x00004000u)
#define CSL_HD_VPS_CLKC_DPS_SEC1_SELECT_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_CLKC_DPS_NF_BYPASS_SELECT_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_DPS_NF_BYPASS_SELECT_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_DPS_SC_WB2_SELECT_MASK (0x00000E00u)
#define CSL_HD_VPS_CLKC_DPS_SC_WB2_SELECT_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_DPS_SD_SELECT_MASK (0x000001C0u)
#define CSL_HD_VPS_CLKC_DPS_SD_SELECT_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_DPS_VCOMP_MAIN_DISABLE_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_DPS_VCOMP_MAIN_DISABLE_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_DPS_VCOMP_PIP_SELECT_MASK (0x00000003u)
#define CSL_HD_VPS_CLKC_DPS_VCOMP_PIP_SELECT_SHIFT (0x00000000u)


/* clkc_vip0dps */

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_DATAPATH_SELECT_MASK (0xF0000000u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_DATAPATH_SELECT_SHIFT (0x0000001Cu)


#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_0_BYPASS_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_0_BYPASS_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_0_SRC_SELECT_MASK (0x00000E00u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_0_SRC_SELECT_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_1_BYPASS_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_1_BYPASS_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_1_SRC_SELECT_MASK (0x00007000u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CHR_DS_1_SRC_SELECT_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CSC_SRC_SELECT_MASK (0x00000007u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_CSC_SRC_SELECT_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_MULTI_CHANNEL_SELECT_MASK (0x00008000u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_MULTI_CHANNEL_SELECT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_OUT_HI_SELECT_MASK (0x00000100u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_OUT_HI_SELECT_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_OUT_LO_SELECT_MASK (0x00000080u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_OUT_LO_SELECT_SHIFT (0x00000007u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_SRC_SELECT_MASK (0x00000040u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_RGB_SRC_SELECT_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_SC_SRC_SELECT_MASK (0x00000038u)
#define CSL_HD_VPS_CLKC_VIP0DPS_VIP0_SC_SRC_SELECT_SHIFT (0x00000003u)


/* clkc_vip1dps */

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_0_BYPASS_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_0_BYPASS_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_0_SRC_SELECT_MASK (0x00000E00u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_0_SRC_SELECT_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_1_BYPASS_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_1_BYPASS_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_1_SRC_SELECT_MASK (0x00007000u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CHR_DS_1_SRC_SELECT_SHIFT (0x0000000Cu)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CSC_SRC_SELECT_MASK (0x00000007u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_CSC_SRC_SELECT_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_MULTI_CHANNEL_SELECT_MASK (0x00008000u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_MULTI_CHANNEL_SELECT_SHIFT (0x0000000Fu)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_OUT_HI_SELECT_MASK (0x00000100u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_OUT_HI_SELECT_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_OUT_LO_SELECT_MASK (0x00000080u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_OUT_LO_SELECT_SHIFT (0x00000007u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_SRC_SELECT_MASK (0x00000040u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_RGB_SRC_SELECT_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_SC_SRC_SELECT_MASK (0x00000038u)
#define CSL_HD_VPS_CLKC_VIP1DPS_VIP1_SC_SRC_SELECT_SHIFT (0x00000003u)


/* clkc_venc_clksel */

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO1_CLK_ON_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO1_CLK_ON_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO1_CLK_SELECT_MASK (0x00000002u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO1_CLK_SELECT_SHIFT (0x00000001u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK_ON_MASK (0x00080000u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK_ON_SHIFT (0x00000013u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK_SELECT_MASK (0x00040000u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK_SELECT_SHIFT (0x00000012u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDMI_CLK_ON_MASK (0x00000008u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDMI_CLK_ON_SHIFT (0x00000003u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDCOMP_CLK1X_SELECT_MASK (0x00000100u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDCOMP_CLK1X_SELECT_SHIFT (0x00000008u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDMI_CLK1X_SELECT_MASK (0x00000001u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDMI_CLK1X_SELECT_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK1X_SELECT_MASK (0x00010000u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK1X_SELECT_SHIFT (0x00000010u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK2X_SELECT_MASK (0x00020000u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_DVO2_CLK2X_SELECT_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_VBI_HD_CLK_SELECT_MASK (0x00000200u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_VBI_HD_CLK_SELECT_SHIFT (0x00000009u)

#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDCOMP_CLK2X_SELECT_MASK (0x00000400u)
#define CSL_HD_VPS_CLKC_VENC_CLKSEL_HDCOMP_CLK2X_SELECT_SHIFT (0x0000000Au)


/* clkc_venc_ena */

#define CSL_HD_VPS_CLKC_VENC_ENA_HDCOMP_ENABLE_MASK (0x00000002u)
#define CSL_HD_VPS_CLKC_VENC_ENA_HDCOMP_ENABLE_SHIFT (0x00000001u)

#define CSL_HD_VPS_CLKC_VENC_ENA_HDMI_ENABLE_MASK (0x00000001u)
#define CSL_HD_VPS_CLKC_VENC_ENA_HDMI_ENABLE_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_VENC_ENA_DVO2_ENABLE_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_VENC_ENA_DVO2_ENABLE_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_VENC_ENA_SD_ENABLE_MASK (0x00000008u)
#define CSL_HD_VPS_CLKC_VENC_ENA_SD_ENABLE_SHIFT (0x00000003u)


/* clkc_range_map */

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_AUX_MASK (0x00001C00u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_AUX_SHIFT (0x0000000Au)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_SEC0_MASK (0x000E0000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_SEC0_SHIFT (0x00000011u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_SEC1_MASK (0x07000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_SEC1_SHIFT (0x00000018u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_PRI_MASK (0x00000038u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPUV_PRI_SHIFT (0x00000003u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_AUX_MASK (0x00000380u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_AUX_SHIFT (0x00000007u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_SEC0_MASK (0x0001C000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_SEC0_SHIFT (0x0000000Eu)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_SEC1_MASK (0x00E00000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_SEC1_SHIFT (0x00000015u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_PRI_MASK (0x00000007u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAPY_PRI_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_AUX_ON_MASK (0x00002000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_AUX_ON_SHIFT (0x0000000Du)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_SEC0_ON_MASK (0x00100000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_SEC0_ON_SHIFT (0x00000014u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_SEC1_ON_MASK (0x08000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_SEC1_ON_SHIFT (0x0000001Bu)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_PRI_ON_MASK (0x00000040u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_MAP_PRI_ON_SHIFT (0x00000006u)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_AUX_ON_MASK (0x20000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_AUX_ON_SHIFT (0x0000001Du)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_SEC0_ON_MASK (0x40000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_SEC0_ON_SHIFT (0x0000001Eu)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_SEC1_ON_MASK (0x80000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_SEC1_ON_SHIFT (0x0000001Fu)

#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_PRI_ON_MASK (0x10000000u)
#define CSL_HD_VPS_CLKC_RANGE_MAP_RANGE_REDUCTION_PRI_ON_SHIFT (0x0000001Cu)


/* clkc_venc_underflow_status */

#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_HDCOMP_ENABLE_MASK (0x00000002u)
#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_HDCOMP_ENABLE_SHIFT (0x00000001u)

#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_HDMI_ENABLE_MASK (0x00000001u)
#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_HDMI_ENABLE_SHIFT (0x00000000u)

#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_DVO2_ENABLE_MASK (0x00000004u)
#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_DVO2_ENABLE_SHIFT (0x00000002u)

#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_SD_ENABLE_MASK (0x00000008u)
#define CSL_HD_VPS_CLKC_VENC_UNDERFLOW_STATUS_SD_ENABLE_SHIFT (0x00000003u)


/* dft_i_dvo1_ctrl */

#define CSL_HD_VPS_DFT_I_DVO1_CTRL_DVO1_I_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_I_DVO1_CTRL_DVO1_I_MISR_CONTROL_SHIFT (0x00000000u)

#define CSL_HD_VPS_DFT_I_DVO1_CTRL_DVO1_OE_N_MASK (0x00000008u)
#define CSL_HD_VPS_DFT_I_DVO1_CTRL_DVO1_OE_N_SHIFT (0x00000003u)


/* dft_i_dvo1_misri */

#define CSL_HD_VPS_DFT_I_DVO1_MISRI_DVO1_I_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_I_DVO1_MISRI_DVO1_I_MISR_IN_SHIFT (0x00000000u)


/* dft_i_dvo1_misro */

#define CSL_HD_VPS_DFT_I_DVO1_MISRO_DVO1_I_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_I_DVO1_MISRO_DVO1_I_MISR_OUT_SHIFT (0x00000000u)


/* dft_i_dvo2_ctrl */

#define CSL_HD_VPS_DFT_I_DVO2_CTRL_DVO2_I_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_I_DVO2_CTRL_DVO2_I_MISR_CONTROL_SHIFT (0x00000000u)

#define CSL_HD_VPS_DFT_I_DVO2_CTRL_DVO2_OE_N_MASK (0x00000008u)
#define CSL_HD_VPS_DFT_I_DVO2_CTRL_DVO2_OE_N_SHIFT (0x00000003u)


/* dft_i_dvo2_misri */

#define CSL_HD_VPS_DFT_I_DVO2_MISRI_DVO2_I_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_I_DVO2_MISRI_DVO2_I_MISR_IN_SHIFT (0x00000000u)


/* dft_i_dvo2_misro */

#define CSL_HD_VPS_DFT_I_DVO2_MISRO_DVO2_I_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_I_DVO2_MISRO_DVO2_I_MISR_OUT_SHIFT (0x00000000u)


/* dft_o_dvo1_ctrl */

#define CSL_HD_VPS_DFT_O_DVO1_CTRL_DVO1_O_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_O_DVO1_CTRL_DVO1_O_MISR_CONTROL_SHIFT (0x00000000u)


/* dft_o_dvo1_misri */

#define CSL_HD_VPS_DFT_O_DVO1_MISRI_DVO1_O_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_O_DVO1_MISRI_DVO1_O_MISR_IN_SHIFT (0x00000000u)


/* dft_o_dvo1_misro */

#define CSL_HD_VPS_DFT_O_DVO1_MISRO_DVO1_O_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_O_DVO1_MISRO_DVO1_O_MISR_OUT_SHIFT (0x00000000u)


/* dft_o_dvo2_ctrl */

#define CSL_HD_VPS_DFT_O_DVO2_CTRL_DVO2_O_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_O_DVO2_CTRL_DVO2_O_MISR_CONTROL_SHIFT (0x00000000u)


/* dft_o_dvo2_misri */

#define CSL_HD_VPS_DFT_O_DVO2_MISRI_DVO2_O_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_O_DVO2_MISRI_DVO2_O_MISR_IN_SHIFT (0x00000000u)


/* dft_o_dvo2_misro */

#define CSL_HD_VPS_DFT_O_DVO2_MISRO_DVO2_O_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_O_DVO2_MISRO_DVO2_O_MISR_OUT_SHIFT (0x00000000u)


/* dft_hddac_ctrl */

#define CSL_HD_VPS_DFT_HDDAC_CTRL_HDDAC_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_HDDAC_CTRL_HDDAC_MISR_CONTROL_SHIFT (0x00000000u)


/* dft_hddac_misri */

#define CSL_HD_VPS_DFT_HDDAC_MISRI_HDDAC_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_HDDAC_MISRI_HDDAC_MISR_IN_SHIFT (0x00000000u)


/* dft_hddac_misro */

#define CSL_HD_VPS_DFT_HDDAC_MISRO_HDDAC_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_HDDAC_MISRO_HDDAC_MISR_OUT_SHIFT (0x00000000u)


/* dft_sddac_ctrl */

#define CSL_HD_VPS_DFT_SDDAC_CTRL_SDDAC_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_SDDAC_CTRL_SDDAC_MISR_CONTROL_SHIFT (0x00000000u)


/* dft_sddac_misri */

#define CSL_HD_VPS_DFT_SDDAC_MISRI_SDDAC_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_SDDAC_MISRI_SDDAC_MISR_IN_SHIFT (0x00000000u)


/* dft_sddac_misro */

#define CSL_HD_VPS_DFT_SDDAC_MISRO_SDDAC_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_SDDAC_MISRO_SDDAC_MISR_OUT_SHIFT (0x00000000u)


/* dft_rfmod_ctrl */

#define CSL_HD_VPS_DFT_RFMOD_CTRL_RFMOD_MISR_CONTROL_MASK (0x00000003u)
#define CSL_HD_VPS_DFT_RFMOD_CTRL_RFMOD_MISR_CONTROL_SHIFT (0x00000000u)


/* dft_rfmod_misri */

#define CSL_HD_VPS_DFT_RFMOD_MISRI_RFMOD_MISR_IN_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_RFMOD_MISRI_RFMOD_MISR_IN_SHIFT (0x00000000u)


/* dft_rfmod_misro */

#define CSL_HD_VPS_DFT_RFMOD_MISRO_RFMOD_MISR_OUT_MASK (0xFFFFFFFFu)
#define CSL_HD_VPS_DFT_RFMOD_MISRO_RFMOD_MISR_OUT_SHIFT (0x00000000u)


#endif
