# enc_prng_transmitter
top.vhd module must be reset first in order to function correctly.
top.vhd has been simulated and synthesized at 100MHz serial clock and 20MHz parallel clock.
The encoder module, prng module and the parallel side of OSERDESE2 are supplied with 20MHz clock.
