<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/o3/lsq_unit.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>cpu/o3/lsq_unit.hh</h1><a href="lsq__unit_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2012-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Kevin Lim</span>
<a name="l00042"></a>00042 <span class="comment"> *          Korey Sewell</span>
<a name="l00043"></a>00043 <span class="comment"> */</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#ifndef __CPU_O3_LSQ_UNIT_HH__</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_O3_LSQ_UNIT_HH__</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;algorithm&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;cstring&gt;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;map&gt;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;queue&gt;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="debugfaults_8hh.html">arch/generic/debugfaults.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;arch/mmapped_ipr.hh&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="hashmap_8hh.html">base/hashmap.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="inst__seq_8hh.html">cpu/inst_seq.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="timebuf_8hh.html">cpu/timebuf.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;debug/LSQUnit.hh&quot;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html" title="Declaration of the Packet class.">mem/packet.hh</a>&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include &quot;<a class="code" href="port_8hh.html" title="Port Object Declaration.">mem/port.hh</a>&quot;</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="keyword">struct </span>DerivO3CPUParams;
<a name="l00066"></a>00066 
<a name="l00079"></a>00079 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00080"></a><a class="code" href="classLSQUnit.html">00080</a> <span class="keyword">class </span><a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a> {
<a name="l00081"></a>00081   <span class="keyword">public</span>:
<a name="l00082"></a><a class="code" href="classLSQUnit.html#a54e24b9ccf14f83693cba44ee0c7036b">00082</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU <a class="code" href="classLSQUnit.html#a54e24b9ccf14f83693cba44ee0c7036b">O3CPU</a>;
<a name="l00083"></a><a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">00083</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::DynInstPtr <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a>;
<a name="l00084"></a><a class="code" href="classLSQUnit.html#a9a9308c0521e2ef5edeceb51155df599">00084</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::IEW <a class="code" href="classLSQUnit.html#a9a9308c0521e2ef5edeceb51155df599">IEW</a>;
<a name="l00085"></a><a class="code" href="classLSQUnit.html#aa2ce8939666ea6057e0285bc241e48a5">00085</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::LSQ <a class="code" href="classLSQ.html">LSQ</a>;
<a name="l00086"></a><a class="code" href="classLSQUnit.html#a30c4e478d0fd4831d9c4e18399b33c35">00086</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::IssueStruct <a class="code" href="structIssueStruct.html">IssueStruct</a>;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088   <span class="keyword">public</span>:
<a name="l00090"></a>00090     <a class="code" href="classLSQUnit.html#aa37ec8271fd3f1d192db63ed29ada589" title="Constructs an LSQ unit.">LSQUnit</a>();
<a name="l00091"></a>00091 
<a name="l00093"></a>00093     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a28f4662e3da3d7a925a0b9b7b9c206a9" title="Initializes the LSQ unit with the specified number of entries.">init</a>(<a class="code" href="classLSQUnit.html#a54e24b9ccf14f83693cba44ee0c7036b">O3CPU</a> *cpu_ptr, <a class="code" href="classLSQUnit.html#a9a9308c0521e2ef5edeceb51155df599">IEW</a> *iew_ptr, DerivO3CPUParams *params,
<a name="l00094"></a>00094             <a class="code" href="classLSQ.html">LSQ</a> *lsq_ptr, <span class="keywordtype">unsigned</span> maxLQEntries, <span class="keywordtype">unsigned</span> maxSQEntries,
<a name="l00095"></a>00095             <span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>);
<a name="l00096"></a>00096 
<a name="l00098"></a>00098     std::string <a class="code" href="classLSQUnit.html#a0cef3b1004d2ab55020be38fb9c40ac4" title="Returns the name of the LSQ unit.">name</a>() <span class="keyword">const</span>;
<a name="l00099"></a>00099 
<a name="l00101"></a>00101     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ab4b24830fb61d1723be5a2f687546f46" title="Registers statistics.">regStats</a>();
<a name="l00102"></a>00102 
<a name="l00104"></a>00104     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a24f58284325e794acda0b6f86b69eb40" title="Sets the pointer to the dcache port.">setDcachePort</a>(<a class="code" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default...">MasterPort</a> *dcache_port);
<a name="l00105"></a>00105 
<a name="l00107"></a>00107     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a5fb34f5bd067ea9e35057ffe332c967e" title="Perform sanity checks after a drain.">drainSanityCheck</a>() <span class="keyword">const</span>;
<a name="l00108"></a>00108 
<a name="l00110"></a>00110     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a3f2e1c80958482a9fc6e45daebeec729" title="Takes over from another CPU&amp;#39;s thread.">takeOverFrom</a>();
<a name="l00111"></a>00111 
<a name="l00117"></a><a class="code" href="classLSQUnit.html#a1d05844ff8e9338356a6935b604e1bad">00117</a>     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a1d05844ff8e9338356a6935b604e1bad" title="Ticks the LSQ unit, which in this case only resets the number of used cache ports...">tick</a>() { <a class="code" href="classLSQUnit.html#aa31f0f8ab6e617e6885190270086f05a" title="The number of used cache ports in this cycle.">usedPorts</a> = 0; }
<a name="l00118"></a>00118 
<a name="l00120"></a>00120     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#addca725e2b50f3bae98c9ab2e556366b" title="Inserts an instruction.">insert</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;inst);
<a name="l00122"></a>00122     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8e7aec57b5d9e4b6277919dd3c270e59" title="Inserts a load instruction.">insertLoad</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;load_inst);
<a name="l00124"></a>00124     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a58d70f4a31978786bb8dd5b79f5d260a" title="Inserts a store instruction.">insertStore</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;store_inst);
<a name="l00125"></a>00125 
<a name="l00132"></a>00132     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#aa457b4404d19a29de12a870cbf61560c" title="Check for ordering violations in the LSQ.">checkViolations</a>(<span class="keywordtype">int</span> load_idx, <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;inst);
<a name="l00133"></a>00133 
<a name="l00138"></a>00138     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a4cafe2fc023807a19edee12c833ad76c" title="Check if an incoming invalidate hits in the lsq on a load that might have issued...">checkSnoop</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt);
<a name="l00139"></a>00139 
<a name="l00141"></a>00141     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#a0fa5b7855684e0cc78ce8817a58751cc" title="Executes a load instruction.">executeLoad</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;inst);
<a name="l00142"></a>00142 
<a name="l00143"></a><a class="code" href="classLSQUnit.html#ae329cf19260cc2b99d70dc29601c7089">00143</a>     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#ae329cf19260cc2b99d70dc29601c7089">executeLoad</a>(<span class="keywordtype">int</span> lq_idx) { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented&quot;</span>); <span class="keywordflow">return</span> NoFault; }
<a name="l00145"></a>00145     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#aaca338475b416ab26df7811b24642321" title="Executes a store instruction.">executeStore</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;inst);
<a name="l00146"></a>00146 
<a name="l00148"></a>00148     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8db6e84d846f270abd5835be7d2cc1cf" title="Commits the head load.">commitLoad</a>();
<a name="l00150"></a>00150     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8783783934cd852a834624ddf326aedf" title="Commits loads older than a specific sequence number.">commitLoads</a>(<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;youngest_inst);
<a name="l00151"></a>00151 
<a name="l00153"></a>00153     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a476df6c9fffea7e65efc8d0207eb5de9" title="Commits stores older than a specific sequence number.">commitStores</a>(<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;youngest_inst);
<a name="l00154"></a>00154 
<a name="l00156"></a>00156     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a120273a343029273d584471c9dd184ea" title="Writes back stores.">writebackStores</a>();
<a name="l00157"></a>00157 
<a name="l00160"></a>00160     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a10b8acbcdf9ee2e9342a9e6763bf6eef" title="Completes the data access that has been returned from the memory system.">completeDataAccess</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt);
<a name="l00161"></a>00161 
<a name="l00163"></a>00163     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ae9aca52187638ba4d031b35bef396676" title="Clears all the entries in the LQ.">clearLQ</a>();
<a name="l00164"></a>00164 
<a name="l00166"></a>00166     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#acaa172f9bbf4cd709b22b08eaa18c578" title="Clears all the entries in the SQ.">clearSQ</a>();
<a name="l00167"></a>00167 
<a name="l00169"></a>00169     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#afe51fc82348a67004de5986574683589" title="Resizes the LQ to a given size.">resizeLQ</a>(<span class="keywordtype">unsigned</span> size);
<a name="l00170"></a>00170 
<a name="l00172"></a>00172     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#aec586a2dac9073961071abe21a4a9571" title="Resizes the SQ to a given size.">resizeSQ</a>(<span class="keywordtype">unsigned</span> size);
<a name="l00173"></a>00173 
<a name="l00175"></a>00175     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ac9b6e82ad68a3a5e4c1925ceb4ca97b7" title="Squashes all instructions younger than a specific sequence number.">squash</a>(<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;squashed_num);
<a name="l00176"></a>00176 
<a name="l00180"></a><a class="code" href="classLSQUnit.html#a7f1eddb7ac93acef8a2778f7fccdf11a">00180</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a7f1eddb7ac93acef8a2778f7fccdf11a" title="Returns if there is a memory ordering violation.">violation</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a709a6ff0ee3053bc62df52526c92f1e6" title="The oldest load that caused a memory ordering violation.">memDepViolator</a>; }
<a name="l00181"></a>00181 
<a name="l00183"></a>00183     <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> <a class="code" href="classLSQUnit.html#af07f6a2c1ab1807d71610726124c3cb3" title="Returns the memory ordering violator.">getMemDepViolator</a>();
<a name="l00184"></a>00184 
<a name="l00186"></a>00186     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a3690c69714cf69d62b4e220c4eeac0dd" title="Returns the number of free LQ entries.">numFreeLoadEntries</a>();
<a name="l00187"></a>00187 
<a name="l00189"></a>00189     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a173545c47fa78f0e9a52910e82c51a1b" title="Returns the number of free SQ entries.">numFreeStoreEntries</a>();
<a name="l00190"></a>00190 
<a name="l00192"></a><a class="code" href="classLSQUnit.html#aeebbf48063d77b71d2d8d5de4b02e58a">00192</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#aeebbf48063d77b71d2d8d5de4b02e58a" title="Returns the number of loads in the LQ.">numLoads</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3" title="The number of load instructions in the LQ.">loads</a>; }
<a name="l00193"></a>00193 
<a name="l00195"></a><a class="code" href="classLSQUnit.html#a3995365483ad8cf79f357925f2dc790b">00195</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a3995365483ad8cf79f357925f2dc790b" title="Returns the number of stores in the SQ.">numStores</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d" title="The number of store instructions in the SQ.">stores</a>; }
<a name="l00196"></a>00196 
<a name="l00198"></a><a class="code" href="classLSQUnit.html#af4e4577d6d664ed3fb25644c699d2c24">00198</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#af4e4577d6d664ed3fb25644c699d2c24" title="Returns if either the LQ or SQ is full.">isFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ae4ceb25906f6bebb026d603d556cfa98" title="Returns if the LQ is full.">lqFull</a>() || <a class="code" href="classLSQUnit.html#ab0fc09bbbf8cfc5e25253698af1e30bc" title="Returns if the SQ is full.">sqFull</a>(); }
<a name="l00199"></a>00199 
<a name="l00201"></a><a class="code" href="classLSQUnit.html#a67812b79a2fc8391a3c395e66daa48b8">00201</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a67812b79a2fc8391a3c395e66daa48b8" title="Returns if both the LQ and SQ are empty.">isEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a22b2fd9c46748085180ededd1289f874" title="Returns if the LQ is empty.">lqEmpty</a>() &amp;&amp; <a class="code" href="classLSQUnit.html#aaddae6115da16fadd07c11fcf8f13ca3" title="Returns if the SQ is empty.">sqEmpty</a>(); }
<a name="l00202"></a>00202 
<a name="l00204"></a><a class="code" href="classLSQUnit.html#ae4ceb25906f6bebb026d603d556cfa98">00204</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#ae4ceb25906f6bebb026d603d556cfa98" title="Returns if the LQ is full.">lqFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3" title="The number of load instructions in the LQ.">loads</a> &gt;= (<a class="code" href="classLSQUnit.html#a6e735100c0f4c1334afff9eee21fe6d1" title="The number of LQ entries, plus a sentinel entry (circular queue).">LQEntries</a> - 1); }
<a name="l00205"></a>00205 
<a name="l00207"></a><a class="code" href="classLSQUnit.html#ab0fc09bbbf8cfc5e25253698af1e30bc">00207</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#ab0fc09bbbf8cfc5e25253698af1e30bc" title="Returns if the SQ is full.">sqFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d" title="The number of store instructions in the SQ.">stores</a> &gt;= (<a class="code" href="classLSQUnit.html#a4741b4527dbac9ba10acd275ed43c69a" title="The number of SQ entries, plus a sentinel entry (circular queue).">SQEntries</a> - 1); }
<a name="l00208"></a>00208 
<a name="l00210"></a><a class="code" href="classLSQUnit.html#a22b2fd9c46748085180ededd1289f874">00210</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a22b2fd9c46748085180ededd1289f874" title="Returns if the LQ is empty.">lqEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3" title="The number of load instructions in the LQ.">loads</a> == 0; }
<a name="l00211"></a>00211 
<a name="l00213"></a><a class="code" href="classLSQUnit.html#aaddae6115da16fadd07c11fcf8f13ca3">00213</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#aaddae6115da16fadd07c11fcf8f13ca3" title="Returns if the SQ is empty.">sqEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d" title="The number of store instructions in the SQ.">stores</a> == 0; }
<a name="l00214"></a>00214 
<a name="l00216"></a><a class="code" href="classLSQUnit.html#a94a8d9e4ac5dd3d935649376168ce66b">00216</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a94a8d9e4ac5dd3d935649376168ce66b" title="Returns the number of instructions in the LSQ.">getCount</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3" title="The number of load instructions in the LQ.">loads</a> + <a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d" title="The number of store instructions in the SQ.">stores</a>; }
<a name="l00217"></a>00217 
<a name="l00219"></a><a class="code" href="classLSQUnit.html#a2760da792b0e781c23a5ea4fb427c5d6">00219</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a2760da792b0e781c23a5ea4fb427c5d6" title="Returns if there are any stores to writeback.">hasStoresToWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a47a6b8c9664cfe20761b5e9cbc37903d" title="The number of store instructions in the SQ waiting to writeback.">storesToWB</a>; }
<a name="l00220"></a>00220 
<a name="l00222"></a><a class="code" href="classLSQUnit.html#a31dbcae4f7f6a1c0cd246f8da4472e3b">00222</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a31dbcae4f7f6a1c0cd246f8da4472e3b" title="Returns the number of stores to writeback.">numStoresToWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a47a6b8c9664cfe20761b5e9cbc37903d" title="The number of store instructions in the SQ waiting to writeback.">storesToWB</a>; }
<a name="l00223"></a>00223 
<a name="l00225"></a><a class="code" href="classLSQUnit.html#af146941a327a2f4b84bb2071dfb14b13">00225</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#af146941a327a2f4b84bb2071dfb14b13" title="Returns if the LSQ unit will writeback on this cycle.">willWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[<a class="code" href="classLSQUnit.html#a0dbb14cdc5ce9dbdc0459beaebe6a79e" title="The index of the first instruction that may be ready to be written back, and has...">storeWBIdx</a>].canWB &amp;&amp;
<a name="l00226"></a>00226                         !<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[<a class="code" href="classLSQUnit.html#a0dbb14cdc5ce9dbdc0459beaebe6a79e" title="The index of the first instruction that may be ready to be written back, and has...">storeWBIdx</a>].completed &amp;&amp;
<a name="l00227"></a>00227                         !<a class="code" href="classLSQUnit.html#af78c1c07d372cc810d2b5af54ad33657" title="Whehter or not a store is blocked due to the memory system.">isStoreBlocked</a>; }
<a name="l00228"></a>00228 
<a name="l00230"></a>00230     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a075049596ae3f94122783a258771cf31" title="Handles doing the retry.">recvRetry</a>();
<a name="l00231"></a>00231 
<a name="l00232"></a>00232   <span class="keyword">private</span>:
<a name="l00234"></a>00234     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ad8a18ed354068c7b6bbdf49c925be6f3" title="Reset the LSQ state.">resetState</a>();
<a name="l00235"></a>00235 
<a name="l00237"></a>00237     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a68e435b8a8dc86576ce43978fdb10009" title="Writes back the instruction, sending it to IEW.">writeback</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;inst, <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt);
<a name="l00238"></a>00238 
<a name="l00240"></a>00240     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a1094cc354b08792fa42d0bbde00ebb55" title="Writes back a store that couldn&amp;#39;t be completed the previous cycle.">writebackPendingStore</a>();
<a name="l00241"></a>00241 
<a name="l00243"></a>00243     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a89398c479d765d664f9083ecf6b0c7c0" title="Handles completing the send of a store to memory.">storePostSend</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt);
<a name="l00244"></a>00244 
<a name="l00246"></a>00246     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a63d04a0e1a318be6f9698ace2f0bb590" title="Completes the store at the specified index.">completeStore</a>(<span class="keywordtype">int</span> store_idx);
<a name="l00247"></a>00247 
<a name="l00249"></a>00249     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a88cf87a937b758a69020f640a3d6ef5c" title="Attempts to send a store to the cache.">sendStore</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> data_pkt);
<a name="l00250"></a>00250 
<a name="l00252"></a>00252     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a5a6f82a5c5904697f5d2fdbf77e648f2" title="Increments the given store index (circular queue).">incrStIdx</a>(<span class="keywordtype">int</span> &amp;store_idx) <span class="keyword">const</span>;
<a name="l00254"></a>00254     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a728119dd1d4abf6a0ec7be692ac3bd05" title="Decrements the given store index (circular queue).">decrStIdx</a>(<span class="keywordtype">int</span> &amp;store_idx) <span class="keyword">const</span>;
<a name="l00256"></a>00256     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a7b7cb1d57b7a96a5c12c88f7b0e1c8eb" title="Increments the given load index (circular queue).">incrLdIdx</a>(<span class="keywordtype">int</span> &amp;load_idx) <span class="keyword">const</span>;
<a name="l00258"></a>00258     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a2afde30d531245b0df3515dff8f5b6d1" title="Decrements the given load index (circular queue).">decrLdIdx</a>(<span class="keywordtype">int</span> &amp;load_idx) <span class="keyword">const</span>;
<a name="l00259"></a>00259 
<a name="l00260"></a>00260   <span class="keyword">public</span>:
<a name="l00262"></a>00262     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#af4ddea786c49b52a943cbd728c9542d9" title="Debugging function to dump instructions in the LSQ.">dumpInsts</a>() <span class="keyword">const</span>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264   <span class="keyword">private</span>:
<a name="l00266"></a><a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072">00266</a>     <a class="code" href="classLSQUnit.html#a54e24b9ccf14f83693cba44ee0c7036b">O3CPU</a> *<a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072" title="Pointer to the CPU.">cpu</a>;
<a name="l00267"></a>00267 
<a name="l00269"></a><a class="code" href="classLSQUnit.html#a151da042ac84fd35f1de754204ddb0f1">00269</a>     <a class="code" href="classLSQUnit.html#a9a9308c0521e2ef5edeceb51155df599">IEW</a> *<a class="code" href="classLSQUnit.html#a151da042ac84fd35f1de754204ddb0f1" title="Pointer to the IEW stage.">iewStage</a>;
<a name="l00270"></a>00270 
<a name="l00272"></a><a class="code" href="classLSQUnit.html#a49f73f7452e563935dad2ddcae5f64f6">00272</a>     <a class="code" href="classLSQ.html">LSQ</a> *<a class="code" href="classLSQUnit.html#a49f73f7452e563935dad2ddcae5f64f6" title="Pointer to the LSQ.">lsq</a>;
<a name="l00273"></a>00273 
<a name="l00275"></a><a class="code" href="classLSQUnit.html#a8b59203620c64b676f6bd07c2f548ef9">00275</a>     <a class="code" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default...">MasterPort</a> *<a class="code" href="classLSQUnit.html#a8b59203620c64b676f6bd07c2f548ef9" title="Pointer to the dcache port.">dcachePort</a>;
<a name="l00276"></a>00276 
<a name="l00278"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html">00278</a>     <span class="keyword">class </span><a class="code" href="classLSQUnit_1_1LSQSenderState.html" title="Derived class to hold any sender state the LSQ needs.">LSQSenderState</a> : <span class="keyword">public</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>::<a class="code" href="structRubyTester_1_1SenderState.html">SenderState</a>
<a name="l00279"></a>00279     {
<a name="l00280"></a>00280       <span class="keyword">public</span>:
<a name="l00282"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a006ed4e72252a753cc2ad63e2d755159">00282</a>         <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a006ed4e72252a753cc2ad63e2d755159" title="Default constructor.">LSQSenderState</a>()
<a name="l00283"></a>00283             : <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a8bfe15b0936441898d41ddbf514dcc08" title="The main packet from a split load, used during writeback.">mainPkt</a>(NULL), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a1903b3c5e111bc0b313faa648930c30e" title="A second packet from a split store that needs sending.">pendingPacket</a>(NULL), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a2255e6ebf4b5ffff81b26dfdc3ee0bf9" title="The LQ/SQ index of the instruction.">idx</a>(0), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a57ca7b044ef04bc0baa725d4b80cb96c" title="Number of outstanding packets to complete.">outstanding</a>(1),
<a name="l00284"></a>00284               <a class="code" href="classLSQUnit_1_1LSQSenderState.html#af80f76564a37ded8f7c8c786e60dc2e5" title="Whether or not it is a load.">isLoad</a>(false), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aa74a398e005cf4986a526633d19f42aa" title="Whether or not the instruction will need to writeback.">noWB</a>(false), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0c0e45c7ef44aff7c62e1dc5d825f590" title="Whether or not this access is split in two.">isSplit</a>(false),
<a name="l00285"></a>00285               <a class="code" href="classLSQUnit_1_1LSQSenderState.html#ac87f624610dc0ec841740e25e08cfedb" title="Whether or not there is a packet that needs sending.">pktToSend</a>(false), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#acfc02b2b8fb181a22986bb86e892e3f0" title="Whether or not the second packet of this split load was blocked.">cacheBlocked</a>(false)
<a name="l00286"></a>00286           { }
<a name="l00287"></a>00287 
<a name="l00289"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#acd59dcabc50bc4bf05f6e8053c40b797">00289</a>         <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#acd59dcabc50bc4bf05f6e8053c40b797" title="Instruction who initiated the access to memory.">inst</a>;
<a name="l00291"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a8bfe15b0936441898d41ddbf514dcc08">00291</a>         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a8bfe15b0936441898d41ddbf514dcc08" title="The main packet from a split load, used during writeback.">mainPkt</a>;
<a name="l00293"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a1903b3c5e111bc0b313faa648930c30e">00293</a>         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a1903b3c5e111bc0b313faa648930c30e" title="A second packet from a split store that needs sending.">pendingPacket</a>;
<a name="l00295"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a2255e6ebf4b5ffff81b26dfdc3ee0bf9">00295</a>         uint8_t <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a2255e6ebf4b5ffff81b26dfdc3ee0bf9" title="The LQ/SQ index of the instruction.">idx</a>;
<a name="l00297"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a57ca7b044ef04bc0baa725d4b80cb96c">00297</a>         uint8_t <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a57ca7b044ef04bc0baa725d4b80cb96c" title="Number of outstanding packets to complete.">outstanding</a>;
<a name="l00299"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#af80f76564a37ded8f7c8c786e60dc2e5">00299</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#af80f76564a37ded8f7c8c786e60dc2e5" title="Whether or not it is a load.">isLoad</a>;
<a name="l00301"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#aa74a398e005cf4986a526633d19f42aa">00301</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aa74a398e005cf4986a526633d19f42aa" title="Whether or not the instruction will need to writeback.">noWB</a>;
<a name="l00303"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0c0e45c7ef44aff7c62e1dc5d825f590">00303</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0c0e45c7ef44aff7c62e1dc5d825f590" title="Whether or not this access is split in two.">isSplit</a>;
<a name="l00305"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#ac87f624610dc0ec841740e25e08cfedb">00305</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#ac87f624610dc0ec841740e25e08cfedb" title="Whether or not there is a packet that needs sending.">pktToSend</a>;
<a name="l00307"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#acfc02b2b8fb181a22986bb86e892e3f0">00307</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#acfc02b2b8fb181a22986bb86e892e3f0" title="Whether or not the second packet of this split load was blocked.">cacheBlocked</a>;
<a name="l00308"></a>00308 
<a name="l00310"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9787985de1a3b2e880aa41ed5cc4dc08">00310</a>         <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9787985de1a3b2e880aa41ed5cc4dc08" title="Completes a packet and returns whether the access is finished.">complete</a>() { <span class="keywordflow">return</span> --<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a57ca7b044ef04bc0baa725d4b80cb96c" title="Number of outstanding packets to complete.">outstanding</a> == 0; }
<a name="l00311"></a>00311     };
<a name="l00312"></a>00312 
<a name="l00314"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html">00314</a>     <span class="keyword">class </span><a class="code" href="classLSQUnit_1_1WritebackEvent.html" title="Writeback event, specifically for when stores forward data to loads.">WritebackEvent</a> : <span class="keyword">public</span> <a class="code" href="classEvent.html">Event</a> {
<a name="l00315"></a>00315       <span class="keyword">public</span>:
<a name="l00317"></a>00317         <a class="code" href="classLSQUnit_1_1WritebackEvent.html#a947cf889b27d1af37f5165db0d339fe6" title="Constructs a writeback event.">WritebackEvent</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;_inst, <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#a4275b947bc5e1a95bd7829ae65532148" title="The packet that would have been sent to memory.">pkt</a>, <a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a> *lsq_ptr);
<a name="l00318"></a>00318 
<a name="l00320"></a>00320         <span class="keywordtype">void</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#addd7fd0fae05e5362b2fb33821ea8511" title="Processes the writeback event.">process</a>();
<a name="l00321"></a>00321 
<a name="l00323"></a>00323         <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classLSQUnit_1_1WritebackEvent.html#a1af34f30c5d4e3233456aecd863794fa" title="Returns the description of this event.">description</a>() <span class="keyword">const</span>;
<a name="l00324"></a>00324 
<a name="l00325"></a>00325       <span class="keyword">private</span>:
<a name="l00327"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#a804c56fff4b10919dbb974ae5be2bf93">00327</a>         <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#a804c56fff4b10919dbb974ae5be2bf93" title="Instruction whose results are being written back.">inst</a>;
<a name="l00328"></a>00328 
<a name="l00330"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#a4275b947bc5e1a95bd7829ae65532148">00330</a>         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt;
<a name="l00331"></a>00331 
<a name="l00333"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#ae40e3889985c1055252dc137c72d3079">00333</a>         <a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit&lt;Impl&gt;</a> *<a class="code" href="classLSQUnit_1_1WritebackEvent.html#ae40e3889985c1055252dc137c72d3079" title="The pointer to the LSQ unit that issued the store.">lsqPtr</a>;
<a name="l00334"></a>00334     };
<a name="l00335"></a>00335 
<a name="l00336"></a>00336   <span class="keyword">public</span>:
<a name="l00337"></a><a class="code" href="structLSQUnit_1_1SQEntry.html">00337</a>     <span class="keyword">struct </span><a class="code" href="structLSQUnit_1_1SQEntry.html">SQEntry</a> {
<a name="l00339"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#aa1908a13d7e6641e7d1557267bfcf5ec">00339</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#aa1908a13d7e6641e7d1557267bfcf5ec" title="Constructs an empty store queue entry.">SQEntry</a>()
<a name="l00340"></a>00340             : <a class="code" href="structLSQUnit_1_1SQEntry.html#a83a5a8296f4edcebb7e04ab093ab6d45" title="The store instruction.">inst</a>(NULL), <a class="code" href="structLSQUnit_1_1SQEntry.html#a1bd6cd76aeeaea32d5531c72a086807a" title="The request for the store.">req</a>(NULL), <a class="code" href="structLSQUnit_1_1SQEntry.html#a92fa6ca228cd49717d4912d7f33438dd" title="The size of the store.">size</a>(0),
<a name="l00341"></a>00341               <a class="code" href="structLSQUnit_1_1SQEntry.html#ab72ab683905bffcbcce9859b06b42b5a" title="Whether or not the store can writeback.">canWB</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a1b5781d47fb92d49bf9dc5f451af40a0" title="Whether or not the store is committed.">committed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#acfcfd44ae5307b829a389f1000d47b42" title="Whether or not the store is completed.">completed</a>(0)
<a name="l00342"></a>00342         {
<a name="l00343"></a>00343             std::memset(<a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2" title="The store data.">data</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2" title="The store data.">data</a>));
<a name="l00344"></a>00344         }
<a name="l00345"></a>00345 
<a name="l00346"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a3fcd1cbc8b2b273f619737adc8b4ed02">00346</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#a3fcd1cbc8b2b273f619737adc8b4ed02">~SQEntry</a>()
<a name="l00347"></a>00347         {
<a name="l00348"></a>00348             <a class="code" href="structLSQUnit_1_1SQEntry.html#a83a5a8296f4edcebb7e04ab093ab6d45" title="The store instruction.">inst</a> = NULL;
<a name="l00349"></a>00349         }
<a name="l00350"></a>00350 
<a name="l00352"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a0295cac1d524154e07822d0cc367684b">00352</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#aa1908a13d7e6641e7d1557267bfcf5ec" title="Constructs an empty store queue entry.">SQEntry</a>(<a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> &amp;_inst)
<a name="l00353"></a>00353             : <a class="code" href="structLSQUnit_1_1SQEntry.html#a83a5a8296f4edcebb7e04ab093ab6d45" title="The store instruction.">inst</a>(_inst), <a class="code" href="structLSQUnit_1_1SQEntry.html#a1bd6cd76aeeaea32d5531c72a086807a" title="The request for the store.">req</a>(NULL), <a class="code" href="structLSQUnit_1_1SQEntry.html#ae5a9f72a1c1618539c4e1bd13ca6ed71" title="The split requests for the store.">sreqLow</a>(NULL), <a class="code" href="structLSQUnit_1_1SQEntry.html#afb38c983803dac7911297f5a1a0f466a">sreqHigh</a>(NULL), <a class="code" href="structLSQUnit_1_1SQEntry.html#a92fa6ca228cd49717d4912d7f33438dd" title="The size of the store.">size</a>(0),
<a name="l00354"></a>00354               <a class="code" href="structLSQUnit_1_1SQEntry.html#abfa8eb94446ee6fb0134f1b81e2b133a" title="Whether or not the store is split into two requests.">isSplit</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#ab72ab683905bffcbcce9859b06b42b5a" title="Whether or not the store can writeback.">canWB</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a1b5781d47fb92d49bf9dc5f451af40a0" title="Whether or not the store is committed.">committed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#acfcfd44ae5307b829a389f1000d47b42" title="Whether or not the store is completed.">completed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c846bd59bfb4a90dfa7daf509b30dc5" title="Does this request write all zeros and thus doesn&amp;#39;t have any data attached to...">isAllZeros</a>(0)
<a name="l00355"></a>00355         {
<a name="l00356"></a>00356             std::memset(<a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2" title="The store data.">data</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2" title="The store data.">data</a>));
<a name="l00357"></a>00357         }
<a name="l00359"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2">00359</a>         <span class="keywordtype">char</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a0c7509ab5ada5035484d95c066782bb2" title="The store data.">data</a>[16];
<a name="l00361"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a83a5a8296f4edcebb7e04ab093ab6d45">00361</a>         <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#a83a5a8296f4edcebb7e04ab093ab6d45" title="The store instruction.">inst</a>;
<a name="l00363"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a1bd6cd76aeeaea32d5531c72a086807a">00363</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#a1bd6cd76aeeaea32d5531c72a086807a" title="The request for the store.">req</a>;
<a name="l00365"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#ae5a9f72a1c1618539c4e1bd13ca6ed71">00365</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#ae5a9f72a1c1618539c4e1bd13ca6ed71" title="The split requests for the store.">sreqLow</a>;
<a name="l00366"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#afb38c983803dac7911297f5a1a0f466a">00366</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#afb38c983803dac7911297f5a1a0f466a">sreqHigh</a>;
<a name="l00368"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a92fa6ca228cd49717d4912d7f33438dd">00368</a>         uint8_t <a class="code" href="structLSQUnit_1_1SQEntry.html#a92fa6ca228cd49717d4912d7f33438dd" title="The size of the store.">size</a>;
<a name="l00370"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#abfa8eb94446ee6fb0134f1b81e2b133a">00370</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#abfa8eb94446ee6fb0134f1b81e2b133a" title="Whether or not the store is split into two requests.">isSplit</a>;
<a name="l00372"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#ab72ab683905bffcbcce9859b06b42b5a">00372</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#ab72ab683905bffcbcce9859b06b42b5a" title="Whether or not the store can writeback.">canWB</a>;
<a name="l00374"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a1b5781d47fb92d49bf9dc5f451af40a0">00374</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a1b5781d47fb92d49bf9dc5f451af40a0" title="Whether or not the store is committed.">committed</a>;
<a name="l00376"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#acfcfd44ae5307b829a389f1000d47b42">00376</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#acfcfd44ae5307b829a389f1000d47b42" title="Whether or not the store is completed.">completed</a>;
<a name="l00381"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a8c846bd59bfb4a90dfa7daf509b30dc5">00381</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c846bd59bfb4a90dfa7daf509b30dc5" title="Does this request write all zeros and thus doesn&amp;#39;t have any data attached to...">isAllZeros</a>;
<a name="l00382"></a>00382     };
<a name="l00383"></a>00383 
<a name="l00384"></a>00384   <span class="keyword">private</span>:
<a name="l00386"></a><a class="code" href="classLSQUnit.html#a5a422db523416293efa60d1d0d3a8a71">00386</a>     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> <a class="code" href="classLSQUnit.html#a5a422db523416293efa60d1d0d3a8a71" title="The LSQUnit thread id.">lsqID</a>;
<a name="l00387"></a>00387 
<a name="l00389"></a><a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec">00389</a>     <a class="code" href="classstd_1_1vector.html">std::vector&lt;SQEntry&gt;</a> <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>;
<a name="l00390"></a>00390 
<a name="l00392"></a><a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2">00392</a>     <a class="code" href="classstd_1_1vector.html">std::vector&lt;DynInstPtr&gt;</a> <a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2" title="The load queue.">loadQueue</a>;
<a name="l00393"></a>00393 
<a name="l00397"></a><a class="code" href="classLSQUnit.html#a6e735100c0f4c1334afff9eee21fe6d1">00397</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a6e735100c0f4c1334afff9eee21fe6d1" title="The number of LQ entries, plus a sentinel entry (circular queue).">LQEntries</a>;
<a name="l00401"></a><a class="code" href="classLSQUnit.html#a4741b4527dbac9ba10acd275ed43c69a">00401</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a4741b4527dbac9ba10acd275ed43c69a" title="The number of SQ entries, plus a sentinel entry (circular queue).">SQEntries</a>;
<a name="l00402"></a>00402 
<a name="l00406"></a><a class="code" href="classLSQUnit.html#af513467e19a88ab92446e8bd1ac8a602">00406</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#af513467e19a88ab92446e8bd1ac8a602" title="The number of places to shift addresses in the LSQ before checking for dependency...">depCheckShift</a>;
<a name="l00407"></a>00407 
<a name="l00409"></a><a class="code" href="classLSQUnit.html#a3a36df5a7f9fe18ff3742f904d431e2e">00409</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a3a36df5a7f9fe18ff3742f904d431e2e" title="Should loads be checked for dependency issues.">checkLoads</a>;
<a name="l00410"></a>00410 
<a name="l00412"></a><a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3">00412</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ac1d78b465ed82397571b470c0f2fd2a3" title="The number of load instructions in the LQ.">loads</a>;
<a name="l00414"></a><a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d">00414</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a8a490c69374a4c8c37dcc8720057aa3d" title="The number of store instructions in the SQ.">stores</a>;
<a name="l00416"></a><a class="code" href="classLSQUnit.html#a47a6b8c9664cfe20761b5e9cbc37903d">00416</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a47a6b8c9664cfe20761b5e9cbc37903d" title="The number of store instructions in the SQ waiting to writeback.">storesToWB</a>;
<a name="l00417"></a>00417 
<a name="l00419"></a><a class="code" href="classLSQUnit.html#a52afec583669b3db8f93519e061f67e8">00419</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a52afec583669b3db8f93519e061f67e8" title="The index of the head instruction in the LQ.">loadHead</a>;
<a name="l00421"></a><a class="code" href="classLSQUnit.html#ad99028ac13504fccb66b1244c16abb4d">00421</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ad99028ac13504fccb66b1244c16abb4d" title="The index of the tail instruction in the LQ.">loadTail</a>;
<a name="l00422"></a>00422 
<a name="l00424"></a><a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b">00424</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>;
<a name="l00428"></a><a class="code" href="classLSQUnit.html#a0dbb14cdc5ce9dbdc0459beaebe6a79e">00428</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a0dbb14cdc5ce9dbdc0459beaebe6a79e" title="The index of the first instruction that may be ready to be written back, and has...">storeWBIdx</a>;
<a name="l00430"></a><a class="code" href="classLSQUnit.html#a71c45ace3501837bad28714bc3c3cf06">00430</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a71c45ace3501837bad28714bc3c3cf06" title="The index of the tail instruction in the SQ.">storeTail</a>;
<a name="l00431"></a>00431 
<a name="l00433"></a>00433 
<a name="l00434"></a><a class="code" href="classLSQUnit.html#a19f506e75e7e2a1c493e87509b6f32f3">00434</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a19f506e75e7e2a1c493e87509b6f32f3" title="The number of cache ports available each cycle.">cachePorts</a>;
<a name="l00435"></a>00435 
<a name="l00437"></a><a class="code" href="classLSQUnit.html#aa31f0f8ab6e617e6885190270086f05a">00437</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#aa31f0f8ab6e617e6885190270086f05a" title="The number of used cache ports in this cycle.">usedPorts</a>;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439     <span class="comment">//list&lt;InstSeqNum&gt; mshrSeqNums;</span>
<a name="l00440"></a>00440 
<a name="l00442"></a><a class="code" href="classLSQUnit.html#a792381a9d3e6a359974dd9df2d7cc72d">00442</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classLSQUnit.html#a792381a9d3e6a359974dd9df2d7cc72d" title="Address Mask for a cache block (e.g.">cacheBlockMask</a>;
<a name="l00443"></a>00443 
<a name="l00445"></a><a class="code" href="classLSQUnit.html#aa21562eeb6cc5cc17931621390a305da">00445</a>     <span class="keyword">typename</span> <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;IssueStruct&gt;::wire</a> <a class="code" href="classLSQUnit.html#aa21562eeb6cc5cc17931621390a305da" title="Wire to read information from the issue stage time queue.">fromIssue</a>;
<a name="l00446"></a>00446 
<a name="l00448"></a><a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057">00448</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057" title="Whether or not the LSQ is stalled.">stalled</a>;
<a name="l00452"></a><a class="code" href="classLSQUnit.html#a54a639953a9a2a9160c0d644b12f8f89">00452</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#a54a639953a9a2a9160c0d644b12f8f89" title="The store that causes the stall due to partial store to load forwarding.">stallingStoreIsn</a>;
<a name="l00454"></a><a class="code" href="classLSQUnit.html#a2fed4ee4d75b2fa7d3eb94815a384806">00454</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a2fed4ee4d75b2fa7d3eb94815a384806" title="The index of the above store.">stallingLoadIdx</a>;
<a name="l00455"></a>00455 
<a name="l00457"></a><a class="code" href="classLSQUnit.html#a3e8ccfc787eb89b76d00aba307a39e18">00457</a>     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classLSQUnit.html#a3e8ccfc787eb89b76d00aba307a39e18" title="The packet that needs to be retried.">retryPkt</a>;
<a name="l00458"></a>00458 
<a name="l00460"></a><a class="code" href="classLSQUnit.html#af78c1c07d372cc810d2b5af54ad33657">00460</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#af78c1c07d372cc810d2b5af54ad33657" title="Whehter or not a store is blocked due to the memory system.">isStoreBlocked</a>;
<a name="l00461"></a>00461 
<a name="l00463"></a><a class="code" href="classLSQUnit.html#aac2b7e9f7449d86628bcce99d88bfb47">00463</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#aac2b7e9f7449d86628bcce99d88bfb47" title="Whether or not a store is in flight.">storeInFlight</a>;
<a name="l00464"></a>00464 
<a name="l00466"></a><a class="code" href="classLSQUnit.html#a709a6ff0ee3053bc62df52526c92f1e6">00466</a>     <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> <a class="code" href="classLSQUnit.html#a709a6ff0ee3053bc62df52526c92f1e6" title="The oldest load that caused a memory ordering violation.">memDepViolator</a>;
<a name="l00467"></a>00467 
<a name="l00470"></a><a class="code" href="classLSQUnit.html#a196a1cf0957b7d8e4e4414669823ae70">00470</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a196a1cf0957b7d8e4e4414669823ae70" title="Whether or not there is a packet that couldn&amp;#39;t be sent because of a lack of cache...">hasPendingPkt</a>;
<a name="l00471"></a>00471 
<a name="l00473"></a><a class="code" href="classLSQUnit.html#a6b89faa94a81b06d9df7b57aafeef636">00473</a>     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> <a class="code" href="classLSQUnit.html#a6b89faa94a81b06d9df7b57aafeef636" title="The packet that is pending free cache ports.">pendingPkt</a>;
<a name="l00474"></a>00474 
<a name="l00476"></a><a class="code" href="classLSQUnit.html#a9be5c5c21dc1b270f712c406e3deeb41">00476</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a9be5c5c21dc1b270f712c406e3deeb41" title="Flag for memory model.">needsTSO</a>;
<a name="l00477"></a>00477 
<a name="l00478"></a>00478     <span class="comment">// Will also need how many read/write ports the Dcache has.  Or keep track</span>
<a name="l00479"></a>00479     <span class="comment">// of that in stage that is one level up, and only call executeLoad/Store</span>
<a name="l00480"></a>00480     <span class="comment">// the appropriate number of times.</span>
<a name="l00482"></a><a class="code" href="classLSQUnit.html#acf573d7e49c489a312b4f623edd79df3">00482</a> <span class="comment"></span>    <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#acf573d7e49c489a312b4f623edd79df3" title="Total number of loads forwaded from LSQ stores.">lsqForwLoads</a>;
<a name="l00483"></a>00483 
<a name="l00485"></a><a class="code" href="classLSQUnit.html#aa34f9dae624a46de26029e12416501ab">00485</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#aa34f9dae624a46de26029e12416501ab" title="Total number of loads ignored due to invalid addresses.">invAddrLoads</a>;
<a name="l00486"></a>00486 
<a name="l00488"></a><a class="code" href="classLSQUnit.html#a9838eadc83ba70e4f52b88bb636c255e">00488</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a9838eadc83ba70e4f52b88bb636c255e" title="Total number of squashed loads.">lsqSquashedLoads</a>;
<a name="l00489"></a>00489 
<a name="l00492"></a><a class="code" href="classLSQUnit.html#ad3736211c01666ec3dbfe93d73a324f6">00492</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#ad3736211c01666ec3dbfe93d73a324f6" title="Total number of responses from the memory system that are ignored due to the instruction...">lsqIgnoredResponses</a>;
<a name="l00493"></a>00493 
<a name="l00495"></a><a class="code" href="classLSQUnit.html#a02aa361431f440c680d1dbc8df3423be">00495</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a02aa361431f440c680d1dbc8df3423be" title="Tota number of memory ordering violations.">lsqMemOrderViolation</a>;
<a name="l00496"></a>00496 
<a name="l00498"></a><a class="code" href="classLSQUnit.html#a0a9b8975e97bcad03515851037cef48b">00498</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a0a9b8975e97bcad03515851037cef48b" title="Total number of squashed stores.">lsqSquashedStores</a>;
<a name="l00499"></a>00499 
<a name="l00501"></a><a class="code" href="classLSQUnit.html#ad3c48bee0a0970ba566b5030a9f2c194">00501</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#ad3c48bee0a0970ba566b5030a9f2c194" title="Total number of software prefetches ignored due to invalid addresses.">invAddrSwpfs</a>;
<a name="l00502"></a>00502 
<a name="l00504"></a><a class="code" href="classLSQUnit.html#a57975c1462e6df8783fc1dedcd6bcf85">00504</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a57975c1462e6df8783fc1dedcd6bcf85" title="Ready loads blocked due to partial store-forwarding.">lsqBlockedLoads</a>;
<a name="l00505"></a>00505 
<a name="l00507"></a><a class="code" href="classLSQUnit.html#a8478002053c9da5290ff1dc204431171">00507</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a8478002053c9da5290ff1dc204431171" title="Number of loads that were rescheduled.">lsqRescheduledLoads</a>;
<a name="l00508"></a>00508 
<a name="l00510"></a><a class="code" href="classLSQUnit.html#a63acd7e24e74dc82b9df10146f3404ca">00510</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a63acd7e24e74dc82b9df10146f3404ca" title="Number of times the LSQ is blocked due to the cache.">lsqCacheBlocked</a>;
<a name="l00511"></a>00511 
<a name="l00512"></a>00512   <span class="keyword">public</span>:
<a name="l00514"></a>00514     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#ac4ae0994e5d81a2f6fb7ff16722ef7dc" title="Executes the load at the given index.">read</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00515"></a>00515                uint8_t *data, <span class="keywordtype">int</span> load_idx);
<a name="l00516"></a>00516 
<a name="l00518"></a>00518     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classLSQUnit.html#a39dcc55fa684f9f00ad72206f5ac5e89" title="Executes the store at the given index.">write</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00519"></a>00519                 uint8_t *data, <span class="keywordtype">int</span> store_idx);
<a name="l00520"></a>00520 
<a name="l00522"></a><a class="code" href="classLSQUnit.html#a5d2e853e52526c0df3628cdd02aa44d6">00522</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a5d2e853e52526c0df3628cdd02aa44d6" title="Returns the index of the head load instruction.">getLoadHead</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a52afec583669b3db8f93519e061f67e8" title="The index of the head instruction in the LQ.">loadHead</a>; }
<a name="l00524"></a><a class="code" href="classLSQUnit.html#a83afee398fbc3682b709c6cdcc5c2678">00524</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#a83afee398fbc3682b709c6cdcc5c2678" title="Returns the sequence number of the head load instruction.">getLoadHeadSeqNum</a>()
<a name="l00525"></a>00525     {
<a name="l00526"></a>00526         <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2" title="The load queue.">loadQueue</a>[<a class="code" href="classLSQUnit.html#a52afec583669b3db8f93519e061f67e8" title="The index of the head instruction in the LQ.">loadHead</a>]) {
<a name="l00527"></a>00527             <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2" title="The load queue.">loadQueue</a>[loadHead]-&gt;seqNum;
<a name="l00528"></a>00528         } <span class="keywordflow">else</span> {
<a name="l00529"></a>00529             <span class="keywordflow">return</span> 0;
<a name="l00530"></a>00530         }
<a name="l00531"></a>00531 
<a name="l00532"></a>00532     }
<a name="l00533"></a>00533 
<a name="l00535"></a><a class="code" href="classLSQUnit.html#a4684bd1a1f389127a4e6a3cf6978c9cf">00535</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a4684bd1a1f389127a4e6a3cf6978c9cf" title="Returns the index of the head store instruction.">getStoreHead</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>; }
<a name="l00537"></a><a class="code" href="classLSQUnit.html#a56d99fa88547f1da41e5477bbd726c09">00537</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#a56d99fa88547f1da41e5477bbd726c09" title="Returns the sequence number of the head store instruction.">getStoreHeadSeqNum</a>()
<a name="l00538"></a>00538     {
<a name="l00539"></a>00539         <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[<a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>].inst) {
<a name="l00540"></a>00540             <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[<a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>].inst-&gt;seqNum;
<a name="l00541"></a>00541         } <span class="keywordflow">else</span> {
<a name="l00542"></a>00542             <span class="keywordflow">return</span> 0;
<a name="l00543"></a>00543         }
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     }
<a name="l00546"></a>00546 
<a name="l00548"></a><a class="code" href="classLSQUnit.html#a79d22b2c01adf7fe5c590bfc8bbb560e">00548</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a79d22b2c01adf7fe5c590bfc8bbb560e" title="Returns whether or not the LSQ unit is stalled.">isStalled</a>()  { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057" title="Whether or not the LSQ is stalled.">stalled</a>; }
<a name="l00549"></a>00549 };
<a name="l00550"></a>00550 
<a name="l00551"></a>00551 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00552"></a>00552 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00553"></a><a class="code" href="classLSQUnit.html#ac4ae0994e5d81a2f6fb7ff16722ef7dc">00553</a> <a class="code" href="classLSQUnit.html#ac4ae0994e5d81a2f6fb7ff16722ef7dc" title="Executes the load at the given index.">LSQUnit&lt;Impl&gt;::read</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00554"></a>00554                     uint8_t *data, <span class="keywordtype">int</span> load_idx)
<a name="l00555"></a>00555 {
<a name="l00556"></a>00556     <a class="code" href="classLSQUnit.html#a302b436ad54b628e663980cae228fb72">DynInstPtr</a> load_inst = <a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2" title="The load queue.">loadQueue</a>[load_idx];
<a name="l00557"></a>00557 
<a name="l00558"></a>00558     assert(load_inst);
<a name="l00559"></a>00559 
<a name="l00560"></a>00560     assert(!load_inst-&gt;isExecuted());
<a name="l00561"></a>00561 
<a name="l00562"></a>00562     <span class="comment">// Make sure this isn&apos;t a strictly ordered load</span>
<a name="l00563"></a>00563     <span class="comment">// A bit of a hackish way to get strictly ordered accesses to work</span>
<a name="l00564"></a>00564     <span class="comment">// only if they&apos;re at the head of the LSQ and are ready to commit</span>
<a name="l00565"></a>00565     <span class="comment">// (at the head of the ROB too).</span>
<a name="l00566"></a>00566     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a99efb10e7c2d201ba0ae613e4d221dbb">isStrictlyOrdered</a>() &amp;&amp;
<a name="l00567"></a>00567         (load_idx != <a class="code" href="classLSQUnit.html#a52afec583669b3db8f93519e061f67e8" title="The index of the head instruction in the LQ.">loadHead</a> || !load_inst-&gt;isAtCommit())) {
<a name="l00568"></a>00568         <a class="code" href="classLSQUnit.html#a151da042ac84fd35f1de754204ddb0f1" title="Pointer to the IEW stage.">iewStage</a>-&gt;rescheduleMemInst(load_inst);
<a name="l00569"></a>00569         ++<a class="code" href="classLSQUnit.html#a8478002053c9da5290ff1dc204431171" title="Number of loads that were rescheduled.">lsqRescheduledLoads</a>;
<a name="l00570"></a>00570         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Strictly ordered load [sn:%lli] PC %s\n&quot;</span>,
<a name="l00571"></a>00571                 load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00572"></a>00572 
<a name="l00573"></a>00573         <span class="comment">// Must delete request now that it wasn&apos;t handed off to</span>
<a name="l00574"></a>00574         <span class="comment">// memory.  This is quite ugly.  @todo: Figure out the proper</span>
<a name="l00575"></a>00575         <span class="comment">// place to really handle request deletes.</span>
<a name="l00576"></a>00576         <span class="keyword">delete</span> req;
<a name="l00577"></a>00577         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00578"></a>00578             <span class="keyword">delete</span> sreqLow;
<a name="l00579"></a>00579             <span class="keyword">delete</span> sreqHigh;
<a name="l00580"></a>00580         }
<a name="l00581"></a>00581         <span class="keywordflow">return</span> std::make_shared&lt;GenericISA::M5PanicFault&gt;(
<a name="l00582"></a>00582             <span class="stringliteral">&quot;Strictly ordered load [sn:%llx] PC %s\n&quot;</span>,
<a name="l00583"></a>00583             load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00584"></a>00584     }
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     <span class="comment">// Check the SQ for any previous stores that might lead to forwarding</span>
<a name="l00587"></a>00587     <span class="keywordtype">int</span> store_idx = load_inst-&gt;sqIdx;
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="keywordtype">int</span> store_size = 0;
<a name="l00590"></a>00590 
<a name="l00591"></a>00591     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Read called, load idx: %i, store idx: %i, &quot;</span>
<a name="l00592"></a>00592             <span class="stringliteral">&quot;storeHead: %i addr: %#x%s\n&quot;</span>,
<a name="l00593"></a>00593             load_idx, store_idx, <a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>, req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>(),
<a name="l00594"></a>00594             sreqLow ? <span class="stringliteral">&quot; split&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);
<a name="l00595"></a>00595 
<a name="l00596"></a>00596     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#aae15c8d8bda6d4a094c273e812e7f180">isLLSC</a>()) {
<a name="l00597"></a>00597         assert(!sreqLow);
<a name="l00598"></a>00598         <span class="comment">// Disable recording the result temporarily.  Writing to misc</span>
<a name="l00599"></a>00599         <span class="comment">// regs normally updates the result, but this is not the</span>
<a name="l00600"></a>00600         <span class="comment">// desired behavior when handling store conditionals.</span>
<a name="l00601"></a>00601         load_inst-&gt;recordResult(<span class="keyword">false</span>);
<a name="l00602"></a>00602         <a class="code" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">TheISA::handleLockedRead</a>(load_inst.get(), req);
<a name="l00603"></a>00603         load_inst-&gt;recordResult(<span class="keyword">true</span>);
<a name="l00604"></a>00604     }
<a name="l00605"></a>00605 
<a name="l00606"></a>00606     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>()) {
<a name="l00607"></a>00607         assert(!load_inst-&gt;memData);
<a name="l00608"></a>00608         load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[64];
<a name="l00609"></a>00609 
<a name="l00610"></a>00610         <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *thread = <a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072" title="Pointer to the CPU.">cpu</a>-&gt;tcBase(<a class="code" href="classLSQUnit.html#a5a422db523416293efa60d1d0d3a8a71" title="The LSQUnit thread id.">lsqID</a>);
<a name="l00611"></a>00611         <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay(0);
<a name="l00612"></a>00612         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l00613"></a>00613 
<a name="l00614"></a>00614         <span class="keywordflow">if</span> (!<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> || !sreqLow) {
<a name="l00615"></a>00615             data_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(load_inst-&gt;memData);
<a name="l00616"></a>00616             delay = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8" title="Helper function to handle IPRs when the target architecture doesn&amp;#39;t need its...">TheISA::handleIprRead</a>(thread, data_pkt);
<a name="l00617"></a>00617         } <span class="keywordflow">else</span> {
<a name="l00618"></a>00618             assert(sreqLow-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>() &amp;&amp; sreqHigh-&gt;<a class="code" href="classRequest.html#a8f098b383efe977a06e749c6cb6a8018">isMmappedIpr</a>());
<a name="l00619"></a>00619             <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> fst_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>(sreqLow, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l00620"></a>00620             <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> snd_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>(sreqHigh, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l00621"></a>00621 
<a name="l00622"></a>00622             fst_data_pkt-&gt;dataStatic(load_inst-&gt;memData);
<a name="l00623"></a>00623             snd_data_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(load_inst-&gt;memData + sreqLow-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00624"></a>00624 
<a name="l00625"></a>00625             delay = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8" title="Helper function to handle IPRs when the target architecture doesn&amp;#39;t need its...">TheISA::handleIprRead</a>(thread, fst_data_pkt);
<a name="l00626"></a>00626             <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> delay2 = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8" title="Helper function to handle IPRs when the target architecture doesn&amp;#39;t need its...">TheISA::handleIprRead</a>(thread, snd_data_pkt);
<a name="l00627"></a>00627             <span class="keywordflow">if</span> (delay2 &gt; delay)
<a name="l00628"></a>00628                 delay = delay2;
<a name="l00629"></a>00629 
<a name="l00630"></a>00630             <span class="keyword">delete</span> sreqLow;
<a name="l00631"></a>00631             <span class="keyword">delete</span> sreqHigh;
<a name="l00632"></a>00632             <span class="keyword">delete</span> fst_data_pkt;
<a name="l00633"></a>00633             <span class="keyword">delete</span> snd_data_pkt;
<a name="l00634"></a>00634         }
<a name="l00635"></a>00635         <a class="code" href="classLSQUnit_1_1WritebackEvent.html" title="Writeback event, specifically for when stores forward data to loads.">WritebackEvent</a> *wb = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html" title="Writeback event, specifically for when stores forward data to loads.">WritebackEvent</a>(load_inst, data_pkt, <span class="keyword">this</span>);
<a name="l00636"></a>00636         <a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072" title="Pointer to the CPU.">cpu</a>-&gt;schedule(wb, <a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072" title="Pointer to the CPU.">cpu</a>-&gt;clockEdge(delay));
<a name="l00637"></a>00637         <span class="keywordflow">return</span> NoFault;
<a name="l00638"></a>00638     }
<a name="l00639"></a>00639 
<a name="l00640"></a>00640     <span class="keywordflow">while</span> (store_idx != -1) {
<a name="l00641"></a>00641         <span class="comment">// End once we&apos;ve reached the top of the LSQ</span>
<a name="l00642"></a>00642         <span class="keywordflow">if</span> (store_idx == <a class="code" href="classLSQUnit.html#a0dbb14cdc5ce9dbdc0459beaebe6a79e" title="The index of the first instruction that may be ready to be written back, and has...">storeWBIdx</a>) {
<a name="l00643"></a>00643             <span class="keywordflow">break</span>;
<a name="l00644"></a>00644         }
<a name="l00645"></a>00645 
<a name="l00646"></a>00646         <span class="comment">// Move the index to one younger</span>
<a name="l00647"></a>00647         <span class="keywordflow">if</span> (--store_idx &lt; 0)
<a name="l00648"></a>00648             store_idx += <a class="code" href="classLSQUnit.html#a4741b4527dbac9ba10acd275ed43c69a" title="The number of SQ entries, plus a sentinel entry (circular queue).">SQEntries</a>;
<a name="l00649"></a>00649 
<a name="l00650"></a>00650         assert(<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst);
<a name="l00651"></a>00651 
<a name="l00652"></a>00652         store_size = <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].size;
<a name="l00653"></a>00653 
<a name="l00654"></a>00654         <span class="keywordflow">if</span> (store_size == 0)
<a name="l00655"></a>00655             <span class="keywordflow">continue</span>;
<a name="l00656"></a>00656         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;strictlyOrdered())
<a name="l00657"></a>00657             <span class="keywordflow">continue</span>;
<a name="l00658"></a>00658 
<a name="l00659"></a>00659         assert(<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddrValid());
<a name="l00660"></a>00660 
<a name="l00661"></a>00661         <span class="comment">// Check if the store data is within the lower and upper bounds of</span>
<a name="l00662"></a>00662         <span class="comment">// addresses that the request needs.</span>
<a name="l00663"></a>00663         <span class="keywordtype">bool</span> store_has_lower_limit =
<a name="l00664"></a>00664             req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &gt;= <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00665"></a>00665         <span class="keywordtype">bool</span> store_has_upper_limit =
<a name="l00666"></a>00666             (req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() + req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>()) &lt;=
<a name="l00667"></a>00667             (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddr + store_size);
<a name="l00668"></a>00668         <span class="keywordtype">bool</span> lower_load_has_store_part =
<a name="l00669"></a>00669             req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &lt; (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddr +
<a name="l00670"></a>00670                            store_size);
<a name="l00671"></a>00671         <span class="keywordtype">bool</span> upper_load_has_store_part =
<a name="l00672"></a>00672             (req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() + req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>()) &gt;
<a name="l00673"></a>00673             <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00674"></a>00674 
<a name="l00675"></a>00675         <span class="comment">// If the store&apos;s data has all of the data needed, we can forward.</span>
<a name="l00676"></a>00676         if ((store_has_lower_limit &amp;&amp; store_has_upper_limit)) {
<a name="l00677"></a>00677             <span class="comment">// Get shift amount for offset into the store&apos;s data.</span>
<a name="l00678"></a>00678             <span class="keywordtype">int</span> shift_amt = req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() - <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00679"></a>00679 
<a name="l00680"></a>00680             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].isAllZeros)
<a name="l00681"></a>00681                 memset(data, 0, req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00682"></a>00682             <span class="keywordflow">else</span>
<a name="l00683"></a>00683                 memcpy(data, <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].data + shift_amt,
<a name="l00684"></a>00684                    req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00685"></a>00685 
<a name="l00686"></a>00686             <span class="comment">// Allocate memory if this is the first time a load is issued.</span>
<a name="l00687"></a>00687             <span class="keywordflow">if</span> (!load_inst-&gt;memData) {
<a name="l00688"></a>00688                 load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>()];
<a name="l00689"></a>00689             }
<a name="l00690"></a>00690             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].isAllZeros)
<a name="l00691"></a>00691                 memset(load_inst-&gt;memData, 0, req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00692"></a>00692             <span class="keywordflow">else</span>
<a name="l00693"></a>00693                 memcpy(load_inst-&gt;memData,
<a name="l00694"></a>00694                     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].data + shift_amt, req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00695"></a>00695 
<a name="l00696"></a>00696             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Forwarding from store idx %i to load to &quot;</span>
<a name="l00697"></a>00697                     <span class="stringliteral">&quot;addr %#x\n&quot;</span>, store_idx, req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00698"></a>00698 
<a name="l00699"></a>00699             <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l00700"></a>00700             data_pkt-&gt;dataStatic(load_inst-&gt;memData);
<a name="l00701"></a>00701 
<a name="l00702"></a>00702             <a class="code" href="classLSQUnit_1_1WritebackEvent.html" title="Writeback event, specifically for when stores forward data to loads.">WritebackEvent</a> *wb = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html" title="Writeback event, specifically for when stores forward data to loads.">WritebackEvent</a>(load_inst, data_pkt, <span class="keyword">this</span>);
<a name="l00703"></a>00703 
<a name="l00704"></a>00704             <span class="comment">// We&apos;ll say this has a 1 cycle load-store forwarding latency</span>
<a name="l00705"></a>00705             <span class="comment">// for now.</span>
<a name="l00706"></a>00706             <span class="comment">// @todo: Need to make this a parameter.</span>
<a name="l00707"></a>00707             <a class="code" href="classLSQUnit.html#a8b1c2f9c876bc5cc6d6dc45161a98072" title="Pointer to the CPU.">cpu</a>-&gt;schedule(wb, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick</a>());
<a name="l00708"></a>00708 
<a name="l00709"></a>00709             <span class="comment">// Don&apos;t need to do anything special for split loads.</span>
<a name="l00710"></a>00710             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00711"></a>00711                 <span class="keyword">delete</span> sreqLow;
<a name="l00712"></a>00712                 <span class="keyword">delete</span> sreqHigh;
<a name="l00713"></a>00713             }
<a name="l00714"></a>00714 
<a name="l00715"></a>00715             ++<a class="code" href="classLSQUnit.html#acf573d7e49c489a312b4f623edd79df3" title="Total number of loads forwaded from LSQ stores.">lsqForwLoads</a>;
<a name="l00716"></a>00716             <span class="keywordflow">return</span> NoFault;
<a name="l00717"></a>00717         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((store_has_lower_limit &amp;&amp; lower_load_has_store_part) ||
<a name="l00718"></a>00718                    (store_has_upper_limit &amp;&amp; upper_load_has_store_part) ||
<a name="l00719"></a>00719                    (lower_load_has_store_part &amp;&amp; upper_load_has_store_part)) {
<a name="l00720"></a>00720             <span class="comment">// This is the partial store-load forwarding case where a store</span>
<a name="l00721"></a>00721             <span class="comment">// has only part of the load&apos;s data.</span>
<a name="l00722"></a>00722 
<a name="l00723"></a>00723             <span class="comment">// If it&apos;s already been written back, then don&apos;t worry about</span>
<a name="l00724"></a>00724             <span class="comment">// stalling on it.</span>
<a name="l00725"></a>00725             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].completed) {
<a name="l00726"></a>00726                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Should not check one of these&quot;</span>);
<a name="l00727"></a>00727                 <span class="keywordflow">continue</span>;
<a name="l00728"></a>00728             }
<a name="l00729"></a>00729 
<a name="l00730"></a>00730             <span class="comment">// Must stall load and force it to retry, so long as it&apos;s the oldest</span>
<a name="l00731"></a>00731             <span class="comment">// load that needs to do so.</span>
<a name="l00732"></a>00732             <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057" title="Whether or not the LSQ is stalled.">stalled</a> ||
<a name="l00733"></a>00733                 (<a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057" title="Whether or not the LSQ is stalled.">stalled</a> &amp;&amp;
<a name="l00734"></a>00734                  load_inst-&gt;seqNum &lt;
<a name="l00735"></a>00735                  <a class="code" href="classLSQUnit.html#a414de7b292c41da5d4d125ad25f9edd2" title="The load queue.">loadQueue</a>[<a class="code" href="classLSQUnit.html#a2fed4ee4d75b2fa7d3eb94815a384806" title="The index of the above store.">stallingLoadIdx</a>]-&gt;seqNum)) {
<a name="l00736"></a>00736                 <a class="code" href="classLSQUnit.html#a00febd41818827cd217780f6151e2057" title="Whether or not the LSQ is stalled.">stalled</a> = <span class="keyword">true</span>;
<a name="l00737"></a>00737                 <a class="code" href="classLSQUnit.html#a54a639953a9a2a9160c0d644b12f8f89" title="The store that causes the stall due to partial store to load forwarding.">stallingStoreIsn</a> = <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;seqNum;
<a name="l00738"></a>00738                 stallingLoadIdx = load_idx;
<a name="l00739"></a>00739             }
<a name="l00740"></a>00740 
<a name="l00741"></a>00741             <span class="comment">// Tell IQ/mem dep unit that this instruction will need to be</span>
<a name="l00742"></a>00742             <span class="comment">// rescheduled eventually</span>
<a name="l00743"></a>00743             <a class="code" href="classLSQUnit.html#a151da042ac84fd35f1de754204ddb0f1" title="Pointer to the IEW stage.">iewStage</a>-&gt;rescheduleMemInst(load_inst);
<a name="l00744"></a>00744             load_inst-&gt;clearIssued();
<a name="l00745"></a>00745             ++<a class="code" href="classLSQUnit.html#a8478002053c9da5290ff1dc204431171" title="Number of loads that were rescheduled.">lsqRescheduledLoads</a>;
<a name="l00746"></a>00746 
<a name="l00747"></a>00747             <span class="comment">// Do not generate a writeback event as this instruction is not</span>
<a name="l00748"></a>00748             <span class="comment">// complete.</span>
<a name="l00749"></a>00749             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Load-store forwarding mis-match. &quot;</span>
<a name="l00750"></a>00750                     <span class="stringliteral">&quot;Store idx %i to load addr %#x\n&quot;</span>,
<a name="l00751"></a>00751                     store_idx, req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00752"></a>00752 
<a name="l00753"></a>00753             <span class="comment">// Must delete request now that it wasn&apos;t handed off to</span>
<a name="l00754"></a>00754             <span class="comment">// memory.  This is quite ugly.  @todo: Figure out the</span>
<a name="l00755"></a>00755             <span class="comment">// proper place to really handle request deletes.</span>
<a name="l00756"></a>00756             <span class="keyword">delete</span> req;
<a name="l00757"></a>00757             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00758"></a>00758                 <span class="keyword">delete</span> sreqLow;
<a name="l00759"></a>00759                 <span class="keyword">delete</span> sreqHigh;
<a name="l00760"></a>00760             }
<a name="l00761"></a>00761 
<a name="l00762"></a>00762             <span class="keywordflow">return</span> NoFault;
<a name="l00763"></a>00763         }
<a name="l00764"></a>00764     }
<a name="l00765"></a>00765 
<a name="l00766"></a>00766     <span class="comment">// If there&apos;s no forwarding case, then go access memory</span>
<a name="l00767"></a>00767     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Doing memory access for inst [sn:%lli] PC %s\n&quot;</span>,
<a name="l00768"></a>00768             load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00769"></a>00769 
<a name="l00770"></a>00770     <span class="comment">// Allocate memory if this is the first time a load is issued.</span>
<a name="l00771"></a>00771     <span class="keywordflow">if</span> (!load_inst-&gt;memData) {
<a name="l00772"></a>00772         load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>()];
<a name="l00773"></a>00773     }
<a name="l00774"></a>00774 
<a name="l00775"></a>00775     ++<a class="code" href="classLSQUnit.html#aa31f0f8ab6e617e6885190270086f05a" title="The number of used cache ports in this cycle.">usedPorts</a>;
<a name="l00776"></a>00776 
<a name="l00777"></a>00777     <span class="comment">// if we the cache is not blocked, do cache access</span>
<a name="l00778"></a>00778     <span class="keywordtype">bool</span> completedFirst = <span class="keyword">false</span>;
<a name="l00779"></a>00779     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> data_pkt = <a class="code" href="classPacket.html#a7187bd3787fa265fee308328f244557e" title="Constructor-like methods that return Packets based on Request objects.">Packet::createRead</a>(req);
<a name="l00780"></a>00780     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> fst_data_pkt = NULL;
<a name="l00781"></a>00781     <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> snd_data_pkt = NULL;
<a name="l00782"></a>00782 
<a name="l00783"></a>00783     data_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(load_inst-&gt;memData);
<a name="l00784"></a>00784 
<a name="l00785"></a>00785     <a class="code" href="classLSQUnit_1_1LSQSenderState.html" title="Derived class to hold any sender state the LSQ needs.">LSQSenderState</a> *state = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html" title="Derived class to hold any sender state the LSQ needs.">LSQSenderState</a>;
<a name="l00786"></a>00786     state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#af80f76564a37ded8f7c8c786e60dc2e5" title="Whether or not it is a load.">isLoad</a> = <span class="keyword">true</span>;
<a name="l00787"></a>00787     state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a2255e6ebf4b5ffff81b26dfdc3ee0bf9" title="The LQ/SQ index of the instruction.">idx</a> = load_idx;
<a name="l00788"></a>00788     state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#acd59dcabc50bc4bf05f6e8053c40b797" title="Instruction who initiated the access to memory.">inst</a> = load_inst;
<a name="l00789"></a>00789     data_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = state;
<a name="l00790"></a>00790 
<a name="l00791"></a>00791     <span class="keywordflow">if</span> (!<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> || !sreqLow) {
<a name="l00792"></a>00792         <span class="comment">// Point the first packet at the main data packet.</span>
<a name="l00793"></a>00793         fst_data_pkt = data_pkt;
<a name="l00794"></a>00794     } <span class="keywordflow">else</span> {
<a name="l00795"></a>00795         <span class="comment">// Create the split packets.</span>
<a name="l00796"></a>00796         fst_data_pkt = <a class="code" href="classPacket.html#a7187bd3787fa265fee308328f244557e" title="Constructor-like methods that return Packets based on Request objects.">Packet::createRead</a>(sreqLow);
<a name="l00797"></a>00797         snd_data_pkt = <a class="code" href="classPacket.html#a7187bd3787fa265fee308328f244557e" title="Constructor-like methods that return Packets based on Request objects.">Packet::createRead</a>(sreqHigh);
<a name="l00798"></a>00798 
<a name="l00799"></a>00799         fst_data_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(load_inst-&gt;memData);
<a name="l00800"></a>00800         snd_data_pkt-&gt;<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(load_inst-&gt;memData + sreqLow-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00801"></a>00801 
<a name="l00802"></a>00802         fst_data_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = state;
<a name="l00803"></a>00803         snd_data_pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12" title="This packet&amp;#39;s sender state.">senderState</a> = state;
<a name="l00804"></a>00804 
<a name="l00805"></a>00805         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0c0e45c7ef44aff7c62e1dc5d825f590" title="Whether or not this access is split in two.">isSplit</a> = <span class="keyword">true</span>;
<a name="l00806"></a>00806         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a57ca7b044ef04bc0baa725d4b80cb96c" title="Number of outstanding packets to complete.">outstanding</a> = 2;
<a name="l00807"></a>00807         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a8bfe15b0936441898d41ddbf514dcc08" title="The main packet from a split load, used during writeback.">mainPkt</a> = data_pkt;
<a name="l00808"></a>00808     }
<a name="l00809"></a>00809 
<a name="l00810"></a>00810     <span class="keywordtype">bool</span> successful_load = <span class="keyword">true</span>;
<a name="l00811"></a>00811     <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a8b59203620c64b676f6bd07c2f548ef9" title="Pointer to the dcache port.">dcachePort</a>-&gt;<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive...">sendTimingReq</a>(fst_data_pkt)) {
<a name="l00812"></a>00812         successful_load = <span class="keyword">false</span>;
<a name="l00813"></a>00813     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00814"></a>00814         completedFirst = <span class="keyword">true</span>;
<a name="l00815"></a>00815 
<a name="l00816"></a>00816         <span class="comment">// The first packet was sent without problems, so send this one</span>
<a name="l00817"></a>00817         <span class="comment">// too. If there is a problem with this packet then the whole</span>
<a name="l00818"></a>00818         <span class="comment">// load will be squashed, so indicate this to the state object.</span>
<a name="l00819"></a>00819         <span class="comment">// The first packet will return in completeDataAccess and be</span>
<a name="l00820"></a>00820         <span class="comment">// handled there.</span>
<a name="l00821"></a>00821         ++<a class="code" href="classLSQUnit.html#aa31f0f8ab6e617e6885190270086f05a" title="The number of used cache ports in this cycle.">usedPorts</a>;
<a name="l00822"></a>00822         <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a8b59203620c64b676f6bd07c2f548ef9" title="Pointer to the dcache port.">dcachePort</a>-&gt;<a class="code" href="classMasterPort.html#acba350c337376f074a37507d6018bec3" title="Attempt to send a timing request to the slave port by calling its corresponding receive...">sendTimingReq</a>(snd_data_pkt)) {
<a name="l00823"></a>00823             <span class="comment">// The main packet will be deleted in completeDataAccess.</span>
<a name="l00824"></a>00824             state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9787985de1a3b2e880aa41ed5cc4dc08" title="Completes a packet and returns whether the access is finished.">complete</a>();
<a name="l00825"></a>00825             <span class="comment">// Signify to 1st half that the 2nd half was blocked via state</span>
<a name="l00826"></a>00826             state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#acfc02b2b8fb181a22986bb86e892e3f0" title="Whether or not the second packet of this split load was blocked.">cacheBlocked</a> = <span class="keyword">true</span>;
<a name="l00827"></a>00827             successful_load = <span class="keyword">false</span>;
<a name="l00828"></a>00828         }
<a name="l00829"></a>00829     }
<a name="l00830"></a>00830 
<a name="l00831"></a>00831     <span class="comment">// If the cache was blocked, or has become blocked due to the access,</span>
<a name="l00832"></a>00832     <span class="comment">// handle it.</span>
<a name="l00833"></a>00833     <span class="keywordflow">if</span> (!successful_load) {
<a name="l00834"></a>00834         <span class="keywordflow">if</span> (!sreqLow) {
<a name="l00835"></a>00835             <span class="comment">// Packet wasn&apos;t split, just delete main packet info</span>
<a name="l00836"></a>00836             <span class="keyword">delete</span> state;
<a name="l00837"></a>00837             <span class="keyword">delete</span> req;
<a name="l00838"></a>00838             <span class="keyword">delete</span> data_pkt;
<a name="l00839"></a>00839         }
<a name="l00840"></a>00840 
<a name="l00841"></a>00841         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00842"></a>00842             <span class="keywordflow">if</span> (!completedFirst) {
<a name="l00843"></a>00843                 <span class="comment">// Split packet, but first failed.  Delete all state.</span>
<a name="l00844"></a>00844                 <span class="keyword">delete</span> state;
<a name="l00845"></a>00845                 <span class="keyword">delete</span> req;
<a name="l00846"></a>00846                 <span class="keyword">delete</span> data_pkt;
<a name="l00847"></a>00847                 <span class="keyword">delete</span> fst_data_pkt;
<a name="l00848"></a>00848                 <span class="keyword">delete</span> snd_data_pkt;
<a name="l00849"></a>00849                 <span class="keyword">delete</span> sreqLow;
<a name="l00850"></a>00850                 <span class="keyword">delete</span> sreqHigh;
<a name="l00851"></a>00851                 sreqLow = NULL;
<a name="l00852"></a>00852                 sreqHigh = NULL;
<a name="l00853"></a>00853             } <span class="keywordflow">else</span> {
<a name="l00854"></a>00854                 <span class="comment">// Can&apos;t delete main packet data or state because first packet</span>
<a name="l00855"></a>00855                 <span class="comment">// was sent to the memory system</span>
<a name="l00856"></a>00856                 <span class="keyword">delete</span> data_pkt;
<a name="l00857"></a>00857                 <span class="keyword">delete</span> req;
<a name="l00858"></a>00858                 <span class="keyword">delete</span> sreqHigh;
<a name="l00859"></a>00859                 <span class="keyword">delete</span> snd_data_pkt;
<a name="l00860"></a>00860                 sreqHigh = NULL;
<a name="l00861"></a>00861             }
<a name="l00862"></a>00862         }
<a name="l00863"></a>00863 
<a name="l00864"></a>00864         ++<a class="code" href="classLSQUnit.html#a63acd7e24e74dc82b9df10146f3404ca" title="Number of times the LSQ is blocked due to the cache.">lsqCacheBlocked</a>;
<a name="l00865"></a>00865 
<a name="l00866"></a>00866         <a class="code" href="classLSQUnit.html#a151da042ac84fd35f1de754204ddb0f1" title="Pointer to the IEW stage.">iewStage</a>-&gt;blockMemInst(load_inst);
<a name="l00867"></a>00867 
<a name="l00868"></a>00868         <span class="comment">// No fault occurred, even though the interface is blocked.</span>
<a name="l00869"></a>00869         <span class="keywordflow">return</span> NoFault;
<a name="l00870"></a>00870     }
<a name="l00871"></a>00871 
<a name="l00872"></a>00872     <span class="keywordflow">return</span> NoFault;
<a name="l00873"></a>00873 }
<a name="l00874"></a>00874 
<a name="l00875"></a>00875 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00876"></a>00876 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00877"></a><a class="code" href="classLSQUnit.html#a39dcc55fa684f9f00ad72206f5ac5e89">00877</a> <a class="code" href="classLSQUnit.html#a39dcc55fa684f9f00ad72206f5ac5e89" title="Executes the store at the given index.">LSQUnit&lt;Impl&gt;::write</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00878"></a>00878                      uint8_t *data, <span class="keywordtype">int</span> store_idx)
<a name="l00879"></a>00879 {
<a name="l00880"></a>00880     assert(<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst);
<a name="l00881"></a>00881 
<a name="l00882"></a>00882     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html" title="Class that implements the actual LQ and SQ for each specific thread.">LSQUnit</a>, <span class="stringliteral">&quot;Doing write to store idx %i, addr %#x&quot;</span>
<a name="l00883"></a>00883             <span class="stringliteral">&quot; | storeHead:%i [sn:%i]\n&quot;</span>,
<a name="l00884"></a>00884             store_idx, req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>(), <a class="code" href="classLSQUnit.html#a040bd802a0f02160f066a2644028a82b" title="The index of the head instruction in the SQ.">storeHead</a>,
<a name="l00885"></a>00885             <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].inst-&gt;seqNum);
<a name="l00886"></a>00886 
<a name="l00887"></a>00887     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].req = req;
<a name="l00888"></a>00888     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].sreqLow = sreqLow;
<a name="l00889"></a>00889     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].sreqHigh = sreqHigh;
<a name="l00890"></a>00890     <span class="keywordtype">unsigned</span> size = req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>();
<a name="l00891"></a>00891     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].size = size;
<a name="l00892"></a>00892     <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].isAllZeros = req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="classRequest.html#a793720b474e68124ac1ae6d59702e123" title="This is a write that is targeted and zeroing an entire cache block.">Request::CACHE_BLOCK_ZERO</a>;
<a name="l00893"></a>00893     assert(size &lt;= <span class="keyword">sizeof</span>(<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].data) ||
<a name="l00894"></a>00894             (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="classRequest.html#a793720b474e68124ac1ae6d59702e123" title="This is a write that is targeted and zeroing an entire cache block.">Request::CACHE_BLOCK_ZERO</a>));
<a name="l00895"></a>00895 
<a name="l00896"></a>00896     <span class="comment">// Split stores can only occur in ISAs with unaligned memory accesses.  If</span>
<a name="l00897"></a>00897     <span class="comment">// a store request has been split, sreqLow and sreqHigh will be non-null.</span>
<a name="l00898"></a>00898     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00899"></a>00899         <a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].isSplit = <span class="keyword">true</span>;
<a name="l00900"></a>00900     }
<a name="l00901"></a>00901 
<a name="l00902"></a>00902     <span class="keywordflow">if</span> (!(req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="classRequest.html#a793720b474e68124ac1ae6d59702e123" title="This is a write that is targeted and zeroing an entire cache block.">Request::CACHE_BLOCK_ZERO</a>))
<a name="l00903"></a>00903         memcpy(<a class="code" href="classLSQUnit.html#ad3f84fd004a68a825c0d239b78dd47ec" title="The store queue.">storeQueue</a>[store_idx].data, data, size);
<a name="l00904"></a>00904 
<a name="l00905"></a>00905     <span class="comment">// This function only writes the data to the store queue, so no fault</span>
<a name="l00906"></a>00906     <span class="comment">// can happen here.</span>
<a name="l00907"></a>00907     <span class="keywordflow">return</span> NoFault;
<a name="l00908"></a>00908 }
<a name="l00909"></a>00909 
<a name="l00910"></a>00910 <span class="preprocessor">#endif // __CPU_O3_LSQ_UNIT_HH__</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:09 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
