# Power control registers for CPU and D3 domain

**Source**: Page 7, Chunk 71  
**Category**: Power control registers for CPU and D3 domain  
**Chunk Index**: 71

---

6.8.5 PWR CPU control register (PWR_CPUCR) . . . . . . . . . . . . . . . . . . . . 308
6.8.6 PWR D3 domain control register (PWR_D3CR) . . . . . . . . . . . . . . . . . 309
6.8.7 PWR wakeup clear register (PWR_WKUPCR) . . . . . . . . . . . . . . . . . . 310

---

**AI Reasoning**: The content chunk lists various power control registers, which are part of the hardware specifications for managing power in different domains of the microcontroller. Grouping them under 'specifications' keeps the directory structure simple and makes it easy to locate detailed register information.
