// Seed: 2718310551
module module_0;
  logic id_1;
  wire  id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_2 = 32'd22
) (
    input supply1 id_0,
    input tri1 _id_1,
    input tri1 _id_2
);
  wire [1 'b0 : id_1  -  id_2] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    output uwire id_14,
    output wand id_15
);
  assign id_15 = 1;
  module_0 modCall_1 ();
endmodule
