

================================================================
== Vivado HLS Report for 'conv2d_3x3_1chan_rev'
================================================================
* Date:           Mon Dec  2 23:35:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  795|  796|  784|  784| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  795|  795|        13|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %._crit_edge.0191 ], [ true, %1 ]"   --->   Operation 16 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_6, %._crit_edge.0191 ], [ 0, %1 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bias_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %bias_V)"   --->   Operation 18 'read' 'bias_V_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 19 'speclooptripcount' 'empty_23' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "br label %._crit_edge.0" [../src/CNN_final.cpp:162]   --->   Operation 20 'br' <Predicate = (do_init)> <Delay = 0.87>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [../src/CNN_final.cpp:169]   --->   Operation 21 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_0_V)" [../src/CNN_final.cpp:169]   --->   Operation 22 'read' 'kernel_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_image_0_0_V_add = getelementptr [784 x i18]* %in_image_0_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 23 'getelementptr' 'in_image_0_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 24 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_1_V)" [../src/CNN_final.cpp:169]   --->   Operation 25 'read' 'kernel_1_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_image_0_1_V_add = getelementptr [784 x i18]* %in_image_0_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 26 'getelementptr' 'in_image_0_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 27 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_2_V)" [../src/CNN_final.cpp:169]   --->   Operation 28 'read' 'kernel_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_image_0_2_V_add = getelementptr [784 x i18]* %in_image_0_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 29 'getelementptr' 'in_image_0_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 30 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_3_V)" [../src/CNN_final.cpp:169]   --->   Operation 31 'read' 'kernel_3_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_image_1_0_V_add = getelementptr [784 x i18]* %in_image_1_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 32 'getelementptr' 'in_image_1_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 33 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_4_V)" [../src/CNN_final.cpp:169]   --->   Operation 34 'read' 'kernel_4_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_image_1_1_V_add = getelementptr [784 x i18]* %in_image_1_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 35 'getelementptr' 'in_image_1_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 36 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_5_V)" [../src/CNN_final.cpp:169]   --->   Operation 37 'read' 'kernel_5_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%in_image_1_2_V_add = getelementptr [784 x i18]* %in_image_1_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 38 'getelementptr' 'in_image_1_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 39 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_6_V)" [../src/CNN_final.cpp:169]   --->   Operation 40 'read' 'kernel_6_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_image_2_0_V_add = getelementptr [784 x i18]* %in_image_2_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 41 'getelementptr' 'in_image_2_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 42 'load' 'in_image_2_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_7_V)" [../src/CNN_final.cpp:169]   --->   Operation 43 'read' 'kernel_7_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%in_image_2_1_V_add = getelementptr [784 x i18]* %in_image_2_1_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 44 'getelementptr' 'in_image_2_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.26ns)   --->   "%in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 45 'load' 'in_image_2_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_8_V)" [../src/CNN_final.cpp:169]   --->   Operation 46 'read' 'kernel_8_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%in_image_2_2_V_add = getelementptr [784 x i18]* %in_image_2_2_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:169]   --->   Operation 47 'getelementptr' 'in_image_2_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.26ns)   --->   "%in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 48 'load' 'in_image_2_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%i_6 = add i10 1, %i" [../src/CNN_final.cpp:162]   --->   Operation 49 'add' 'i_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.03ns)   --->   "%tmp = icmp eq i10 %i, -241" [../src/CNN_final.cpp:162]   --->   Operation 50 'icmp' 'tmp' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %rewind_header" [../src/CNN_final.cpp:184]   --->   Operation 52 'br' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bias_V222_rewind = phi i48 [ undef, %0 ], [ %bias_V222_phi, %._crit_edge.0191 ], [ undef, %1 ]"   --->   Operation 53 'phi' 'bias_V222_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.87ns)   --->   "br i1 %do_init, label %rewind_init, label %._crit_edge.0"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bias_V222_phi = phi i48 [ %bias_V_read, %rewind_init ], [ %bias_V222_rewind, %rewind_header ]"   --->   Operation 55 'phi' 'bias_V222_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 56 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 57 [1/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 57 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 58 [1/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 58 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 59 [1/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 59 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 60 [1/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 60 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 61 [1/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 61 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 62 [1/2] (2.26ns)   --->   "%in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 62 'load' 'in_image_2_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 63 'load' 'in_image_2_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_3 : Operation 64 [1/2] (2.26ns)   --->   "%in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 64 'load' 'in_image_2_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %kernel_0_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 65 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %in_image_0_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 66 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (4.95ns)   --->   "%p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast" [../src/CNN_final.cpp:169]   --->   Operation 67 'mul' 'p_Val2_s' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast" [../src/CNN_final.cpp:169]   --->   Operation 68 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %kernel_1_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 69 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i18 %in_image_0_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 70 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.04ns)   --->   "%p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1" [../src/CNN_final.cpp:169]   --->   Operation 71 'mul' 'p_Val2_14_1' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.04>
ST_6 : Operation 72 [1/2] (0.00ns)   --->   "%p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1" [../src/CNN_final.cpp:169]   --->   Operation 72 'mul' 'p_Val2_14_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_s, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 73 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_84_1 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_8, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 74 'bitconcatenate' 'tmp_84_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.70ns)   --->   "%p_Val2_15_1 = add i35 %p_Val2_14_1, %tmp_84_1" [../src/CNN_final.cpp:169]   --->   Operation 75 'add' 'p_Val2_15_1' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %kernel_2_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 76 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i18 %in_image_0_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 77 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.04ns)   --->   "%p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2" [../src/CNN_final.cpp:169]   --->   Operation 78 'mul' 'p_Val2_14_2' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_1, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 79 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "%p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2" [../src/CNN_final.cpp:169]   --->   Operation 80 'mul' 'p_Val2_14_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_84_2 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_9, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 81 'bitconcatenate' 'tmp_84_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (2.70ns)   --->   "%p_Val2_15_2 = add i35 %p_Val2_14_2, %tmp_84_2" [../src/CNN_final.cpp:169]   --->   Operation 82 'add' 'p_Val2_15_2' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %kernel_3_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 83 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i18 %in_image_1_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 84 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.04ns)   --->   "%p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3" [../src/CNN_final.cpp:169]   --->   Operation 85 'mul' 'p_Val2_14_3' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_2, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 86 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.04>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3" [../src/CNN_final.cpp:169]   --->   Operation 87 'mul' 'p_Val2_14_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_84_3 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_10, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 88 'bitconcatenate' 'tmp_84_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.70ns)   --->   "%p_Val2_15_3 = add i35 %p_Val2_14_3, %tmp_84_3" [../src/CNN_final.cpp:169]   --->   Operation 89 'add' 'p_Val2_15_3' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %kernel_4_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 90 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i18 %in_image_1_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 91 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (3.04ns)   --->   "%p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4" [../src/CNN_final.cpp:169]   --->   Operation 92 'mul' 'p_Val2_14_4' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_3, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 93 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.04>
ST_9 : Operation 94 [1/2] (0.00ns)   --->   "%p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4" [../src/CNN_final.cpp:169]   --->   Operation 94 'mul' 'p_Val2_14_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_84_4 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_11, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 95 'bitconcatenate' 'tmp_84_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (2.70ns)   --->   "%p_Val2_15_4 = add i35 %p_Val2_14_4, %tmp_84_4" [../src/CNN_final.cpp:169]   --->   Operation 96 'add' 'p_Val2_15_4' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %kernel_5_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 97 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i18 %in_image_1_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 98 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.04ns)   --->   "%p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5" [../src/CNN_final.cpp:169]   --->   Operation 99 'mul' 'p_Val2_14_5' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_4, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 100 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 101 [1/2] (0.00ns)   --->   "%p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5" [../src/CNN_final.cpp:169]   --->   Operation 101 'mul' 'p_Val2_14_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_84_5 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_12, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 102 'bitconcatenate' 'tmp_84_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.70ns)   --->   "%p_Val2_15_5 = add i35 %p_Val2_14_5, %tmp_84_5" [../src/CNN_final.cpp:169]   --->   Operation 103 'add' 'p_Val2_15_5' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %kernel_6_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 104 'sext' 'OP1_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i18 %in_image_2_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 105 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (3.04ns)   --->   "%p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6" [../src/CNN_final.cpp:169]   --->   Operation 106 'mul' 'p_Val2_14_6' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_5, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 107 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.04>
ST_11 : Operation 108 [1/2] (0.00ns)   --->   "%p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6" [../src/CNN_final.cpp:169]   --->   Operation 108 'mul' 'p_Val2_14_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_84_6 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_13, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 109 'bitconcatenate' 'tmp_84_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.70ns)   --->   "%p_Val2_15_6 = add i35 %p_Val2_14_6, %tmp_84_6" [../src/CNN_final.cpp:169]   --->   Operation 110 'add' 'p_Val2_15_6' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %kernel_7_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 111 'sext' 'OP1_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i18 %in_image_2_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 112 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.04ns)   --->   "%p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7" [../src/CNN_final.cpp:169]   --->   Operation 113 'mul' 'p_Val2_14_7' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_6, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 114 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.04>
ST_12 : Operation 115 [1/2] (0.00ns)   --->   "%p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7" [../src/CNN_final.cpp:169]   --->   Operation 115 'mul' 'p_Val2_14_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_84_7 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_14, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 116 'bitconcatenate' 'tmp_84_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.70ns)   --->   "%p_Val2_15_7 = add i35 %p_Val2_14_7, %tmp_84_7" [../src/CNN_final.cpp:169]   --->   Operation 117 'add' 'p_Val2_15_7' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %kernel_8_V_read to i35" [../src/CNN_final.cpp:169]   --->   Operation 118 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i18 %in_image_2_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 119 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.04ns)   --->   "%p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8" [../src/CNN_final.cpp:169]   --->   Operation 120 'mul' 'p_Val2_14_8' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_7, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 121 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.70>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8" [../src/CNN_final.cpp:169]   --->   Operation 122 'mul' 'p_Val2_14_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_84_8 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_15, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 123 'bitconcatenate' 'tmp_84_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (2.70ns)   --->   "%p_Val2_15_8 = add i35 %p_Val2_14_8, %tmp_84_8" [../src/CNN_final.cpp:169]   --->   Operation 124 'add' 'p_Val2_15_8' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_16 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_8, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 125 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %0 ], [ %p_8, %._crit_edge.0191 ], [ 0, %1 ]" [../src/CNN_final.cpp:175]   --->   Operation 126 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %0 ], [ %p_x_1_8, %._crit_edge.0191 ], [ 0, %1 ]" [../src/CNN_final.cpp:175]   --->   Operation 127 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind" [../src/CNN_final.cpp:163]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str838)" [../src/CNN_final.cpp:163]   --->   Operation 129 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:164]   --->   Operation 130 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_88_8 = zext i32 %y to i64" [../src/CNN_final.cpp:173]   --->   Operation 131 'zext' 'tmp_88_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_91_8 = call i56 @_ssdm_op_BitConcatenate.i56.i25.i31(i25 %tmp_16, i31 0)" [../src/CNN_final.cpp:173]   --->   Operation 132 'bitconcatenate' 'tmp_91_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_92_8_cast = sext i48 %bias_V222_phi to i56" [../src/CNN_final.cpp:173]   --->   Operation 133 'sext' 'tmp_92_8_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.68ns)   --->   "%p_Val2_18_8 = add i56 %tmp_92_8_cast, %tmp_91_8" [../src/CNN_final.cpp:173]   --->   Operation 134 'add' 'p_Val2_18_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_94_8 = call i25 @_ssdm_op_PartSelect.i25.i56.i32.i32(i56 %p_Val2_18_8, i32 31, i32 55)" [../src/CNN_final.cpp:173]   --->   Operation 135 'partselect' 'tmp_94_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %x to i5" [../src/CNN_final.cpp:175]   --->   Operation 136 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [28 x i25]* %out_image_0_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 137 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [28 x i25]* %out_image_1_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 138 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [28 x i25]* %out_image_2_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 139 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [28 x i25]* %out_image_3_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 140 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [28 x i25]* %out_image_4_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 141 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [28 x i25]* %out_image_5_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 142 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [28 x i25]* %out_image_6_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 143 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [28 x i25]* %out_image_7_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 144 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [28 x i25]* %out_image_8_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 145 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [28 x i25]* %out_image_9_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 146 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [28 x i25]* %out_image_10_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 147 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [28 x i25]* %out_image_11_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 148 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [28 x i25]* %out_image_12_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 149 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [28 x i25]* %out_image_13_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 150 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%out_image_14_V_addr = getelementptr [28 x i25]* %out_image_14_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 151 'getelementptr' 'out_image_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%out_image_15_V_addr = getelementptr [28 x i25]* %out_image_15_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 152 'getelementptr' 'out_image_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%out_image_16_V_addr = getelementptr [28 x i25]* %out_image_16_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 153 'getelementptr' 'out_image_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%out_image_17_V_addr = getelementptr [28 x i25]* %out_image_17_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 154 'getelementptr' 'out_image_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%out_image_18_V_addr = getelementptr [28 x i25]* %out_image_18_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 155 'getelementptr' 'out_image_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%out_image_19_V_addr = getelementptr [28 x i25]* %out_image_19_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 156 'getelementptr' 'out_image_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%out_image_20_V_addr = getelementptr [28 x i25]* %out_image_20_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 157 'getelementptr' 'out_image_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%out_image_21_V_addr = getelementptr [28 x i25]* %out_image_21_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 158 'getelementptr' 'out_image_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%out_image_22_V_addr = getelementptr [28 x i25]* %out_image_22_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 159 'getelementptr' 'out_image_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%out_image_23_V_addr = getelementptr [28 x i25]* %out_image_23_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 160 'getelementptr' 'out_image_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%out_image_24_V_addr = getelementptr [28 x i25]* %out_image_24_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 161 'getelementptr' 'out_image_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%out_image_25_V_addr = getelementptr [28 x i25]* %out_image_25_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 162 'getelementptr' 'out_image_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%out_image_26_V_addr = getelementptr [28 x i25]* %out_image_26_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 163 'getelementptr' 'out_image_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%out_image_27_V_addr = getelementptr [28 x i25]* %out_image_27_V, i64 0, i64 %tmp_88_8" [../src/CNN_final.cpp:173]   --->   Operation 164 'getelementptr' 'out_image_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.90ns)   --->   "switch i5 %tmp_17, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [../src/CNN_final.cpp:173]   --->   Operation 165 'switch' <Predicate = true> <Delay = 0.90>
ST_14 : Operation 166 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_26_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 166 'store' <Predicate = (tmp_17 == 26)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 167 'br' <Predicate = (tmp_17 == 26)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_25_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 168 'store' <Predicate = (tmp_17 == 25)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 169 'br' <Predicate = (tmp_17 == 25)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_24_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 170 'store' <Predicate = (tmp_17 == 24)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 171 'br' <Predicate = (tmp_17 == 24)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_23_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 172 'store' <Predicate = (tmp_17 == 23)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 173 'br' <Predicate = (tmp_17 == 23)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_22_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 174 'store' <Predicate = (tmp_17 == 22)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 175 'br' <Predicate = (tmp_17 == 22)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_21_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 176 'store' <Predicate = (tmp_17 == 21)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 177 'br' <Predicate = (tmp_17 == 21)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_20_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 178 'store' <Predicate = (tmp_17 == 20)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 179 'br' <Predicate = (tmp_17 == 20)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_19_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 180 'store' <Predicate = (tmp_17 == 19)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 181 'br' <Predicate = (tmp_17 == 19)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_18_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 182 'store' <Predicate = (tmp_17 == 18)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 183 'br' <Predicate = (tmp_17 == 18)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_17_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 184 'store' <Predicate = (tmp_17 == 17)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 185 'br' <Predicate = (tmp_17 == 17)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_16_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 186 'store' <Predicate = (tmp_17 == 16)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 187 'br' <Predicate = (tmp_17 == 16)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_15_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 188 'store' <Predicate = (tmp_17 == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 189 'br' <Predicate = (tmp_17 == 15)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_14_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 190 'store' <Predicate = (tmp_17 == 14)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 191 'br' <Predicate = (tmp_17 == 14)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_13_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 192 'store' <Predicate = (tmp_17 == 13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 193 'br' <Predicate = (tmp_17 == 13)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_12_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 194 'store' <Predicate = (tmp_17 == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 195 'br' <Predicate = (tmp_17 == 12)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_11_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 196 'store' <Predicate = (tmp_17 == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 197 'br' <Predicate = (tmp_17 == 11)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_10_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 198 'store' <Predicate = (tmp_17 == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 199 'br' <Predicate = (tmp_17 == 10)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_9_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 200 'store' <Predicate = (tmp_17 == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 201 'br' <Predicate = (tmp_17 == 9)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_8_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 202 'store' <Predicate = (tmp_17 == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 203 'br' <Predicate = (tmp_17 == 8)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_7_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 204 'store' <Predicate = (tmp_17 == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 205 'br' <Predicate = (tmp_17 == 7)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 206 'store' <Predicate = (tmp_17 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 207 'br' <Predicate = (tmp_17 == 6)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 208 'store' <Predicate = (tmp_17 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 209 'br' <Predicate = (tmp_17 == 5)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 210 'store' <Predicate = (tmp_17 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 211 'br' <Predicate = (tmp_17 == 4)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 212 'store' <Predicate = (tmp_17 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 213 'br' <Predicate = (tmp_17 == 3)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 214 'store' <Predicate = (tmp_17 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 215 'br' <Predicate = (tmp_17 == 2)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 216 'store' <Predicate = (tmp_17 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 217 'br' <Predicate = (tmp_17 == 1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 218 'store' <Predicate = (tmp_17 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 219 'br' <Predicate = (tmp_17 == 0)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.14ns)   --->   "store i25 %tmp_94_8, i25* %out_image_27_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 220 'store' <Predicate = (tmp_17 == 27) | (tmp_17 == 28) | (tmp_17 == 29) | (tmp_17 == 30) | (tmp_17 == 31)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 28> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge.0191" [../src/CNN_final.cpp:173]   --->   Operation 221 'br' <Predicate = (tmp_17 == 27) | (tmp_17 == 28) | (tmp_17 == 29) | (tmp_17 == 30) | (tmp_17 == 31)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.51ns)   --->   "%y_5_8 = add i32 %y, 1" [../src/CNN_final.cpp:174]   --->   Operation 222 'add' 'y_5_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (1.28ns)   --->   "%tmp_95_8 = icmp eq i32 %y_5_8, 28" [../src/CNN_final.cpp:175]   --->   Operation 223 'icmp' 'tmp_95_8' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.51ns)   --->   "%x_5_8 = add i32 %x, 1" [../src/CNN_final.cpp:178]   --->   Operation 224 'add' 'x_5_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.49ns)   --->   "%p_x_1_8 = select i1 %tmp_95_8, i32 %x_5_8, i32 %x" [../src/CNN_final.cpp:175]   --->   Operation 225 'select' 'p_x_1_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.49ns)   --->   "%p_8 = select i1 %tmp_95_8, i32 0, i32 %y_5_8" [../src/CNN_final.cpp:175]   --->   Operation 226 'select' 'p_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str838, i32 %tmp_22)" [../src/CNN_final.cpp:183]   --->   Operation 227 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 228 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:184]   --->   Operation 229 'return' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [50]  (0.872 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:162) [54]  (0 ns)
	'getelementptr' operation ('in_image_1_0_V_add', ../src/CNN_final.cpp:169) [92]  (0 ns)
	'load' operation ('in_image_1_0_V_loa', ../src/CNN_final.cpp:169) on array 'in_image_1_0_V' [93]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('in_image_0_0_V_loa', ../src/CNN_final.cpp:169) on array 'in_image_0_0_V' [69]  (2.27 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', ../src/CNN_final.cpp:169) [71]  (4.95 ns)

 <State 5>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_1', ../src/CNN_final.cpp:169) [77]  (3.04 ns)

 <State 6>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_2', ../src/CNN_final.cpp:169) [86]  (3.04 ns)

 <State 7>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_3', ../src/CNN_final.cpp:169) [95]  (3.04 ns)

 <State 8>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_4', ../src/CNN_final.cpp:169) [104]  (3.04 ns)

 <State 9>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_5', ../src/CNN_final.cpp:169) [113]  (3.04 ns)

 <State 10>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_6', ../src/CNN_final.cpp:169) [122]  (3.04 ns)

 <State 11>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_7', ../src/CNN_final.cpp:169) [131]  (3.04 ns)

 <State 12>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_8', ../src/CNN_final.cpp:169) [140]  (3.04 ns)

 <State 13>: 2.7ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_8', ../src/CNN_final.cpp:169) [140]  (0 ns)
	'add' operation ('p_Val2_15_8', ../src/CNN_final.cpp:169) [143]  (2.7 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'phi' operation ('y', ../src/CNN_final.cpp:175) with incoming values : ('p_8', ../src/CNN_final.cpp:175) [52]  (0 ns)
	'add' operation ('y_5_8', ../src/CNN_final.cpp:174) [266]  (1.51 ns)
	'icmp' operation ('tmp_95_8', ../src/CNN_final.cpp:175) [267]  (1.29 ns)
	'select' operation ('p_8', ../src/CNN_final.cpp:175) [270]  (0.492 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
