# Tiny Tapeout project information
project:
  title:        "FSK Modem +HDLC +UART (PoC)"      # Project title
  author:       "Darryl Miles"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "FSK Modem w/ HDLC transciever + UART (PoC digital side)"      # One line description of what your project does
  language:     "SpinalHDL" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dlmiles_poc_fskmodem_hdlctrx"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:        
    - "top_tt_um_dlmiles_poc_fskmodem_hdlctrx.v"
    - "ModemTop.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Rx Data"
  ui[1]: "Tx Data"
  ui[2]: "UART RTS"
  ui[3]: "TableData[0]"
  ui[4]: "TableData[1]"
  ui[5]: "TableData[2]"
  ui[6]: "TableData[3]"
  ui[7]: "UART RX"

  # Outputs
  uo[0]: "UART TX"
  uo[1]: "UART CTS"
  uo[2]: "UART DCD"
  uo[3]: "Rx Error"
  uo[4]: "Tx Error"
  uo[5]: "Sending"
  uo[6]: ""
  uo[7]: "Tx Clock Stobe"

  # Bidirectional pins
  uio[0]: "Rx Clock (bidi)"
  uio[1]: "Up/Down (bidi)"
  uio[2]: "TableAddr[0]"
  uio[3]: "TableAddr[1]"
  uio[4]: "TableAddr[2]"
  uio[5]: "TableAddr[3]"
  uio[6]: "TableAddr[4]"
  uio[7]: "TableAddr[5]"

# Do not change!
yaml_version: 6
