INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sources_1/new/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_9/project_2/project_2.srcs/sim_1/new/clock_generator_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator_TB
