

================================================================
== Vivado HLS Report for 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s'
================================================================
* Date:           Tue Jul 30 11:12:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.000 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 11.387 us | 11.387 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddLoop  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str850, i32 0, i32 0, [1 x i8]* @p_str851, [1 x i8]* @p_str852, [1 x i8]* @p_str853, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str854, [1 x i8]* @p_str855)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str847, [1 x i8]* @p_str848)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str38)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %AddLoop ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.64ns)   --->   "%icmp_ln15 = icmp eq i13 %i_0, -4096" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 11 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %AddLoop" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %data1_V_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:18]   --->   Operation 15 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%tmp_data_0_V_48 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data2_V_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:19]   --->   Operation 16 'read' 'tmp_data_0_V_48' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %tmp_data_0_V to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 17 'sext' 'sext_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %tmp_data_0_V_48 to i9" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 18 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.48ns)   --->   "%add_ln1192 = add nsw i9 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 19 'add' 'add_ln1192' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4868 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1192, i32 8)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 20 'bitselect' 'tmp_4868' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.48ns)   --->   "%add_ln703 = add i8 %tmp_data_0_V_48, %tmp_data_0_V" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 21 'add' 'add_ln703' <Predicate = (!icmp_ln15)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4869 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln703, i32 7)" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 22 'bitselect' 'tmp_4869' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%xor_ln785 = xor i1 %tmp_4868, true" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 23 'xor' 'xor_ln785' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%and_ln785 = and i1 %tmp_4869, %xor_ln785" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 24 'and' 'and_ln785' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%select_ln384 = select i1 %and_ln785, i8 127, i8 -128" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 25 'select' 'select_ln384' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node out_data_data_V)   --->   "%xor_ln384 = xor i1 %tmp_4869, %tmp_4868" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 26 'xor' 'xor_ln384' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_data_V = select i1 %xor_ln384, i8 %select_ln384, i8 %add_ln703" [firmware/nnet_utils/nnet_merge_stream.h:26]   --->   Operation 27 'select' 'out_data_data_V' <Predicate = (!icmp_ln15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str110)" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:16]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %out_data_data_V)" [firmware/nnet_utils/nnet_merge_stream.h:29]   --->   Operation 31 'write' <Predicate = (!icmp_ln15)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_merge_stream.h:30]   --->   Operation 32 'specregionend' 'empty_358' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:15]   --->   Operation 33 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:31]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_merge_stream.h:15) [9]  (0.603 ns)

 <State 2>: 0.762ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15', firmware/nnet_utils/nnet_merge_stream.h:15) [10]  (0.64 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 2ns
The critical path consists of the following:
	fifo read on port 'data2_V_data_V' (firmware/nnet_utils/nnet_merge_stream.h:19) [19]  (1.22 ns)
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_merge_stream.h:26) [24]  (0.481 ns)
	'select' operation ('out_data.data.V', firmware/nnet_utils/nnet_merge_stream.h:26) [30]  (0.303 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_merge_stream.h:29) [31]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
