Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Mar 17 15:25:05 2020
| Host             : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.696        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.552        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.4         |
| Junction Temperature (C) | 44.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.074 |        9 |       --- |             --- |
| Slice Logic              |     0.020 |    49416 |       --- |             --- |
|   LUT as Logic           |     0.015 |    15643 |     53200 |           29.40 |
|   CARRY4                 |     0.002 |     1358 |     13300 |           10.21 |
|   Register               |     0.001 |    23755 |    106400 |           22.33 |
|   LUT as Shift Register  |    <0.001 |     1230 |     17400 |            7.07 |
|   LUT as Distributed RAM |    <0.001 |      100 |     17400 |            0.57 |
|   F7/F8 Muxes            |    <0.001 |      225 |     53200 |            0.42 |
|   Others                 |     0.000 |     2422 |       --- |             --- |
| Signals                  |     0.025 |    34186 |       --- |             --- |
| Block RAM                |     0.024 |       41 |       140 |           29.29 |
| MMCM                     |     0.122 |        1 |         4 |           25.00 |
| DSPs                     |    <0.001 |        2 |       220 |            0.91 |
| I/O                      |     0.002 |       22 |       125 |           17.60 |
| PS7                      |     1.286 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.696 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.157 |       0.140 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.068 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.709 |       0.679 |      0.030 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                         | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| CMOS_PIXCLK                                                                                | CMOS_PIXCLK                                                                    |            41.7 |
| clk_fpga_0                                                                                 | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                                                                                 | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_0                                                              | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            41.7 |
| clkfbout_design_1_clk_wiz_0_0                                                              | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs           |            33.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top                                   |     1.552 |
|   SC30_v1_0_S00_AXI_inst              |     0.003 |
|   data_conv_model_i                   |     0.008 |
|     dconv_i                           |     0.001 |
|       inst                            |     0.001 |
|     fifo_0_i                          |     0.006 |
|       U0                              |     0.006 |
|   dbg_hub                             |     0.003 |
|     inst                              |     0.003 |
|       BSCANID.u_xsdbm_id              |     0.003 |
|   design_1_wrapper_i                  |     1.482 |
|     design_1_i                        |     1.481 |
|       axi_interconnect_0              |     0.002 |
|       axi_mem_intercon                |     0.002 |
|       axi_vdma_imgCapture             |     0.011 |
|       axi_vdma_imgCapture_Sobelx      |     0.010 |
|       axi_vdma_imgCapture_Sobely      |     0.009 |
|       axi_vdma_memCopy                |     0.014 |
|       axi_vdma_videoStream            |     0.014 |
|       clk_wiz_0                       |     0.122 |
|       processing_system7_0            |     1.289 |
|       processing_system7_0_axi_periph |     0.005 |
|   isp_model_axis_i                    |     0.007 |
|     dpc_axis_i                        |     0.001 |
|     histogram_axis_i                  |     0.002 |
|     maxtri3x3_dpc_i                   |     0.001 |
|   opencv_model_i                      |     0.019 |
|     sobel_axis_i                      |     0.018 |
|       maxtri7x7_shift_i               |     0.004 |
|       sobel5x5_algorithm_i            |     0.004 |
|       sobel7x7_algorithm_i            |     0.010 |
|   u_ila_0                             |     0.028 |
|     inst                              |     0.028 |
|       ila_core_inst                   |     0.028 |
+---------------------------------------+-----------+


