{
  "analysis_type": "complete_enhanced_peripheral_access_sequence",
  "description": "Complete peripheral register accesses in chronological execution order - 601 total accesses",
  "total_accesses": 601,
  "files_analyzed": 7,
  "execution_phase_summary": {
    "board_init": 130,
    "driver_init": 68,
    "runtime": 403
  },
  "peripheral_summary": {
    "CLKCTL0": 147,
    "RSTCTL": 5,
    "XSPI2": 306,
    "IOPCTL0": 8,
    "IOPCTL2": 42,
    "RSTCTL1": 35,
    "SYSCON0": 42,
    "MPU": 4,
    "XCACHE0": 2,
    "GPIO0": 3,
    "CLKCTL1": 7
  },
  "chronological_sequence": [
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_InitDebugConsole_BB_102791924785344",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 53
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPins_BB_97475583010816",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 64
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890539232",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 402
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_InitHardware_BB_103617288124992",
      "bits_modified": [],
      "call_stack": "BOARD_InitHardware",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/hardware_init.c",
        "function": "BOARD_InitHardware",
        "line": 142
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Init_BB_97045558865216",
      "bits_modified": [],
      "call_stack": "XSPI_Init",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 28,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Init",
        "line": 460
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001020",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390268128",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL4",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 57
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_InitDebugConsole_BB_102791924785344",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 54
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x4000407C",
      "basic_block_id": "BOARD_InitPins_BB_97475583010816",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "IOPCTL0",
      "purpose": "Pin mux configuration for port 0 pin 31",
      "register_name": "PIO0_31",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 81
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890539392",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 406
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_InitHardware_BB_103617288124992",
      "bits_modified": [],
      "call_stack": "BOARD_InitHardware",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/hardware_init.c",
        "function": "BOARD_InitHardware",
        "line": 143
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Init_BB_97045558921312",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Init",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Init",
        "line": 463
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001004",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390273648",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 58
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_InitDebugConsole_BB_102791924785344",
      "bits_modified": [],
      "call_stack": "BOARD_InitDebugConsole",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitDebugConsole",
        "line": 57
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40004080",
      "basic_block_id": "BOARD_InitPins_BB_97475583010816",
      "bits_modified": [],
      "call_stack": "BOARD_InitPins",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "IOPCTL0",
      "purpose": "Pin mux configuration for port 1 pin 0",
      "register_name": "PIO1_0",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPins",
        "line": 98
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890539552",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 410
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Init_BB_97045558921472",
      "bits_modified": [],
      "call_stack": "XSPI_Init",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Init",
        "line": 468
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390268288",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL5",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 63
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 119
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 21,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 543
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890539712",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 414
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Init_BB_97045558921472",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Init",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 18,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Init",
        "line": 468
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001008",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390280192",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x8",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 64
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 120
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5080",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 23,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 0",
      "register_name": "PIO5_0",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 560
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890540032",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 421
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "RESET_ReleasePeripheralReset_BB_97045558906880",
      "bits_modified": [],
      "call_stack": "RESET_ReleasePeripheralReset",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_reset.h",
        "function": "RESET_ReleasePeripheralReset",
        "line": 467
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001028",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390268496",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x40",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 69
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 121
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5084",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 25,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 1",
      "register_name": "PIO5_1",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 577
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890540192",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 425
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateLUT_BB_97045559353840",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateLUT",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateLUT",
        "line": 577
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000100C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390286576",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x12",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 70
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 122
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 10",
      "register_name": "PIO5_10",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 594
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541152",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 444
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateLUT_BB_97045559353840",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateLUT",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateLUT",
        "line": 578
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000102C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390268704",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x44",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 75
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 123
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50AC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 29,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 11",
      "register_name": "PIO5_11",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 611
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541152",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 446
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateLUT_BB_97045559366784",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateLUT",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateLUT",
        "line": 583
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001010",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390292960",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL0",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 76
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 124
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 31,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 12",
      "register_name": "PIO5_12",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 628
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541312",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 450
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateLUT_BB_97045559366944",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateLUT",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateLUT",
        "line": 587
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001030",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390268912",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 81
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 47,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 125
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 33,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 13",
      "register_name": "PIO5_13",
      "sequence_number": 48,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 645
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541312",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 49,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 452
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateLUT_BB_97045559366944",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateLUT",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 50,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateLUT",
        "line": 588
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001014",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390301408",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL1",
      "sequence_number": 51,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 82
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_ClockPreConfig_BB_102791924795296",
      "bits_modified": [],
      "call_stack": "BOARD_ClockPreConfig",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 8,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 52,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ClockPreConfig",
        "line": 126
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50B8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 35,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 14",
      "register_name": "PIO5_14",
      "sequence_number": 53,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 662
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541520",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 54,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 456
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558843056",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 55,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 379
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001034",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390269120",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x52",
      "sequence_number": 56,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 87
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924820128",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 57,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 374
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50BC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 37,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 15",
      "register_name": "PIO5_15",
      "sequence_number": 58,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 679
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541520",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 59,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 458
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558851808",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 60,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 387
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001018",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390307792",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL2",
      "sequence_number": 61,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 88
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924847184",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 62,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 375
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 39,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 16",
      "register_name": "PIO5_16",
      "sequence_number": 63,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 696
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541680",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 64,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 462
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558851968",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 65,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 391
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006100C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390269328",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x12",
      "sequence_number": 66,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 93
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924847024",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_SET register",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 67,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 383
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 41,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 17",
      "register_name": "PIO5_17",
      "sequence_number": 68,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 713
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541680",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 69,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 464
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558857968",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 70,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 398
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061004",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390314336",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 71,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 94
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010B8",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924847024",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 72,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 385
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50C8",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 43,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 18",
      "register_name": "PIO5_18",
      "sequence_number": 73,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 730
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541840",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 74,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 468
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558857968",
      "bits_modified": [
        "bit_29"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 75,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 398
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002004",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390269952",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 76,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 111
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924847024",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 77,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 386
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50CC",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 45,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 19",
      "register_name": "PIO5_19",
      "sequence_number": 78,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 747
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890541840",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 79,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 470
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558873456",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 80,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 407
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390298336",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 81,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 112
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924859296",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 82,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 387
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5088",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 47,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 2",
      "register_name": "PIO5_2",
      "sequence_number": 83,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 764
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890542000",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 84,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 474
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558873456",
      "bits_modified": [
        "bit_29"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 85,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 407
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390270160",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 86,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924862640",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL5 register",
      "register_name": "PSCCTL5",
      "sequence_number": 87,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 391
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50D0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 49,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 20",
      "register_name": "PIO5_20",
      "sequence_number": 88,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 781
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockRUN_InitClockModule_BB_95469890542000",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 89,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockRUN_InitClockModule",
        "line": 476
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558873616",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 90,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 411
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390270160",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 91,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924867088",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 92,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 398
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A508C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 51,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 3",
      "register_name": "PIO5_3",
      "sequence_number": 93,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 798
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890544272",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 94,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 846
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558873616",
      "bits_modified": [
        "bit_28"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 95,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 411
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390343824",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 96,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 118
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924873504",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 97,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 399
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5090",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 53,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 4",
      "register_name": "PIO5_4",
      "sequence_number": 98,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 815
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890589312",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 99,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 850
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558845824",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 100,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 420
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390270368",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 101,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 123
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924873344",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_SET register",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 102,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 407
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5094",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 55,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 5",
      "register_name": "PIO5_5",
      "sequence_number": 103,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 832
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890575584",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 104,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 854
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558845824",
      "bits_modified": [
        "bit_10"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 105,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 420
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390270368",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 106,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 123
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010C4",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924873344",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 107,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 409
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5098",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 57,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 6",
      "register_name": "PIO5_6",
      "sequence_number": 108,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 849
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890616736",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 109,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 858
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558845824",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 110,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 421
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_EnableClock_BB_94212390351888",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 111,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 124
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924873344",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 112,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 410
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A509C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 59,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 7",
      "register_name": "PIO5_7",
      "sequence_number": 113,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 866
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890616992",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 114,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 865
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAndClearError_BB_97045558845824",
      "bits_modified": [
        "bit_11"
      ],
      "call_stack": "XSPI_CheckAndClearError",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 115,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CheckAndClearError",
        "line": 421
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_94212390484400",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 116,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924886688",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 117,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 411
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A0",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 61,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 8",
      "register_name": "PIO5_8",
      "sequence_number": 118,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 883
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890617152",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 119,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 869
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableModule_BB_97045558975056",
      "bits_modified": [],
      "call_stack": "XSPI_EnableModule",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 120,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableModule",
        "line": 1123
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_94212390484400",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 8,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 121,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_SetXspiClock_BB_102791924889984",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL5 register",
      "register_name": "PSCCTL5",
      "sequence_number": 122,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 415
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A50A4",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi1_BB_97475583011456",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi1",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 63,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 5 pin 9",
      "register_name": "PIO5_9",
      "sequence_number": 123,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi1",
        "line": 900
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890617952",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 124,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 885
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableModule_BB_97045558975056",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "XSPI_EnableModule",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 125,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableModule",
        "line": 1123
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_94212390484560",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 126,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924958704",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 127,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 242
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 21,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 128,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 142
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890617952",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 129,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 887
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableModule_BB_97045558975216",
      "bits_modified": [],
      "call_stack": "XSPI_EnableModule",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 130,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableModule",
        "line": 1127
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_AttachClk_BB_94212390484560",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 9,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 131,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924958704",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 132,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 245
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5000",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 23,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 0",
      "register_name": "PIO4_0",
      "sequence_number": 133,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 159
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618112",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 134,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 891
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableModule_BB_97045558975216",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "XSPI_EnableModule",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 135,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableModule",
        "line": 1127
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390529904",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 136,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED9C",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924968768",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "MPU",
      "purpose": "MPU region configuration",
      "register_name": "RBAR",
      "sequence_number": 137,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 253
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5004",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 25,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 1",
      "register_name": "PIO4_1",
      "sequence_number": 138,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 176
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618112",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 139,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 893
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearAhbBuffer_BB_97045558910896",
      "bits_modified": [],
      "call_stack": "XSPI_ClearAhbBuffer",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 140,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearAhbBuffer",
        "line": 2150
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390529904",
      "bits_modified": [
        "bit_29"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 141,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0xE000ED94",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924965392",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "MPU",
      "purpose": "MPU enable",
      "register_name": "CTRL",
      "sequence_number": 142,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 262
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5028",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 10",
      "register_name": "PIO4_10",
      "sequence_number": 143,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 193
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618272",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 144,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 897
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearAhbBuffer_BB_97045558910896",
      "bits_modified": [
        "bit_16"
      ],
      "call_stack": "XSPI_ClearAhbBuffer",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 145,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearAhbBuffer",
        "line": 2150
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390534576",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 146,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924965392",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache enable",
      "register_name": "CCR",
      "sequence_number": 147,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 265
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A502C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 29,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 11",
      "register_name": "PIO4_11",
      "sequence_number": 148,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 210
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618272",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 149,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 899
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearAhbBuffer_BB_97045558990000",
      "bits_modified": [],
      "call_stack": "XSPI_ClearAhbBuffer",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 150,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearAhbBuffer",
        "line": 2151
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390534576",
      "bits_modified": [
        "bit_30"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 151,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40180000",
      "basic_block_id": "BOARD_ConfigMPU_BB_102791924965392",
      "bits_modified": [],
      "call_stack": "BOARD_ConfigMPU",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "XCACHE0",
      "purpose": "Cache enable",
      "register_name": "CCR",
      "sequence_number": 152,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_ConfigMPU",
        "line": 266
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5030",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 31,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 12",
      "register_name": "PIO4_12",
      "sequence_number": 153,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 227
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618432",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 154,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 903
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearTxBuffer_BB_97045558912192",
      "bits_modified": [],
      "call_stack": "XSPI_ClearTxBuffer",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 155,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearTxBuffer",
        "line": 1650
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390534736",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 156,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 385
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_DeinitXspi_BB_102791925048560",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "PSCCTL5",
      "sequence_number": 157,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 294
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5034",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 33,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 13",
      "register_name": "PIO4_13",
      "sequence_number": 158,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 244
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618432",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 159,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 905
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearTxBuffer_BB_97045558912192",
      "bits_modified": [
        "bit_11"
      ],
      "call_stack": "XSPI_ClearTxBuffer",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 160,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearTxBuffer",
        "line": 1650
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetClkDiv_BB_94212390542512",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 161,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 387
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001024",
      "basic_block_id": "BOARD_DeinitXspi_BB_102791925051232",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "PSCCTL5",
      "sequence_number": 162,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 299
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5038",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 35,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 14",
      "register_name": "PIO4_14",
      "sequence_number": 163,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 261
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618592",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 164,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 909
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearRxBuffer_BB_97045558913488",
      "bits_modified": [],
      "call_stack": "XSPI_ClearRxBuffer",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 165,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearRxBuffer",
        "line": 1702
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061030",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391245792",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 166,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 678
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_102791925221808",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 167,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 613
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A503C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 37,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 15",
      "register_name": "PIO4_15",
      "sequence_number": 168,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 278
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618752",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 169,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 913
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearRxBuffer_BB_97045558913488",
      "bits_modified": [
        "bit_10"
      ],
      "call_stack": "XSPI_ClearRxBuffer",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 170,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearRxBuffer",
        "line": 1702
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391252464",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 171,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 685
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_102791925221808",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 172,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 614
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5040",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 39,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 16",
      "register_name": "PIO4_16",
      "sequence_number": 173,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 295
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618752",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 174,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 915
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableDozeMode_BB_97045559040976",
      "bits_modified": [],
      "call_stack": "XSPI_EnableDozeMode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 175,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableDozeMode",
        "line": 1252
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391257440",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 176,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 691
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_102791925221968",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 177,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 626
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5044",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 41,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 17",
      "register_name": "PIO4_17",
      "sequence_number": 178,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 312
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618912",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 179,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 919
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableDozeMode_BB_97045559040976",
      "bits_modified": [
        "bit_15"
      ],
      "call_stack": "XSPI_EnableDozeMode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 180,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableDozeMode",
        "line": 1252
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391261920",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 181,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001400",
      "basic_block_id": "BOARD_Init16bitsPsRam_BB_102791925221968",
      "bits_modified": [],
      "call_stack": "BOARD_Init16bitsPsRam",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock divider configuration",
      "register_name": "CLKDIV",
      "sequence_number": 182,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_Init16bitsPsRam",
        "line": 627
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5048",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 43,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 18",
      "register_name": "PIO4_18",
      "sequence_number": 183,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 329
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40001434",
      "basic_block_id": "BOARD_BootClockHSRUN_InitClockModule_BB_95469890618912",
      "bits_modified": [],
      "call_stack": "BOARD_BootClockHSRUN_InitClockModule",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Clock source attachment",
      "register_name": "CLKSEL",
      "sequence_number": 184,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
        "function": "BOARD_BootClockHSRUN_InitClockModule",
        "line": 921
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableDozeMode_BB_97045559041136",
      "bits_modified": [],
      "call_stack": "XSPI_EnableDozeMode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 185,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableDozeMode",
        "line": 1256
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391261920",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_3",
        "bit_4",
        "bit_5",
        "bit_6",
        "bit_7",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 186,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x40000070",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_102791925356768",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL",
      "purpose": "Clear peripheral reset",
      "register_name": "PRSTCTL_CLR",
      "sequence_number": 187,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 688
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A504C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 45,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 19",
      "register_name": "PIO4_19",
      "sequence_number": 188,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 346
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_95469890550000",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 189,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2389
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableDozeMode_BB_97045559041136",
      "bits_modified": [
        "bit_15"
      ],
      "call_stack": "XSPI_EnableDozeMode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 190,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableDozeMode",
        "line": 1256
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_94212391261920",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 16,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 191,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 708
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40004030",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_102791925356768",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "PIO0_12",
      "sequence_number": 192,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 691
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5008",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 47,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 2",
      "register_name": "PIO4_2",
      "sequence_number": 193,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 363
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_95469890550000",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 194,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2390
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessConfig_BB_97045559071152",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 43,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 195,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessConfig",
        "line": 2756
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391324464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 196,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 743
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004030",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_102791925356768",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "PIO0_12",
      "sequence_number": 197,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 692
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5050",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 49,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 20",
      "register_name": "PIO4_20",
      "sequence_number": 198,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 380
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessConfig_BB_97045559071152",
      "bits_modified": [
        "bit_14",
        "bit_15"
      ],
      "call_stack": "XSPI_SetAhbAccessConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 45,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 199,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessConfig",
        "line": 2756
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391324464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 50,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 200,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 750
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40004034",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_102791925356768",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "PIO0_13",
      "sequence_number": 201,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 694
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A500C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 51,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 3",
      "register_name": "PIO4_3",
      "sequence_number": 202,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 397
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessConfig_BB_97045559114864",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 30,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 203,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessConfig",
        "line": 2766
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391324464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 76,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 204,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 756
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004034",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_102791925356768",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "IOPCTL0",
      "purpose": "Initialize IOPCTL0 controller",
      "register_name": "PIO0_13",
      "sequence_number": 205,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 695
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5010",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 53,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 4",
      "register_name": "PIO4_4",
      "sequence_number": 206,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 414
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessConfig_BB_97045559114864",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbAccessConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 53,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 207,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessConfig",
        "line": 2766
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391387824",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 208,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 760
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004030",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_102791925357088",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "IOPCTL0",
      "purpose": "Access PIO0_12 register",
      "register_name": "PIO0_12",
      "sequence_number": 209,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 700
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5014",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 55,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 5",
      "register_name": "PIO4_5",
      "sequence_number": 210,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 431
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetBusIdleStatus_BB_97045559352528",
      "bits_modified": [],
      "call_stack": "XSPI_GetBusIdleStatus",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 211,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_GetBusIdleStatus",
        "line": 1565
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391393840",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 212,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 765
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40004034",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_102791925357088",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "IOPCTL0",
      "purpose": "Access PIO0_13 register",
      "register_name": "PIO0_13",
      "sequence_number": 213,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 701
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5018",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 57,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 6",
      "register_name": "PIO4_6",
      "sequence_number": 214,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 448
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetSfmAndAhbDomain_BB_97045558965584",
      "bits_modified": [],
      "call_stack": "XSPI_ResetSfmAndAhbDomain",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 215,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ResetSfmAndAhbDomain",
        "line": 606
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391394000",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 216,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 769
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinWrite_BB_102791925399200",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 217,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 350
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A501C",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 59,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 7",
      "register_name": "PIO4_7",
      "sequence_number": 218,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 465
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetSfmAndAhbDomain_BB_97045558965584",
      "bits_modified": [
        "bit_0",
        "bit_1"
      ],
      "call_stack": "XSPI_ResetSfmAndAhbDomain",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 219,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ResetSfmAndAhbDomain",
        "line": 606
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391396592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 220,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 772
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinWrite_BB_102791925399360",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 221,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 354
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5020",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 61,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 8",
      "register_name": "PIO4_8",
      "sequence_number": 222,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 482
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetSfmAndAhbDomain_BB_97045559401200",
      "bits_modified": [],
      "call_stack": "XSPI_ResetSfmAndAhbDomain",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 223,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ResetSfmAndAhbDomain",
        "line": 613
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_94212391300512",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 224,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 783
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40100000",
      "basic_block_id": "GPIO_PinRead_BB_102791925408656",
      "bits_modified": [],
      "call_stack": "GPIO_PinRead",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "GPIO0",
      "purpose": "Read data from GPIO0",
      "register_name": "PDOR",
      "sequence_number": 225,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinRead",
        "line": 429
      }
    },
    {
      "access_type": "function_call_write",
      "address": "0x400A5024",
      "basic_block_id": "BOARD_InitPsRamPins_Xspi2_BB_97475583143296",
      "bits_modified": [],
      "call_stack": "BOARD_InitPsRamPins_Xspi2",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 63,
      "peripheral_name": "IOPCTL2",
      "purpose": "Pin mux configuration for port 4 pin 9",
      "register_name": "PIO4_9",
      "sequence_number": 226,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
        "function": "BOARD_InitPsRamPins_Xspi2",
        "line": 499
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetSfmAndAhbDomain_BB_97045559401200",
      "bits_modified": [
        "bit_0",
        "bit_1"
      ],
      "call_stack": "XSPI_ResetSfmAndAhbDomain",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 227,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ResetSfmAndAhbDomain",
        "line": 613
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_94212391431312",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 13,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x24",
      "sequence_number": 228,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 819
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetHyperBusX16Mode_BB_97045559432848",
      "bits_modified": [],
      "call_stack": "XSPI_SetHyperBusX16Mode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 229,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetHyperBusX16Mode",
        "line": 641
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_94212391462000",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 230,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 845
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetHyperBusX16Mode_BB_97045559432848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetHyperBusX16Mode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 231,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetHyperBusX16Mode",
        "line": 641
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_94212391472896",
      "bits_modified": [],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 232,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckModuleEnabled_BB_97045559432000",
      "bits_modified": [],
      "call_stack": "XSPI_CheckModuleEnabled",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 233,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckModuleEnabled",
        "line": 1141
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_94212391472896",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 25,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 234,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 235,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 679
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_InitMainPll_BB_94212391521744",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 236,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 876
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 237,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 679
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_InitMainPll_BB_94212391521744",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 238,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 891
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 239,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 680
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_InitAudioPll_BB_94212391594848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 240,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 950
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 16,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 241,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 680
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003018",
      "basic_block_id": "CLOCK_InitAudioPll_BB_94212391594848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 242,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 966
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 19,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 243,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 681
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001060",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_94212391793840",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 244,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1133
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559491568",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 21,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 245,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 681
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001068",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_94212391798096",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x104",
      "sequence_number": 246,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1141
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 247,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 699
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061030",
      "basic_block_id": "CLOCK_EnableFro2ClkForDomain_BB_94212392077856",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFro2ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x48",
      "sequence_number": 248,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro2ClkForDomain",
        "line": 1647
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [
        "bit_3",
        "bit_4",
        "bit_5",
        "bit_6",
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 249,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 699
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40061038",
      "basic_block_id": "CLOCK_EnableFro2ClkForDomain_BB_94212392082112",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFro2ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Enable RSTCTL1 functionality",
      "register_name": "REG_0x56",
      "sequence_number": 250,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro2ClkForDomain",
        "line": 1655
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 251,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 703
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000103C",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386112",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x60",
      "sequence_number": 252,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 204
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [
        "bit_1",
        "bit_2"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 253,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 703
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001040",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386272",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL0_SET",
      "sequence_number": 254,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 207
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 34,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 255,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 705
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001044",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386432",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL1_SET",
      "sequence_number": 256,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 210
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 36,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 257,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 705
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001048",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL2_SET",
      "sequence_number": 258,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 213
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 40,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 259,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 709
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4000104C",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386752",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL3_SET",
      "sequence_number": 260,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 216
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559548176",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 42,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 261,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 709
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001050",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390386912",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "PSCCTL4_SET",
      "sequence_number": 262,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 219
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559585360",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 263,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 711
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40061014",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387072",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x20",
      "sequence_number": 264,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 222
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559589664",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 265,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 714
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002008",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387552",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "REG_0x8",
      "sequence_number": 266,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 231
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559589664",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 267,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 714
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387712",
      "bits_modified": [],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 268,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 269,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 742
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40001058",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387712",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 270,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_1",
        "bit_4",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_30"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 271,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 742
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387872",
      "bits_modified": [],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 272,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 237
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 273,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 746
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x4006101C",
      "basic_block_id": "CLOCK_DisableClock_BB_94212390387872",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "RSTCTL1",
      "purpose": "Disable RSTCTL1 functionality",
      "register_name": "REG_0x28",
      "sequence_number": 274,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 237
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_2",
        "bit_3"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 275,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 746
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001088",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_94212390561232",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x136 register",
      "register_name": "REG_0x136",
      "sequence_number": 276,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1307
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 38,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 277,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 748
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001070",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_94212390643248",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL0_CLR register",
      "register_name": "PSCCTL0_CLR",
      "sequence_number": 278,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1330
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 40,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 279,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 748
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000114C",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_94212390568400",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 280,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2300
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 44,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 281,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 752
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000114C",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_94212390657472",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 282,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2302
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 46,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 283,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 752
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001150",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_94212390657632",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x336 register",
      "register_name": "REG_0x336",
      "sequence_number": 284,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2326
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 50,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 285,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 753
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E8",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_94212390677984",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 286,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2067
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 52,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 287,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 753
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E8",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_94212390680304",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 288,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2069
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 56,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 289,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 754
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F0",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_94212390687312",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 290,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2082
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559659552",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 58,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 291,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 754
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F0",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_94212390689632",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 292,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2084
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDllValue_BB_97045559709552",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDllValue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 293,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDllValue",
        "line": 755
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390703904",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 294,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1909
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDataLearningConfig_BB_97045559727648",
      "bits_modified": [],
      "call_stack": "XSPI_SetDataLearningConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 295,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDataLearningConfig",
        "line": 791
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390706224",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 296,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1911
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDataLearningConfig_BB_97045559727648",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDataLearningConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 297,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDataLearningConfig",
        "line": 791
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010BC",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390710736",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 298,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1929
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDataLearningConfig_BB_97045559727648",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDataLearningConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 26,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 299,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDataLearningConfig",
        "line": 795
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390721456",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 300,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1938
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAhbReadAccessAsserted_BB_97045559061728",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAhbReadAccessAsserted",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 301,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckAhbReadAccessAsserted",
        "line": 1578
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C4",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390723776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 302,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1940
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckIPAccessAsserted_BB_97045559722864",
      "bits_modified": [],
      "call_stack": "XSPI_CheckIPAccessAsserted",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 303,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckIPAccessAsserted",
        "line": 1895
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010C8",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_94212390728064",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 304,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1958
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckAhbWriteAccessAsserted_BB_97045559066096",
      "bits_modified": [],
      "call_stack": "XSPI_CheckAhbWriteAccessAsserted",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 305,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckAhbWriteAccessAsserted",
        "line": 1591
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D0",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_94212390576352",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 306,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2009
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796128",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 307,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 831
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D0",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_94212390761840",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 308,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2011
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796128",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 309,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 830
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010D4",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_94212390762000",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x212 register",
      "register_name": "REG_0x212",
      "sequence_number": 310,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2030
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796288",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 311,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 835
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001094",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_94212390578016",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 312,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1337
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796288",
      "bits_modified": [
        "bit_16"
      ],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 313,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 835
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001094",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_94212390782976",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 314,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1339
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796288",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 315,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 836
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001090",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_94212390783136",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 316,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1363
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateDeviceAddrMode_BB_97045559796288",
      "bits_modified": [
        "bit_21"
      ],
      "call_stack": "XSPI_UpdateDeviceAddrMode",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 317,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateDeviceAddrMode",
        "line": 836
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001106",
      "basic_block_id": "CLOCK_GetLPFlexCommClkFreq_BB_94212390810624",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPFlexCommClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x262 register",
      "register_name": "REG_0x262",
      "sequence_number": 318,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPFlexCommClkFreq",
        "line": 1697
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559856336",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 319,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 890
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetMclkInClkFreq_BB_94212390602176",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMclkInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 320,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetMclkInClkFreq",
        "line": 2355
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559856336",
      "bits_modified": [
        "bit_26"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 321,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 890
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A4",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_94212390603840",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 322,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2534
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559856496",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 323,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 894
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A4",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_94212390829248",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 324,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2536
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559856496",
      "bits_modified": [
        "bit_26"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 325,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 894
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400610A8",
      "basic_block_id": "CLOCK_GetVdd1ClockOutClkFreq_BB_94212390829408",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd1ClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x168 register",
      "register_name": "REG_0x168",
      "sequence_number": 326,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd1ClockOutClkFreq",
        "line": 2560
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559871968",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 327,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 901
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061078",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_94212390605472",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x120 register",
      "register_name": "REG_0x120",
      "sequence_number": 328,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2567
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559871968",
      "bits_modified": [
        "bit_4"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 329,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 901
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061078",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_94212390847536",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x120 register",
      "register_name": "REG_0x120",
      "sequence_number": 330,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2569
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559871968",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 331,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 902
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006107C",
      "basic_block_id": "CLOCK_GetAdcClkFreq_BB_94212390847696",
      "bits_modified": [],
      "call_stack": "CLOCK_GetAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x124 register",
      "register_name": "REG_0x124",
      "sequence_number": 332,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetAdcClkFreq",
        "line": 2593
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559871968",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 22,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 333,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 902
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F8",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_94212390608624",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 334,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2107
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559872128",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 335,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 907
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010F8",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_94212390865776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 336,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2109
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559872128",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 337,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 907
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010FC",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_94212390865936",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x252 register",
      "register_name": "REG_0x252",
      "sequence_number": 338,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2128
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559910368",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 339,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 914
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001134",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_94212390613424",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 340,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2168
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559910368",
      "bits_modified": [
        "bit_4"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 341,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 914
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001134",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_94212390925312",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 342,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2170
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559910368",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 343,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 915
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001144",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_94212390925472",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x324 register",
      "register_name": "REG_0x324",
      "sequence_number": 344,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2194
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559910368",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 27,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 345,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 915
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061090",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_94212390618384",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 346,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2676
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559888032",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 347,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 919
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061090",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_94212390961136",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 348,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2678
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559888032",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 349,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 919
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061094",
      "basic_block_id": "CLOCK_GetMicfilClkFreq_BB_94212390961296",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMicfilClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 350,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetMicfilClkFreq",
        "line": 2702
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559941824",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 351,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 925
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061098",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_94212391026336",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x152 register",
      "register_name": "REG_0x152",
      "sequence_number": 352,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2820
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559941824",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 12,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 353,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 924
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061098",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_94212391030592",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x152 register",
      "register_name": "REG_0x152",
      "sequence_number": 354,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2822
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559941984",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 355,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 929
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006109C",
      "basic_block_id": "CLOCK_GetLPI2cClkFreq_BB_94212391030752",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPI2cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 356,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPI2cClkFreq",
        "line": 2845
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559941984",
      "bits_modified": [
        "bit_21"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 357,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 929
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40003008",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391169136",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access PSCCTL2 register",
      "register_name": "PSCCTL2",
      "sequence_number": 358,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 599
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559950192",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 359,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 933
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391181024",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 360,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 605
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559950192",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 21,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 361,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 932
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391182064",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 362,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 607
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 363,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 948
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391189072",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 364,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 609
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 365,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 948
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391196608",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 366,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 611
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 367,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 950
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391196608",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 368,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 612
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 31,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 369,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 950
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_CalFroFreq_BB_94212391196608",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 370,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 613
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 34,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 371,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 952
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetFroFlags_BB_94212391198608",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFroFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 372,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFroFlags",
        "line": 666
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559990976",
      "bits_modified": [
        "bit_7"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 36,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 373,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 952
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetXtalInClkFreq_BB_94212391355184",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXtalInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 374,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetXtalInClkFreq",
        "line": 2186
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559991136",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 375,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 956
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_DisableFro_BB_94212391512560",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 376,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 858
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045559991136",
      "bits_modified": [
        "bit_7"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 377,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 956
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40003010",
      "basic_block_id": "CLOCK_DisableFro_BB_94212391512560",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "PSCCTL4",
      "sequence_number": 378,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 862
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560020880",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 18,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 379,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 961
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetOsc32KFreq_BB_94212391762304",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOsc32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 380,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOsc32KFreq",
        "line": 1090
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560021040",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 381,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 964
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001078",
      "basic_block_id": "CLOCK_GetComputeBaseClkFreq_BB_94212390642128",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL2_CLR register",
      "register_name": "PSCCTL2_CLR",
      "sequence_number": 382,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeBaseClkFreq",
        "line": 1148
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560055296",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 22,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 383,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 973
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000107C",
      "basic_block_id": "CLOCK_GetComputeDspBaseClkFreq_BB_94212390786320",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeDspBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL3_CLR register",
      "register_name": "PSCCTL3_CLR",
      "sequence_number": 384,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeDspBaseClkFreq",
        "line": 1176
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560055296",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 25,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 385,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 975
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001080",
      "basic_block_id": "CLOCK_GetVdd2ComBaseClkFreq_BB_94212390660864",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd2ComBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL4_CLR register",
      "register_name": "PSCCTL4_CLR",
      "sequence_number": 386,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd2ComBaseClkFreq",
        "line": 1204
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560055296",
      "bits_modified": [
        "bit_5",
        "bit_6"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 27,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 387,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 975
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001158",
      "basic_block_id": "CLOCK_GetComputeAudioClkFreq_BB_94212391853952",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x344 register",
      "register_name": "REG_0x344",
      "sequence_number": 388,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeAudioClkFreq",
        "line": 1230
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560076256",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 389,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 979
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetSenseAudioClkFreq_BB_94212390968976",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 390,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseAudioClkFreq",
        "line": 1254
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560076256",
      "bits_modified": [
        "bit_5"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 391,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 979
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001104",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_94212391918848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 392,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1267
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560084256",
      "bits_modified": [],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 393,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 984
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001104",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_94212391918848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 394,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1268
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetDeviceConfig_BB_97045560084256",
      "bits_modified": [
        "bit_6"
      ],
      "call_stack": "XSPI_SetDeviceConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 395,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetDeviceConfig",
        "line": 984
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001105",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_94212391918848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x261 register",
      "register_name": "REG_0x261",
      "sequence_number": 396,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1269
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetPPWBFromPageSize_BB_97045559876080",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_GetPPWBFromPageSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 397,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetPPWBFromPageSize",
        "line": 184
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40002000",
      "basic_block_id": "CLOCK_GetSysOscFreq_BB_94212391987456",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSysOscFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 398,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetSysOscFreq",
        "line": 2347
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableVariableLatency_BB_97045560126128",
      "bits_modified": [],
      "call_stack": "XSPI_EnableVariableLatency",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 399,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableVariableLatency",
        "line": 1230
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061028",
      "basic_block_id": "CLOCK_GetSenseBaseClkFreq_BB_94212390832592",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x40 register",
      "register_name": "REG_0x40",
      "sequence_number": 400,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseBaseClkFreq",
        "line": 1370
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableVariableLatency_BB_97045560126128",
      "bits_modified": [
        "bit_8"
      ],
      "call_stack": "XSPI_EnableVariableLatency",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 401,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableVariableLatency",
        "line": 1230
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061028",
      "basic_block_id": "CLOCK_GetSenseBaseClkFreq_BB_94212390832592",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x40 register",
      "register_name": "REG_0x40",
      "sequence_number": 402,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseBaseClkFreq",
        "line": 1373
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableVariableLatency_BB_97045560126288",
      "bits_modified": [],
      "call_stack": "XSPI_EnableVariableLatency",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 403,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableVariableLatency",
        "line": 1234
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061048",
      "basic_block_id": "CLOCK_GetSenseMainClkFreq_BB_94212390975248",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x72 register",
      "register_name": "REG_0x72",
      "sequence_number": 404,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseMainClkFreq",
        "line": 1495
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableVariableLatency_BB_97045560126288",
      "bits_modified": [
        "bit_8"
      ],
      "call_stack": "XSPI_EnableVariableLatency",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 405,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableVariableLatency",
        "line": 1234
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061040",
      "basic_block_id": "CLOCK_GetSenseMainClkFreq_BB_94212392019344",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access PRSTCTL0_SET register",
      "register_name": "PRSTCTL0_SET",
      "sequence_number": 406,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseMainClkFreq",
        "line": 1518
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetSFMStatusRegInfo_BB_97045560149520",
      "bits_modified": [],
      "call_stack": "XSPI_SetSFMStatusRegInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 407,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetSFMStatusRegInfo",
        "line": 2616
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061084",
      "basic_block_id": "CLOCK_GetWakeClk32KFreq_BB_94212390872192",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWakeClk32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x132 register",
      "register_name": "REG_0x132",
      "sequence_number": 408,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWakeClk32KFreq",
        "line": 1887
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetSFMStatusRegInfo_BB_97045560155920",
      "bits_modified": [],
      "call_stack": "XSPI_SetSFMStatusRegInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 409,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetSFMStatusRegInfo",
        "line": 2623
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061088",
      "basic_block_id": "CLOCK_GetWakeClk32KFreq_BB_94212392188544",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWakeClk32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x136 register",
      "register_name": "REG_0x136",
      "sequence_number": 410,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWakeClk32KFreq",
        "line": 1899
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetSFMStatusRegInfo_BB_97045560155920",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetSFMStatusRegInfo",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 34,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 411,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetSFMStatusRegInfo",
        "line": 2630
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010DC",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_94212391063888",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 412,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2037
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateRxBufferWaterMark_BB_97045560201664",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateRxBufferWaterMark",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 413,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateRxBufferWaterMark",
        "line": 1035
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010DC",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_94212392201360",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 414,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2039
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateTxBufferWaterMark_BB_97045560228224",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateTxBufferWaterMark",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 415,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateTxBufferWaterMark",
        "line": 1064
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010E0",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_94212392201520",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x224 register",
      "register_name": "REG_0x224",
      "sequence_number": 416,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2058
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560332384",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 417,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1130
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001120",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_94212391084944",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 418,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2135
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560332384",
      "bits_modified": [
        "bit_29",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 419,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1130
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001120",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_94212392226752",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 420,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2137
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560390080",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 421,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1152
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001118",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_94212392226912",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x280 register",
      "register_name": "REG_0x280",
      "sequence_number": 422,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2161
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560390080",
      "bits_modified": [
        "bit_27",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 423,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1152
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001128",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_94212392244960",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 424,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2201
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560329680",
      "bits_modified": [],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 425,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1193
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001128",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_94212392249392",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 426,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2203
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPConfig_BB_97045560329680",
      "bits_modified": [
        "bit_27",
        "bit_29",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateSFPConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 427,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPConfig",
        "line": 1193
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000112C",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_94212392249552",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x300 register",
      "register_name": "REG_0x300",
      "sequence_number": 428,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2227
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateSFPArbitrationLockTimeoutCounter_BB_97045560557856",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateSFPArbitrationLockTimeoutCounter",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 429,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateSFPArbitrationLockTimeoutCounter",
        "line": 1239
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010AC",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_94212392264720",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 430,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2234
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckGlobalConfigLocked_BB_97045559070288",
      "bits_modified": [],
      "call_stack": "XSPI_CheckGlobalConfigLocked",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 431,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckGlobalConfigLocked",
        "line": 1184
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010AC",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_94212392269152",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 432,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2236
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateIPAccessTimeoutCounter_BB_97045560581664",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdateIPAccessTimeoutCounter",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 433,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateIPAccessTimeoutCounter",
        "line": 1265
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x400010B0",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_94212392269312",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x176 register",
      "register_name": "REG_0x176",
      "sequence_number": 434,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2260
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetMdadErrorReason_BB_97045560600592",
      "bits_modified": [],
      "call_stack": "XSPI_GetMdadErrorReason",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 435,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetMdadErrorReason",
        "line": 1284
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000110C",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_94212392283456",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 436,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2267
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetMdadErrorReason_BB_97045560600752",
      "bits_modified": [],
      "call_stack": "XSPI_GetMdadErrorReason",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 437,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetMdadErrorReason",
        "line": 1288
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4000110C",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_94212392287888",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 438,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2269
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccess_BB_97045560685760",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccess",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 74,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 439,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccess",
        "line": 1368
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40001110",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_94212392288048",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x272 register",
      "register_name": "REG_0x272",
      "sequence_number": 440,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2293
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccess_BB_97045560760896",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccess",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 441,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccess",
        "line": 1371
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006106C",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_94212392302256",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x108 register",
      "register_name": "REG_0x108",
      "sequence_number": 442,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2610
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccess_BB_97045560773472",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccess",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 443,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccess",
        "line": 1382
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x4006106C",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_94212392306688",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x108 register",
      "register_name": "REG_0x108",
      "sequence_number": 444,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2612
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccess_BB_97045560801344",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccess",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 445,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccess",
        "line": 1398
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061070",
      "basic_block_id": "CLOCK_GetSdAdcClkFreq_BB_94212392306848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSdAdcClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access PRSTCTL0_CLR register",
      "register_name": "PRSTCTL0_CLR",
      "sequence_number": 446,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSdAdcClkFreq",
        "line": 2636
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearErrorStatusFlags_BB_97045560775328",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_ClearErrorStatusFlags",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 447,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearErrorStatusFlags",
        "line": 1525
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061060",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_94212392320928",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x96 register",
      "register_name": "REG_0x96",
      "sequence_number": 448,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2643
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckIpRequestGranted_BB_97045560813952",
      "bits_modified": [],
      "call_stack": "XSPI_CheckIpRequestGranted",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 449,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckIpRequestGranted",
        "line": 1553
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061060",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_94212392325360",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x96 register",
      "register_name": "REG_0x96",
      "sequence_number": 450,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2645
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccessNonBlocking_BB_97045560837120",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccessNonBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 62,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 451,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccessNonBlocking",
        "line": 1441
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40061064",
      "basic_block_id": "CLOCK_GetOSTimerClkFreq_BB_94212392325520",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOSTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL1",
      "purpose": "Access REG_0x100 register",
      "register_name": "REG_0x100",
      "sequence_number": 452,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOSTimerClkFreq",
        "line": 2669
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccessNonBlocking_BB_97045560901968",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccessNonBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 453,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccessNonBlocking",
        "line": 1445
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccessNonBlocking_BB_97045560939664",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccessNonBlocking",
      "data_size": 8,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 454,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccessNonBlocking",
        "line": 1478
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_StartIpAccessNonBlocking_BB_97045560943712",
      "bits_modified": [],
      "call_stack": "XSPI_StartIpAccessNonBlocking",
      "data_size": 8,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 455,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_StartIpAccessNonBlocking",
        "line": 1483
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableInterrupts_BB_97045560924480",
      "bits_modified": [],
      "call_stack": "XSPI_EnableInterrupts",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 456,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableInterrupts",
        "line": 1417
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableInterrupts_BB_97045560924480",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_EnableInterrupts",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 457,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableInterrupts",
        "line": 1417
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableInterrupts_BB_97045560924480",
      "bits_modified": [],
      "call_stack": "XSPI_EnableInterrupts",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 19,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 458,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableInterrupts",
        "line": 1418
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableInterrupts_BB_97045560924480",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_EnableInterrupts",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 21,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 459,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableInterrupts",
        "line": 1418
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_DisableInterrupts_BB_97045560969712",
      "bits_modified": [],
      "call_stack": "XSPI_DisableInterrupts",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 460,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_DisableInterrupts",
        "line": 1429
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_DisableInterrupts_BB_97045560969712",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_DisableInterrupts",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 461,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_DisableInterrupts",
        "line": 1429
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_DisableInterrupts_BB_97045560969712",
      "bits_modified": [],
      "call_stack": "XSPI_DisableInterrupts",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 21,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 462,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_DisableInterrupts",
        "line": 1430
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_DisableInterrupts_BB_97045560969712",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_DisableInterrupts",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 23,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 463,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_DisableInterrupts",
        "line": 1430
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearIPAccessSeqPointer_BB_97045559175824",
      "bits_modified": [],
      "call_stack": "XSPI_ClearIPAccessSeqPointer",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 464,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearIPAccessSeqPointer",
        "line": 1905
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearIPAccessSeqPointer_BB_97045559175824",
      "bits_modified": [
        "bit_8"
      ],
      "call_stack": "XSPI_ClearIPAccessSeqPointer",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 465,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearIPAccessSeqPointer",
        "line": 1905
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561012336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 466,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1546
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561019248",
      "bits_modified": [],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 467,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1550
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561033504",
      "bits_modified": [],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 468,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1561
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561040224",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 469,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1564
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561073792",
      "bits_modified": [],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 470,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1581
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561035088",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 471,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1584
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_WriteBlocking_BB_97045561019408",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_WriteBlocking",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 472,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_WriteBlocking",
        "line": 1591
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckTxBuffLockOpen_BB_97045561009392",
      "bits_modified": [],
      "call_stack": "XSPI_CheckTxBuffLockOpen",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 473,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckTxBuffLockOpen",
        "line": 1681
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561111984",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 474,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1615
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561139136",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 475,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1632
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561143168",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 476,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1632
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561152992",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 477,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1637
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561157472",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 478,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1639
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561163024",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 479,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1642
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561181680",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 480,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1657
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561198720",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 481,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1670
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561222752",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 482,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1685
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReadBlocking_BB_97045561237680",
      "bits_modified": [],
      "call_stack": "XSPI_ReadBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 483,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReadBlocking",
        "line": 1695
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CheckFSMValid_BB_97045561129712",
      "bits_modified": [],
      "call_stack": "XSPI_CheckFSMValid",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 484,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_CheckFSMValid",
        "line": 1976
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetRxBufferAvailableBytesCount_BB_97045561174752",
      "bits_modified": [],
      "call_stack": "XSPI_GetRxBufferAvailableBytesCount",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 485,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_GetRxBufferAvailableBytesCount",
        "line": 1779
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetRxBufferRemovedBytesCount_BB_97045561195216",
      "bits_modified": [],
      "call_stack": "XSPI_GetRxBufferRemovedBytesCount",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 486,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_GetRxBufferRemovedBytesCount",
        "line": 1791
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_TriggerRxBufferPopEvent_BB_97045561210128",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_TriggerRxBufferPopEvent",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 487,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_TriggerRxBufferPopEvent",
        "line": 1732
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_TransferBlocking_BB_97045561330928",
      "bits_modified": [],
      "call_stack": "XSPI_TransferBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "XSPI2",
      "purpose": "Transfer data via XSPI2",
      "register_name": "MCR",
      "sequence_number": 488,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_TransferBlocking",
        "line": 1734
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_TransferBlocking_BB_97045561334480",
      "bits_modified": [],
      "call_stack": "XSPI_TransferBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "XSPI2",
      "purpose": "Transfer data via XSPI2",
      "register_name": "MCR",
      "sequence_number": 489,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_TransferBlocking",
        "line": 1740
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_TransferBlocking_BB_97045561462320",
      "bits_modified": [],
      "call_stack": "XSPI_TransferBlocking",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Transfer data via XSPI2",
      "register_name": "MCR",
      "sequence_number": 490,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_TransferBlocking",
        "line": 1848
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetTgQueue_BB_97045558964288",
      "bits_modified": [],
      "call_stack": "XSPI_ResetTgQueue",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 491,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ResetTgQueue",
        "line": 1160
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ResetTgQueue_BB_97045558964288",
      "bits_modified": [
        "bit_9"
      ],
      "call_stack": "XSPI_ResetTgQueue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 492,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ResetTgQueue",
        "line": 1160
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessBoundary_BB_97045561814096",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessBoundary",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 493,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessBoundary",
        "line": 2050
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessBoundary_BB_97045561814096",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbAccessBoundary",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 494,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessBoundary",
        "line": 2050
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbReadDataSeqId_BB_97045561843728",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbReadDataSeqId",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 495,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbReadDataSeqId",
        "line": 2083
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbReadDataSeqId_BB_97045561843728",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbReadDataSeqId",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 496,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbReadDataSeqId",
        "line": 2083
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbWriteDataSeqId_BB_97045561873744",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbWriteDataSeqId",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 497,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbWriteDataSeqId",
        "line": 2115
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbWriteDataSeqId_BB_97045561873744",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbWriteDataSeqId",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 498,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbWriteDataSeqId",
        "line": 2115
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045561968624",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 24,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 499,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2173
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045561982464",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 15,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 500,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2179
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045561982464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 501,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2179
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045561998160",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 15,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 502,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2184
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045561998160",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 503,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2184
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045562035824",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 504,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2190
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045562035824",
      "bits_modified": [
        "bit_30"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 505,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2190
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045562074544",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 38,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 506,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2201
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045562074544",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 40,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 507,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2201
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbBufferConfig_BB_97045562100112",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbBufferConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 37,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 508,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbBufferConfig",
        "line": 2214
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateAhbBufferSize_BB_97045562160480",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateAhbBufferSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 509,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateAhbBufferSize",
        "line": 2664
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateAhbBufferSize_BB_97045562160480",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateAhbBufferSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 18,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 510,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateAhbBufferSize",
        "line": 2665
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateAhbBufferSize_BB_97045562160480",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateAhbBufferSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 32,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 511,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateAhbBufferSize",
        "line": 2666
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferPerfMonitor_BB_97045562131696",
      "bits_modified": [],
      "call_stack": "XSPI_EnableAhbBufferPerfMonitor",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 512,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferPerfMonitor",
        "line": 2705
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferPerfMonitor_BB_97045562131696",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_EnableAhbBufferPerfMonitor",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 40,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 513,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferPerfMonitor",
        "line": 2712
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236592",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 514,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2264
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236592",
      "bits_modified": [
        "bit_8"
      ],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 515,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2264
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236752",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 516,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2268
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236752",
      "bits_modified": [
        "bit_8"
      ],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 517,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2268
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236752",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 518,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2269
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbAccessSplitSize_BB_97045562236752",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbAccessSplitSize",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 15,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 519,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbAccessSplitSize",
        "line": 2269
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdateAhbHreadyTimeOutValue_BB_97045562267808",
      "bits_modified": [
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_UpdateAhbHreadyTimeOutValue",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 520,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdateAhbHreadyTimeOutValue",
        "line": 2300
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbErrorPayload_BB_97045562292864",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbErrorPayload",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 521,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbErrorPayload",
        "line": 2332
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbErrorPayload_BB_97045562292864",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbErrorPayload",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 522,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbErrorPayload",
        "line": 2333
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReturnAhbReadErrorInfo_BB_97045562304464",
      "bits_modified": [],
      "call_stack": "XSPI_ReturnAhbReadErrorInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 523,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReturnAhbReadErrorInfo",
        "line": 2349
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ReturnAhbReadErrorInfo_BB_97045562304464",
      "bits_modified": [],
      "call_stack": "XSPI_ReturnAhbReadErrorInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 524,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_ReturnAhbReadErrorInfo",
        "line": 2350
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetAhbRequestSuspendInfo_BB_97045562319216",
      "bits_modified": [],
      "call_stack": "XSPI_GetAhbRequestSuspendInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 525,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetAhbRequestSuspendInfo",
        "line": 2366
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetAhbRequestSuspendInfo_BB_97045562362224",
      "bits_modified": [],
      "call_stack": "XSPI_GetAhbRequestSuspendInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 526,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetAhbRequestSuspendInfo",
        "line": 2382
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferWriteFlush_BB_97045562386544",
      "bits_modified": [],
      "call_stack": "XSPI_EnableAhbBufferWriteFlush",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 527,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferWriteFlush",
        "line": 2417
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferWriteFlush_BB_97045562386544",
      "bits_modified": [
        "bit_21"
      ],
      "call_stack": "XSPI_EnableAhbBufferWriteFlush",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 528,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferWriteFlush",
        "line": 2417
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferWriteFlush_BB_97045562386704",
      "bits_modified": [],
      "call_stack": "XSPI_EnableAhbBufferWriteFlush",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 529,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferWriteFlush",
        "line": 2421
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbBufferWriteFlush_BB_97045562386704",
      "bits_modified": [
        "bit_21"
      ],
      "call_stack": "XSPI_EnableAhbBufferWriteFlush",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 530,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_EnableAhbBufferWriteFlush",
        "line": 2421
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_BlockAccessAfterAhbWrite_BB_97045562415904",
      "bits_modified": [],
      "call_stack": "XSPI_BlockAccessAfterAhbWrite",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 531,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_BlockAccessAfterAhbWrite",
        "line": 2472
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_BlockAccessAfterAhbWrite_BB_97045562415904",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_BlockAccessAfterAhbWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 24,
      "peripheral_name": "XSPI2",
      "purpose": "Write data to XSPI2",
      "register_name": "MCR",
      "sequence_number": 532,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_BlockAccessAfterAhbWrite",
        "line": 2476
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SelectPPWFlagClearPolicy_BB_97045562456832",
      "bits_modified": [],
      "call_stack": "XSPI_SelectPPWFlagClearPolicy",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 533,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SelectPPWFlagClearPolicy",
        "line": 2513
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SelectPPWFlagClearPolicy_BB_97045562456832",
      "bits_modified": [
        "bit_20"
      ],
      "call_stack": "XSPI_SelectPPWFlagClearPolicy",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 534,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SelectPPWFlagClearPolicy",
        "line": 2513
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SelectPPWFlagClearPolicy_BB_97045562456992",
      "bits_modified": [],
      "call_stack": "XSPI_SelectPPWFlagClearPolicy",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 535,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SelectPPWFlagClearPolicy",
        "line": 2517
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SelectPPWFlagClearPolicy_BB_97045562456992",
      "bits_modified": [
        "bit_20"
      ],
      "call_stack": "XSPI_SelectPPWFlagClearPolicy",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 536,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SelectPPWFlagClearPolicy",
        "line": 2517
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdatePageWaitTimeCounter_BB_97045562480432",
      "bits_modified": [],
      "call_stack": "XSPI_UpdatePageWaitTimeCounter",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 537,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdatePageWaitTimeCounter",
        "line": 2546
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_UpdatePageWaitTimeCounter_BB_97045562486832",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_UpdatePageWaitTimeCounter",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 538,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_UpdatePageWaitTimeCounter",
        "line": 2551
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbReadStatusRegSeqId_BB_97045562511280",
      "bits_modified": [],
      "call_stack": "XSPI_SetAhbReadStatusRegSeqId",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 539,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbReadStatusRegSeqId",
        "line": 2586
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_SetAhbReadStatusRegSeqId_BB_97045562511280",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_SetAhbReadStatusRegSeqId",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 540,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_SetAhbReadStatusRegSeqId",
        "line": 2586
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetAhbSubBufferStatus_BB_97045562526448",
      "bits_modified": [],
      "call_stack": "XSPI_GetAhbSubBufferStatus",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 23,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 541,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_GetAhbSubBufferStatus",
        "line": 2690
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbReadPrefetch_BB_97045562561312",
      "bits_modified": [],
      "call_stack": "XSPI_EnableAhbReadPrefetch",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 542,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableAhbReadPrefetch",
        "line": 2470
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbReadPrefetch_BB_97045562561312",
      "bits_modified": [
        "bit_17"
      ],
      "call_stack": "XSPI_EnableAhbReadPrefetch",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 543,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableAhbReadPrefetch",
        "line": 2470
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbReadPrefetch_BB_97045562561472",
      "bits_modified": [],
      "call_stack": "XSPI_EnableAhbReadPrefetch",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 544,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableAhbReadPrefetch",
        "line": 2474
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_EnableAhbReadPrefetch_BB_97045562561472",
      "bits_modified": [
        "bit_17"
      ],
      "call_stack": "XSPI_EnableAhbReadPrefetch",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 545,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_EnableAhbReadPrefetch",
        "line": 2474
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562618576",
      "bits_modified": [
        "bit_0-7"
      ],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 8,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 546,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2805
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562633904",
      "bits_modified": [
        "bit_0-7"
      ],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 8,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 547,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2813
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562672112",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 36,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 548,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2842
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562702592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 549,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2848
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562722464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 550,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2863
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562764320",
      "bits_modified": [],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 551,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2884
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562801504",
      "bits_modified": [],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 552,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2896
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562825216",
      "bits_modified": [],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 553,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2910
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_CommonIRQHandler_BB_97045562840144",
      "bits_modified": [],
      "call_stack": "XSPI_CommonIRQHandler",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 554,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_CommonIRQHandler",
        "line": 2918
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_EnableCache_BB_97045562748784",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_EnableCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 555,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_EnableCache",
        "line": 3000
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_EnableCache_BB_97045562893808",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_EnableCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 556,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_EnableCache",
        "line": 3006
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_EnableCache_BB_97045562893808",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_EnableCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Enable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 557,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_EnableCache",
        "line": 3006
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCache_BB_97045562895136",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_InvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 558,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCache",
        "line": 3036
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCache_BB_97045562895136",
      "bits_modified": [
        "bit_24",
        "bit_26",
        "bit_31"
      ],
      "call_stack": "XSPI_Cache64_InvalidateCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 559,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCache",
        "line": 3036
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCache_BB_97045562906448",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_InvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 560,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCache",
        "line": 3039
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCache_BB_97045562910704",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_InvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 561,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCache",
        "line": 3044
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCache_BB_97045562910704",
      "bits_modified": [
        "bit_24",
        "bit_26"
      ],
      "call_stack": "XSPI_Cache64_InvalidateCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 562,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCache",
        "line": 3044
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_DisableCache_BB_97045562917424",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_DisableCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 563,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_DisableCache",
        "line": 3018
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_DisableCache_BB_97045562923824",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_DisableCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 564,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_DisableCache",
        "line": 3024
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_DisableCache_BB_97045562923824",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_DisableCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Disable XSPI2 functionality",
      "register_name": "MCR",
      "sequence_number": 565,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_DisableCache",
        "line": 3024
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCache_BB_97045562925184",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 566,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCache",
        "line": 3102
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCache_BB_97045562925184",
      "bits_modified": [
        "bit_25",
        "bit_27",
        "bit_31"
      ],
      "call_stack": "XSPI_Cache64_CleanCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 567,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCache",
        "line": 3102
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCache_BB_97045562936496",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 568,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCache",
        "line": 3105
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCache_BB_97045562940752",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 569,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCache",
        "line": 3110
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCache_BB_97045562940752",
      "bits_modified": [
        "bit_25",
        "bit_27"
      ],
      "call_stack": "XSPI_Cache64_CleanCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 570,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCache",
        "line": 3110
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCacheByRange_BB_97045562998368",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_InvalidateCacheByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 571,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCacheByRange",
        "line": 3077
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCacheByRange_BB_97045562998368",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Cache64_InvalidateCacheByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 12,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 572,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCacheByRange",
        "line": 3078
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCacheByRange_BB_97045563010096",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_InvalidateCacheByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 573,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCacheByRange",
        "line": 3083
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_InvalidateCacheByRange_BB_97045563014896",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_InvalidateCacheByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 574,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_InvalidateCacheByRange",
        "line": 3086
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCacheByRange_BB_97045563106720",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanCacheByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 575,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCacheByRange",
        "line": 3143
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCacheByRange_BB_97045563106720",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Cache64_CleanCacheByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 12,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 576,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCacheByRange",
        "line": 3144
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCacheByRange_BB_97045563118448",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_CleanCacheByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 577,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCacheByRange",
        "line": 3149
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanCacheByRange_BB_97045563123248",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanCacheByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 578,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanCacheByRange",
        "line": 3152
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateCache_BB_97045563108256",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanInvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 579,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateCache",
        "line": 3168
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateCache_BB_97045563108256",
      "bits_modified": [
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_31"
      ],
      "call_stack": "XSPI_Cache64_CleanInvalidateCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 580,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateCache",
        "line": 3168
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateCache_BB_97045563137872",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanInvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 581,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateCache",
        "line": 3172
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateCache_BB_97045563142128",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanInvalidateCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 582,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateCache",
        "line": 3177
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateCache_BB_97045563142128",
      "bits_modified": [
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27"
      ],
      "call_stack": "XSPI_Cache64_CleanInvalidateCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 583,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateCache",
        "line": 3177
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateByRange_BB_97045563199424",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanInvalidateByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 584,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateByRange",
        "line": 3211
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateByRange_BB_97045563199424",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Cache64_CleanInvalidateByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 12,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 585,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateByRange",
        "line": 3212
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateByRange_BB_97045563211152",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_CleanInvalidateByRange",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 586,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateByRange",
        "line": 3217
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_CleanInvalidateByRange_BB_97045563215952",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_CleanInvalidateByRange",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 587,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_CleanInvalidateByRange",
        "line": 3220
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563200896",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 15,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 588,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3241
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563200896",
      "bits_modified": [
        "bit_24",
        "bit_25",
        "bit_27"
      ],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 589,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3241
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563200896",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 590,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3242
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563200896",
      "bits_modified": [
        "bit_26"
      ],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 22,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 591,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3242
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563200896",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 29,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 592,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3244
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563250096",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 593,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3245
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_ReadCache_BB_97045563254352",
      "bits_modified": [],
      "call_stack": "XSPI_Cache64_ReadCache",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Read data from XSPI2",
      "register_name": "MCR",
      "sequence_number": 594,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_ReadCache",
        "line": 3248
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_SetRegionConfig_BB_97045563268848",
      "bits_modified": [
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_Cache64_SetRegionConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 595,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_SetRegionConfig",
        "line": 3290
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_SetRegionConfig_BB_97045563268848",
      "bits_modified": [
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "XSPI_Cache64_SetRegionConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 596,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_SetRegionConfig",
        "line": 3291
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_Cache64_SetRegionConfig_BB_97045563268848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_Cache64_SetRegionConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 40,
      "peripheral_name": "XSPI2",
      "purpose": "Configure XSPI2 settings",
      "register_name": "MCR",
      "sequence_number": 597,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
        "function": "XSPI_Cache64_SetRegionConfig",
        "line": 3293
      }
    },
    {
      "access_type": "volatile_write",
      "address": "0x40411000",
      "basic_block_id": "XSPI_ClearCmdExecutionArbitrationStatusFlags_BB_97045563325648",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "XSPI_ClearCmdExecutionArbitrationStatusFlags",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 598,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_ClearCmdExecutionArbitrationStatusFlags",
        "line": 1615
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetErrorStatusFlags_BB_97045562582704",
      "bits_modified": [],
      "call_stack": "XSPI_GetErrorStatusFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 599,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_GetErrorStatusFlags",
        "line": 1514
      }
    },
    {
      "access_type": "volatile_read",
      "address": "0x40411000",
      "basic_block_id": "XSPI_GetCmdExecutionArbitrationStatusFlags_BB_97045562586720",
      "bits_modified": [],
      "call_stack": "XSPI_GetCmdExecutionArbitrationStatusFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Module configuration",
      "register_name": "MCR",
      "sequence_number": 600,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
        "function": "XSPI_GetCmdExecutionArbitrationStatusFlags",
        "line": 1604
      }
    }
  ]
}