module inferedAltSync #(
	parameter int ADDR_WIDTH = 1,
	parameter int WORD_SIZE = 1
)(

	input bit clk,

	input logic unsigned [ADDR_WIDTH-1:0] waddr,
	input logic [WORD_SIZE-1:0] wdata,
	input logic unsigned [ADDR_WIDTH-1:0] raddr,
	input bit we,
	
	output logic [WORD_SIZE - 1:0] q
);


// number of elements that should be addressable
localparam int ELEMENTS = 1 << ADDR_WIDTH ;

logic [WORD_SIZE-1:0] ram[ELEMENTS-1];

always_ff @(posedge clk) begin
	if(we) ram[waddr] <= wdata;
	q <= ram[raddr];
end

endmodule : inferedAltSync