{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701206079734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701206079734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 22:14:39 2023 " "Processing started: Tue Nov 28 22:14:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701206079734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206079734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p_10_1 -c p_10_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p_10_1 -c p_10_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206079734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701206080140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701206080140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_10_1.sv 4 4 " "Found 4 design units, including 4 entities, in source file p_10_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206088787 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_N_bit " "Found entity 2: register_N_bit" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206088787 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_controler " "Found entity 3: seg_controler" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206088787 ""} { "Info" "ISGN_ENTITY_NAME" "4 p_10_1 " "Found entity 4: p_10_1" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206088787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206088787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p_10_1 " "Elaborating entity \"p_10_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701206088835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N_bit register_N_bit:register1 " "Elaborating entity \"register_N_bit\" for hierarchy \"register_N_bit:register1\"" {  } { { "p_10_1.sv" "register1" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out p_10_1.sv(27) " "Verilog HDL Always Construct warning at p_10_1.sv(27): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 "|p_10_1|register_N_bit:register1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] p_10_1.sv(27) " "Inferred latch for \"data_out\[0\]\" at p_10_1.sv(27)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 "|p_10_1|register_N_bit:register1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] p_10_1.sv(27) " "Inferred latch for \"data_out\[1\]\" at p_10_1.sv(27)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 "|p_10_1|register_N_bit:register1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] p_10_1.sv(27) " "Inferred latch for \"data_out\[2\]\" at p_10_1.sv(27)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 "|p_10_1|register_N_bit:register1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] p_10_1.sv(27) " "Inferred latch for \"data_out\[3\]\" at p_10_1.sv(27)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206088844 "|p_10_1|register_N_bit:register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "p_10_1.sv" "alu" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206088850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 p_10_1.sv(10) " "Verilog HDL assignment warning at p_10_1.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701206088850 "|p_10_1|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_controler seg_controler:seg_control " "Elaborating entity \"seg_controler\" for hierarchy \"seg_controler:seg_control\"" {  } { { "p_10_1.sv" "seg_control" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206088857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_10_1.sv(57) " "Verilog HDL assignment warning at p_10_1.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701206088858 "|p_10_1|seg_controler:seg_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_10_1.sv(58) " "Verilog HDL assignment warning at p_10_1.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701206088858 "|p_10_1|seg_controler:seg_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p_10_1.sv(59) " "Verilog HDL assignment warning at p_10_1.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701206088858 "|p_10_1|seg_controler:seg_control"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_controler:seg_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_controler:seg_control\|Mod0\"" {  } { { "p_10_1.sv" "Mod0" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701206089083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_controler:seg_control\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_controler:seg_control\|Div1\"" {  } { { "p_10_1.sv" "Div1" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701206089083 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_controler:seg_control\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_controler:seg_control\|Div0\"" {  } { { "p_10_1.sv" "Div0" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701206089083 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701206089083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_controler:seg_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_controler:seg_control\|lpm_divide:Mod0\"" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206089133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_controler:seg_control\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_controler:seg_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089133 ""}  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701206089133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_controler:seg_control\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_controler:seg_control\|lpm_divide:Div1\"" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206089217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_controler:seg_control\|lpm_divide:Div1 " "Instantiated megafunction \"seg_controler:seg_control\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089217 ""}  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701206089217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_controler:seg_control\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_controler:seg_control\|lpm_divide:Div0\"" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206089266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_controler:seg_control\|lpm_divide:Div0 " "Instantiated megafunction \"seg_controler:seg_control\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701206089266 ""}  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701206089266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8am " "Found entity 1: lpm_divide_8am" {  } { { "db/lpm_divide_8am.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/lpm_divide_8am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701206089344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2_SEG\[1\] GND " "Pin \"D2_SEG\[1\]\" is stuck at GND" {  } { { "p_10_1.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/10/10.1/p_10_1.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701206089486 "|p_10_1|D2_SEG[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701206089486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701206089543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701206089786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701206089786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701206089842 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701206089842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701206089842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701206089842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701206089859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 22:14:49 2023 " "Processing ended: Tue Nov 28 22:14:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701206089859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701206089859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701206089859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701206089859 ""}
