INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sim_1/new/greyscale_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_tb
