# SimVision Command Script (Sex Jul 18 03:43:26 BRT 2014)
#
# Version 12.10.p001
#
# You can restore this configuration with:
#
#      irun -timescale 1ns/10ps -f ../srclist/udlx_test.srclist -access +rwc -s -input /home/joaocarlos/workinprogress/udlx32/sim/run/test_processor.tcl
#


#
# Preferences
#
preferences set plugin-enable-svdatabrowser 0
preferences set plugin-enable-groupscope 0
preferences set plugin-enable-interleaveandcompare 0

#
# Simulator
#
database require simulator -hints {
	simulator "irun -timescale 1ns/10ps -f ../srclist/udlx_test.srclist -access +rwc -GUI -s -input test_processor.tcl"
}

#
# Groups
#
catch {group new -name dlx_processor -overlay 0}
catch {group new -name fetch_io -overlay 0}
catch {group new -name decode_io -overlay 0}
catch {group new -name execute_io -overlay 0}
catch {group new -name memory_access_io -overlay 0}
catch {group new -name write_back_io -overlay 0}
catch {group new -name instruction_rom -overlay 0}
catch {group new -name data_ram -overlay 0}
catch {group new -name branch_control_u0 -overlay 0}
catch {group new -name reg_bank -overlay 0}
catch {group new -name alu -overlay 0}
catch {group new -name foward_unit -overlay 0}
catch {group new -name instruction_pipeline -overlay 0}
catch {group new -name simulator::tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.flush -overlay 0}

group using dlx_processor
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.data_addr[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.data_rd_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.data_read[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.data_wr_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.data_write[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instr_addr[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instr_rd_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.rst_n}]} ]

group using fetch_io
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.rst_n}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.select_new_pc_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.pc_mux_data[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.pc_adder_data[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.pc[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.new_pc_in[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.inst_mem_addr_out[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.PC_INITIAL_ADDRESS}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.PC_DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_fetch_u0.INSTRUCTION_WIDTH}]} ]

group using decode_io
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_function_in[5:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_opcode_in[5:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_inst_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.constant_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.data_alu_a_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.data_alu_b_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.imm_inst_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.jmp_inst_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.jmp_use_r_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.mem_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.new_pc_in[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.reg_a_addr_in[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.reg_b_addr_in[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.rst_n}]} ] \

group using execute_io
group set -overlay 0
group set -comment {}
group clear 0 end


group using memory_access_io
group set -overlay 0
group set -comment {}
group clear 0 end


group using write_back_io
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.alu_data_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.mem_data_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.reg_wr_addr_in[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.reg_wr_addr_out[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.reg_wr_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.reg_wr_en_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.reg_wr_en_out}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.write_back_u0.write_back_mux_sel}]} ]

group using instruction_rom
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.rom_u0.ADDR_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.MEM_SIZE}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.address[9:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.data[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.mem[0:1023]}]} ] \
    [subst  {simulator::[format {tosco_tb.rom_u0.rd_ena}]} ]

group using data_ram
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.ADDR_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.MEM_SIZE}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.address[9:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.mem[0:1023]}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.rd_data[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.rd_ena}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.wr_data[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.sp_ram_u0.wr_ena}]} ]

group using branch_control_u0
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.PC_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.branch_inst_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.branch_result_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.branch_val[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.jmp_inst_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.jmp_use_r_in}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.jmp_val[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.pc_in[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.pc_jump[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.pc_offset_in[25:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.pc_out[19:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.reg_a_data_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.reg_b_data_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.branch_control_u0.select_new_pc_out}]} ]

group using reg_bank
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.ADDRESS_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.clk}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.i}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.rd_reg1_addr[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.rd_reg1_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.rd_reg2_addr[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.rd_reg2_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.reg_file[0:31]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.rst_n}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.write_address[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.write_data[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.register_bank_u0.write_enable}]} ]

group using alu
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_function_in[5:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_opcode_in[5:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_a_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_b_in[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.sum_result[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.sub_result[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.or_result[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.and_result[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flags_reg[3:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_over_underflow}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_error}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_equal}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_above}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.zero_cmp}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_result_reg[32:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_out[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_branch_result_out}]} ]

group using foward_unit
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.forward_unit.DATA_WIDTH}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.forward_unit.REG_ADDR_WIDTH}]} ]

group using instruction_pipeline
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.if_id_instruction[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.id_ex_instruction[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.ex_mem_instruction[31:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.mem_wb_instruction[31:0]}]} ]

group using simulator::tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.flush
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.id_ex_mem_data_rd_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.id_ex_reg_wr_addr[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.if_id_rd_reg_a_addr[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.if_id_rd_reg_a_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.if_id_rd_reg_b_addr[4:0]}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.if_id_rd_reg_b_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.inst_rd_en}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.load_hazard}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.select_new_pc}]} ] \
    [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.stall}]} ]

#
# Cursors
#
set time 411ns
if {[catch {cursor new -name  TimeA -time $time}] != ""} {
    cursor set -using TimeA -time $time
}

#
# Mnemonic Maps
#
mmap new -reuse -name {Boolean as Logic} -radix %b -contents {{%c=FALSE -edgepriority 1 -shape low}
{%c=TRUE -edgepriority 1 -shape high}}
mmap new -reuse -name {Example Map} -radix %x -contents {{%b=11???? -bgcolor orange -label REG:%x -linecolor yellow -shape bus}
{%x=1F -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=2C -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=* -label %x -linecolor gray -shape bus}}
mmap new -reuse -name instruction_map -radix %x -contents {{%x=00000000 -bgcolor #ffffff -font -*-courier-medium-r-normal--12-* -label NOP -shape bus -textcolor #000000}
{%b=100011?????????????????????????? -bgcolor #b1ff2b -font -*-courier-medium-r-normal--12-* -label LW -shape bus -textcolor #000000}
{%b=101011?????????????????????????? -bgcolor #66bc09 -font -*-courier-medium-r-normal--12-* -label SW -shape bus -textcolor #000000}
{%b=001000?????????????????????????? -bgcolor #ff0000 -font -*-courier-medium-r-normal--12-* -label ADDI -shape bus -textcolor #000000}
{%b=001010?????????????????????????? -bgcolor #d34121 -font -*-courier-medium-r-normal--12-* -label SUBI -shape bus -textcolor #000000}
{%b=001100?????????????????????????? -bgcolor #ff8c0b -font -*-courier-medium-r-normal--12-* -label ANDI -shape bus -textcolor #000000}
{%b=001101?????????????????????????? -bgcolor #f3c41c -font -*-courier-medium-r-normal--12-* -label ORI -shape bus -textcolor #000000}
{%b=001001?????????????????????????? -bgcolor #5e6e14 -font -*-courier-medium-r-normal--12-* -label BRFL -shape bus -textcolor #000000}
{%b=000100?????????????????????????? -bgcolor #085b24 -font -*-courier-medium-r-normal--12-* -label BNEZ -shape bus -textcolor #000000}
{%b=000101?????????????????????????? -bgcolor #002600 -font -*-courier-medium-r-normal--12-* -label BEQZ -shape bus -textcolor #000000}
{%b=000110?????????????????????????? -bgcolor #9900ff -font -*-courier-medium-r-normal--12-* -label JR -shape bus -textcolor #000000}
{%b=000010?????????????????????????? -bgcolor #710099 -font -*-courier-medium-r-normal--12-* -label JPC -shape bus -textcolor #000000}
{%b=111110?????????????????????????? -bgcolor #ff00ff -font -*-courier-medium-r-normal--12-* -label CALL -shape bus -textcolor #000000}
{%b=111111?????????????????????????? -bgcolor #ff0099 -font -*-courier-medium-r-normal--12-* -label RET -shape bus -textcolor #000000}
{%b=000000????????????????????100000 -bgcolor #0000ff -font -*-courier-medium-r-normal--12-* -label ADD -shape bus -textcolor #000000}
{%b=000000????????????????????100010 -bgcolor #0099ff -font -*-courier-medium-r-normal--12-* -label SUB -shape bus -textcolor #000000}
{%b=000000????????????????????100100 -bgcolor #00c183 -font -*-courier-medium-r-normal--12-* -label AND -shape bus -textcolor #000000}
{%b=000000????????????????????100111 -bgcolor #58ecb8 -font -*-courier-medium-r-normal--12-* -label NOR -shape bus -textcolor #000000}
{%b=000000????????????????????100101 -bgcolor #608e99 -font -*-courier-medium-r-normal--12-* -label OR -shape bus -textcolor #000000}
{%b=000000????????????????????101010 -bgcolor #5bf879 -font -*-courier-medium-r-normal--12-* -label DIV -shape bus -textcolor #000000}
{%b=000000????????????????????101000 -bgcolor #007054 -font -*-courier-medium-r-normal--12-* -label MULT -shape bus -textcolor #000000}
{%b=000000????????????????????101100 -bgcolor #513e21 -font -*-courier-medium-r-normal--12-* -label CMP -shape bus -textcolor #000000}
{%b=000000????????????????????101101 -bgcolor #241e49 -font -*-courier-medium-r-normal--12-* -label NOT -shape bus -textcolor #000000}}

#
# Design Browser windows
#
if {[catch {window new WatchList -name "Design Browser 1" -geometry 1362x714+0+0}] != ""} {
    window geometry "Design Browser 1" 1362x714+0+0
}
window target "Design Browser 1" on
browser using {Design Browser 1}
browser set -scope [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0}]} ]
browser set \
    -signalsort name
browser yview see [subst  {simulator::[format {tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0}]} ]
browser timecontrol set -lock 0

#
# Waveform windows
#
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 1366x721+516+121}] != ""} {
    window geometry "Waveform 1" 1366x721+516+121
}
window target "Waveform 1" on
waveform using {Waveform 1}
waveform sidebar visibility partial
waveform set \
    -primarycursor TimeA \
    -signalnames name \
    -signalwidth 207 \
    -units ns \
    -valuewidth 75
cursor set -using TimeA -time 411ns
waveform baseline set -time 150ns


set groupId0 [waveform add -groups dlx_processor]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups fetch_io]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups decode_io]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups reg_bank]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups simulator::tosco_tb.dlx_processor_u0.instruction_decode_u0.control_u0.flush]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups execute_io]

set groupId0 [waveform add -groups alu]
set gpGlist0 [waveform hierarchy contents $groupId0]
set gpID0 [lindex $gpGlist0 0]
foreach {name attrs} [subst  {
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_function_in[5:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_opcode_in[5:0]}]} {-radix %x}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_a_in[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_b_in[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.sum_result[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.sub_result[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.or_result[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.and_result[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flags_reg[3:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_over_underflow}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_error}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_equal}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.flag_above}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.zero_cmp}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_result_reg[32:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_data_out[31:0]}]} {}
    {simulator::[format {tosco_tb.dlx_processor_u0.execute_address_calculate_u0.alu_u0.alu_branch_result_out}]} {}
}] childcmds {
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
    {}
} {
    set expected [ join [waveform signals -format fullpath $gpID0] ]
    if {[string equal $name $expected] || $name == "cdivider"} {
        if {$attrs != ""} {
            eval waveform format $gpID0 $attrs
        }
        if { $childcmds != ""} {
            eval $childcmds
        }
    }
    set gpGlist0 [lrange $gpGlist0 1 end]
    set gpID0 [lindex $gpGlist0 0]
}
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups foward_unit]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups branch_control_u0]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups memory_access_io]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups write_back_io]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups instruction_rom]
waveform hierarchy collapse $groupId0


set groupId0 [waveform add -groups data_ram]


set groupId0 [waveform add -groups instruction_pipeline]
set gpGlist0 [waveform hierarchy contents $groupId0]
set gpID0 [lindex $gpGlist0 0]
foreach {name attrs} [subst  {
    {simulator::[format {tosco_tb.dlx_processor_u0.instruction[31:0]}]} {-radix instruction_map}
    {simulator::[format {tosco_tb.dlx_processor_u0.if_id_instruction[31:0]}]} {-radix instruction_map}
    {simulator::[format {tosco_tb.dlx_processor_u0.id_ex_instruction[31:0]}]} {-radix instruction_map}
    {simulator::[format {tosco_tb.dlx_processor_u0.ex_mem_instruction[31:0]}]} {-radix instruction_map}
    {simulator::[format {tosco_tb.dlx_processor_u0.mem_wb_instruction[31:0]}]} {-radix instruction_map}
}] childcmds {
    {}
    {}
    {}
    {}
    {}
} {
    set expected [ join [waveform signals -format fullpath $gpID0] ]
    if {[string equal $name $expected] || $name == "cdivider"} {
        if {$attrs != ""} {
            eval waveform format $gpID0 $attrs
        }
        if { $childcmds != ""} {
            eval $childcmds
        }
    }
    set gpGlist0 [lrange $gpGlist0 1 end]
    set gpID0 [lindex $gpGlist0 0]
}


waveform xview limits 194.956ns 444.956ns

#
# Waveform Window Links
#

#
# Console windows
#
console set -windowname Console
window geometry Console 600x250+0+0

