v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 45250 47650 1 0 0 pwr-gnd.sym
{
T 45540 48310 5 10 0 0 0 0 1
value=GND
T 45530 48700 5 10 0 0 0 0 1
device=SYMBOL
}
C 43950 47650 1 0 0 pwr-gnd.sym
{
T 44240 48310 5 10 0 0 0 0 1
value=GND
T 44230 48700 5 10 0 0 0 0 1
device=SYMBOL
}
N 43950 47850 43950 47950 4
N 43950 49150 43950 49250 4
C 46750 49150 1 0 1 port-in.sym
{
T 46700 49250 5 10 1 1 0 7 1
net=PULSE:1
T 46650 49850 5 10 0 0 0 6 1
device=none
T 45950 49050 5 10 0 1 0 1 1
value=INPUT
}
N 45250 47850 45250 48050 4
N 43950 49250 45550 49250 4
N 45250 49250 45250 48950 4
L 43900 49850 44200 49850 3 0 0 0 -1 -1
L 44200 49850 44400 50550 3 0 0 0 -1 -1
L 44400 50550 44850 50550 3 0 0 0 -1 -1
L 44850 50550 45050 49850 3 0 0 0 -1 -1
L 45050 49850 45450 49850 3 0 0 0 -1 -1
L 45450 49850 45650 50550 3 0 0 0 -1 -1
T 43700 50750 9 10 1 0 0 0 1
PULSE (V1 V2 TD TR TF PW PER)
L 43900 50550 44050 50550 3 0 0 0 -1 -1
L 44200 49900 44200 49800 3 0 0 0 -1 -1
L 44400 49900 44400 49800 3 0 0 0 -1 -1
L 44850 49900 44850 49800 3 0 0 0 -1 -1
L 45050 49900 45050 49800 3 0 0 0 -1 -1
L 43900 49900 43900 49800 3 0 0 0 -1 -1
T 44050 49650 9 6 1 0 0 3 1
TD
T 44300 49650 9 6 1 0 0 3 1
TR
T 44950 49650 9 6 1 0 0 3 1
TF
T 44650 49650 9 6 1 0 0 3 1
PW
L 44400 50600 44400 50500 3 0 0 0 -1 -1
L 44200 49850 44250 49850 3 0 0 0 -1 -1
L 44300 49850 44350 49850 3 0 0 0 -1 -1
L 44400 49850 44450 49850 3 0 0 0 -1 -1
L 44500 49850 44550 49850 3 0 0 0 -1 -1
L 44600 49850 44650 49850 3 0 0 0 -1 -1
L 44700 49850 44750 49850 3 0 0 0 -1 -1
L 44800 49850 44850 49850 3 0 0 0 -1 -1
L 44900 49850 44950 49850 3 0 0 0 -1 -1
L 45000 49850 45050 49850 3 0 0 0 -1 -1
L 44850 50600 44850 50500 3 0 0 0 -1 -1
L 45650 50550 46100 50550 3 0 0 0 -1 -1
L 45450 49900 45450 49800 3 0 0 0 -1 -1
L 45650 50600 45650 50500 3 0 0 0 -1 -1
L 45650 49900 45650 49800 3 0 0 0 -1 -1
L 45450 49850 45500 49850 3 0 0 0 -1 -1
L 45550 49850 45600 49850 3 0 0 0 -1 -1
L 44200 49550 44200 49450 3 0 0 0 -1 -1
L 45450 49550 45450 49450 3 0 0 0 -1 -1
T 44850 49450 9 6 1 0 0 3 1
PER
L 44200 49500 44650 49500 3 0 0 0 -1 -1
L 45000 49500 45450 49500 3 0 0 0 -1 -1
T 43750 49800 9 6 1 0 0 3 1
V1
T 43750 50500 9 6 1 0 0 3 1
V2
L 43900 50600 43900 50500 3 0 0 0 -1 -1
C 45250 42800 1 0 0 pwr-gnd.sym
{
T 45540 43460 5 10 0 0 0 0 1
value=GND
T 45530 43850 5 10 0 0 0 0 1
device=SYMBOL
}
C 43950 42800 1 0 0 pwr-gnd.sym
{
T 44240 43460 5 10 0 0 0 0 1
value=GND
T 44230 43850 5 10 0 0 0 0 1
device=SYMBOL
}
N 43950 43000 43950 43100 4
N 43950 44300 43950 44400 4
C 46750 44300 1 0 1 port-in.sym
{
T 46700 44400 5 10 1 1 0 7 1
net=SIN:1
T 46650 45000 5 10 0 0 0 6 1
device=none
T 45950 44200 5 10 0 1 0 1 1
value=INPUT
}
N 45250 43000 45250 43200 4
N 43950 44400 45550 44400 4
N 45250 44400 45250 44100 4
L 44100 44900 44250 44900 3 0 0 0 -1 -1
L 43850 45670 44050 45670 3 0 0 0 -1 -1
L 44100 45400 44100 45300 3 0 0 0 -1 -1
L 43850 45400 43850 45300 3 0 0 0 -1 -1
L 44100 44950 44100 44850 3 0 0 0 -1 -1
L 45050 44950 45050 44850 3 0 0 0 -1 -1
L 43850 45720 43850 45620 3 0 0 0 -1 -1
T 43650 45900 9 10 1 0 0 0 1
SIN (V0 VA FREQ TD THETA)
T 44000 45200 9 6 1 0 0 3 1
TD
T 44600 44850 9 6 1 0 0 3 1
1/FREQ
T 43750 45300 9 6 1 0 0 3 1
V0
T 43750 45650 9 6 1 0 0 3 1
VA
L 43850 45350 46100 45350 3 0 0 0 -1 -1
L 44100 45350 44150 45500 3 0 0 0 -1 -1
L 44150 45500 44200 45600 3 0 0 0 -1 -1
L 44200 45600 44250 45650 3 0 0 0 -1 -1
L 44250 45650 44290 45670 3 0 0 0 -1 -1
L 44290 45670 44330 45680 3 0 0 0 -1 -1
L 44580 45350 44530 45500 3 0 0 0 -1 -1
L 44530 45500 44480 45600 3 0 0 0 -1 -1
L 44480 45600 44430 45650 3 0 0 0 -1 -1
L 44430 45650 44390 45670 3 0 0 0 -1 -1
L 44390 45670 44350 45680 3 0 0 0 -1 -1
L 44350 45680 44330 45680 3 0 0 0 -1 -1
L 45060 45350 45010 45200 3 0 0 0 -1 -1
L 45010 45200 44960 45100 3 0 0 0 -1 -1
L 44960 45100 44910 45050 3 0 0 0 -1 -1
L 44910 45050 44870 45030 3 0 0 0 -1 -1
L 44870 45030 44830 45020 3 0 0 0 -1 -1
L 44580 45350 44630 45200 3 0 0 0 -1 -1
L 44630 45200 44680 45100 3 0 0 0 -1 -1
L 44680 45100 44730 45050 3 0 0 0 -1 -1
L 44730 45050 44770 45030 3 0 0 0 -1 -1
L 44770 45030 44810 45020 3 0 0 0 -1 -1
L 44810 45020 44830 45020 3 0 0 0 -1 -1
L 45060 45350 45110 45500 3 0 0 0 -1 -1
L 45110 45500 45160 45600 3 0 0 0 -1 -1
L 45160 45600 45210 45650 3 0 0 0 -1 -1
L 45210 45650 45250 45670 3 0 0 0 -1 -1
L 45250 45670 45290 45680 3 0 0 0 -1 -1
L 45540 45350 45490 45500 3 0 0 0 -1 -1
L 45490 45500 45440 45600 3 0 0 0 -1 -1
L 45440 45600 45390 45650 3 0 0 0 -1 -1
L 45390 45650 45350 45670 3 0 0 0 -1 -1
L 45350 45670 45310 45680 3 0 0 0 -1 -1
L 45310 45680 45290 45680 3 0 0 0 -1 -1
L 46020 45350 45970 45200 3 0 0 0 -1 -1
L 45970 45200 45920 45100 3 0 0 0 -1 -1
L 45920 45100 45870 45050 3 0 0 0 -1 -1
L 45870 45050 45830 45030 3 0 0 0 -1 -1
L 45830 45030 45790 45020 3 0 0 0 -1 -1
L 45540 45350 45590 45200 3 0 0 0 -1 -1
L 45590 45200 45640 45100 3 0 0 0 -1 -1
L 45640 45100 45690 45050 3 0 0 0 -1 -1
L 45690 45050 45730 45030 3 0 0 0 -1 -1
L 45730 45030 45770 45020 3 0 0 0 -1 -1
L 45770 45020 45790 45020 3 0 0 0 -1 -1
L 44900 44900 45050 44900 3 0 0 0 -1 -1
T 49300 40900 9 14 1 0 0 0 2
Example 100 
Basic Voltage Sources
T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / A
T 53300 40300 9 8 1 0 0 0 1
PF
C 43650 47950 1 0 0 spice-vpulse.sym
{
T 44350 48600 5 10 1 1 0 0 1
refdes=V1
T 44350 48800 5 10 0 0 0 0 1
device=spice
T 44350 49000 5 10 0 0 0 0 1
footprint=none
T 43600 47300 5 10 1 1 0 0 1
value=DC 0V PULSE ( 0 5 0.5ms 0.2ms 0.2ms 1ms 3ms)
}
C 43650 43100 1 0 0 spice-vsin.sym
{
T 44350 43750 5 10 1 1 0 0 1
refdes=V2
T 44350 43950 5 10 0 0 0 0 1
device=spice
T 44350 44150 5 10 0 0 0 0 1
footprint=none
T 43650 42400 5 10 1 1 0 0 1
value=DC 0V SIN (0 6 1K 0 0)
}
C 40950 50150 1 0 0 spice-directive.sym
{
T 40950 50850 5 10 0 0 0 0 1
device=directive
T 41050 50550 5 10 1 1 0 0 1
refdes=A1
T 41050 50250 5 10 1 1 0 0 1
value=.TRAN 1uS 10mS
}
C 50350 42800 1 0 0 pwr-gnd.sym
{
T 50640 43460 5 10 0 0 0 0 1
value=GND
T 50630 43850 5 10 0 0 0 0 1
device=SYMBOL
}
C 49050 42800 1 0 0 pwr-gnd.sym
{
T 49340 43460 5 10 0 0 0 0 1
value=GND
T 49330 43850 5 10 0 0 0 0 1
device=SYMBOL
}
N 49050 43000 49050 43100 4
N 49050 44300 49050 44400 4
C 51850 44300 1 0 1 port-in.sym
{
T 51800 44400 5 10 1 1 0 7 1
net=SFFM:1
T 51750 45000 5 10 0 0 0 6 1
device=none
T 51050 44200 5 10 0 1 0 1 1
value=INPUT
}
N 50350 43000 50350 43200 4
N 49050 44400 50650 44400 4
N 50350 44400 50350 44100 4
C 48750 43100 1 0 0 spice-vsin.sym
{
T 49450 43750 5 10 1 1 0 0 1
refdes=V3
T 49450 43950 5 10 0 0 0 0 1
device=spice
T 49450 44150 5 10 0 0 0 0 1
footprint=none
T 48750 42400 5 10 1 1 0 0 1
value=DC 0V SFFM (-2.5 2 2K 1.5 500)
}
T 48700 44800 9 10 1 0 0 0 3
SFFM (V0 VA FC MDI FS)

Vout = V0 + VA*sin(j*2*pi*FC*t + MDI*sin(j*2*pi*FS*t) )
C 50350 47650 1 0 0 pwr-gnd.sym
{
T 50640 48310 5 10 0 0 0 0 1
value=GND
T 50630 48700 5 10 0 0 0 0 1
device=SYMBOL
}
C 49050 47650 1 0 0 pwr-gnd.sym
{
T 49340 48310 5 10 0 0 0 0 1
value=GND
T 49330 48700 5 10 0 0 0 0 1
device=SYMBOL
}
N 49050 47850 49050 47950 4
N 49050 49150 49050 49250 4
C 51850 49150 1 0 1 port-in.sym
{
T 51800 49250 5 10 1 1 0 7 1
net=EXP:1
T 51750 49850 5 10 0 0 0 6 1
device=none
T 51050 49050 5 10 0 1 0 1 1
value=INPUT
}
N 50350 47850 50350 48050 4
N 49050 49250 50650 49250 4
N 50350 49250 50350 48950 4
C 48750 47950 1 0 0 spice-vpulse.sym
{
T 49450 48600 5 10 1 1 0 0 1
refdes=V4
T 49450 48800 5 10 0 0 0 0 1
device=spice
T 49450 49000 5 10 0 0 0 0 1
footprint=none
T 48700 47300 5 10 1 1 0 0 1
value=DC 0V EXP(0 4 1ms .5ms 3ms 1ms)
}
C 45350 48050 1 90 0 res.sym
{
T 44750 48150 5 10 0 0 90 0 1
device=RESISTOR
T 45400 48500 5 10 1 1 0 0 1
refdes=R1
T 45400 48300 5 10 1 1 0 0 1
value=1k
}
C 50450 48050 1 90 0 res.sym
{
T 49850 48150 5 10 0 0 90 0 1
device=RESISTOR
T 50500 48500 5 10 1 1 0 0 1
refdes=R4
T 50500 48300 5 10 1 1 0 0 1
value=1k
}
C 45350 43200 1 90 0 res.sym
{
T 44750 43300 5 10 0 0 90 0 1
device=RESISTOR
T 45400 43650 5 10 1 1 0 0 1
refdes=R2
T 45400 43450 5 10 1 1 0 0 1
value=1k
}
C 50450 43200 1 90 0 res.sym
{
T 49850 43300 5 10 0 0 90 0 1
device=RESISTOR
T 50500 43650 5 10 1 1 0 0 1
refdes=R3
T 50500 43450 5 10 1 1 0 0 1
value=1k
}
