Gated Registers
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------

Ungated Registers Filtered out by G_DFT_CLOCKS
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------


          ------------------------------------------------------------
                             Clock Gating Summary
          |    Number of Clock gating elements    |        0         |
          |    Number of Gated registers          |     0 (0.00%)    |
          |    Number of Ungated registers        |    75 (100.00%)  |
          |    Total number of registers          |       75         |
          ------------------------------------------------------------


          ----------------------------------------------------------
          | Clock gating summary after filtering out dft ungated reg
          ----------------------------------------------------------
          |   Number of registers on dft clk to be auto waived  | 0
          |   Number of ungated registers                       | 75
          |   % ungated registers                               | 100
          |   % gated registers                                 | 0
          ----------------------------------------------------------

The following registers are not clock gated because they are excluded in the variable listed in the Reason field.

Ungated Registers By Request
Register clock pin                                               {related clock}  Reason
----------------------------------------------------------------------------------------
i_stap_irdecoder/stap_irdecoder_drselect_reg_0/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
i_stap_irdecoder/stap_irdecoder_drselect_reg_1/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES

          -----------------------------------------------------------------------------
          | Clock gating summary after filtering out G_VAR based clock gating exclusion
          -----------------------------------------------------------------------------
          |  Number of registers in Clock gate exclude file to be auto waived  | 2
          |  Number of ungated registers (G_VAR based)                         | 0
          |  % ungated registers (G_VAR based)                                 | 100
          |  % gated registers (G_VAR based)                                   | 0
          -----------------------------------------------------------------------------

Ungated Registers that are viable candidates for clock gating
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------

          |---------------------------------------------------------------------------
          | Final clock gating summary after all filtering
          |---------------------------------------------------------------------------
          |  Total number of registers                                         | 2
          |  Total number of gated registers                                   | 0
          |  Final % gated registers                                           | 0%%
          |  Total number of ungated registers                                 | 2
          |  Final % ungated registers                                         | 100%%
          |  Total number of ungated registers filtered by G_DFT_CLOCKS        | 0
          |  Final % of ungated registers filtered by G_DFT_CLOCKS             | 0%%
          |  Total number of ungated registers filtered by NO_CLOCK_GATE_*     | 2
          |  Final % ungated registers filtered by NO_CLOCK_GATE_*             | 100%%
          |  Total number of unfiltered ungated registers                      | 0
          |  Final % unfiltered ungated registers                              | 0%%
          ---------------------------------------------------------------------------
