/*
 * nvm - internal header for liblightnvm
 *
 * Copyright (C) 2015 Javier González <javier@cnexlabs.com>
 * Copyright (C) 2015 Matias Bjørling <matias@cnexlabs.com>
 * Copyright (C) 2016 Simon A. F. Lund <slund@cnexlabs.com>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *  - Redistributions of source code must retain the above copyright notice,
 *  this list of conditions and the following disclaimer.
 *  - Redistributions in binary form must reproduce the above copyright notice,
 *  this list of conditions and the following disclaimer in the documentation
 *  and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef __NVM_H
#define __NVM_H

#define NVM_MIN(x, y) ({                \
        __typeof__(x) _min1 = (x);      \
        __typeof__(y) _min2 = (y);      \
        (void) (&_min1 == &_min2);      \
        _min1 < _min2 ? _min1 : _min2; })

#define NVM_MAX(x, y) ({                \
        __typeof__(x) _min1 = (x);      \
        __typeof__(y) _min2 = (y);      \
        (void) (&_min1 == &_min2);      \
        _min1 > _min2 ? _min1 : _min2; })

#include <liblightnvm.h>

#define NVM_I64_FMT	"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"\
			"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"\
			"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"\
			"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"

#define NVM_I64_TO_STR(val) \
	(val & (1ULL << 63) ? '1' : '0'), \
	(val & (1ULL << 62) ? '1' : '0'), \
	(val & (1ULL << 61) ? '1' : '0'), \
	(val & (1ULL << 60) ? '1' : '0'), \
	(val & (1ULL << 59) ? '1' : '0'), \
	(val & (1ULL << 58) ? '1' : '0'), \
	(val & (1ULL << 57) ? '1' : '0'), \
	(val & (1ULL << 56) ? '1' : '0'), \
	(val & (1ULL << 55) ? '1' : '0'), \
	(val & (1ULL << 54) ? '1' : '0'), \
	(val & (1ULL << 53) ? '1' : '0'), \
	(val & (1ULL << 52) ? '1' : '0'), \
	(val & (1ULL << 51) ? '1' : '0'), \
	(val & (1ULL << 50) ? '1' : '0'), \
	(val & (1ULL << 49) ? '1' : '0'), \
	(val & (1ULL << 48) ? '1' : '0'), \
	(val & (1ULL << 47) ? '1' : '0'), \
	(val & (1ULL << 46) ? '1' : '0'), \
	(val & (1ULL << 45) ? '1' : '0'), \
	(val & (1ULL << 44) ? '1' : '0'), \
	(val & (1ULL << 43) ? '1' : '0'), \
	(val & (1ULL << 42) ? '1' : '0'), \
	(val & (1ULL << 41) ? '1' : '0'), \
	(val & (1ULL << 40) ? '1' : '0'), \
	(val & (1ULL << 39) ? '1' : '0'), \
	(val & (1ULL << 38) ? '1' : '0'), \
	(val & (1ULL << 37) ? '1' : '0'), \
	(val & (1ULL << 36) ? '1' : '0'), \
	(val & (1ULL << 35) ? '1' : '0'), \
	(val & (1ULL << 34) ? '1' : '0'), \
	(val & (1ULL << 33) ? '1' : '0'), \
	(val & (1ULL << 32) ? '1' : '0'), \
	(val & (1ULL << 31) ? '1' : '0'), \
	(val & (1ULL << 30) ? '1' : '0'), \
	(val & (1ULL << 29) ? '1' : '0'), \
	(val & (1ULL << 28) ? '1' : '0'), \
	(val & (1ULL << 27) ? '1' : '0'), \
	(val & (1ULL << 26) ? '1' : '0'), \
	(val & (1ULL << 25) ? '1' : '0'), \
	(val & (1ULL << 24) ? '1' : '0'), \
	(val & (1ULL << 23) ? '1' : '0'), \
	(val & (1ULL << 22) ? '1' : '0'), \
	(val & (1ULL << 21) ? '1' : '0'), \
	(val & (1ULL << 20) ? '1' : '0'), \
	(val & (1ULL << 19) ? '1' : '0'), \
	(val & (1ULL << 18) ? '1' : '0'), \
	(val & (1ULL << 17) ? '1' : '0'), \
	(val & (1ULL << 16) ? '1' : '0'), \
	(val & (1ULL << 15) ? '1' : '0'), \
	(val & (1ULL << 14) ? '1' : '0'), \
	(val & (1ULL << 13) ? '1' : '0'), \
	(val & (1ULL << 12) ? '1' : '0'), \
	(val & (1ULL << 11) ? '1' : '0'), \
	(val & (1ULL << 10) ? '1' : '0'), \
	(val & (1ULL << 9) ? '1' : '0'), \
	(val & (1ULL << 8) ? '1' : '0'), \
	(val & (1ULL << 7) ? '1' : '0'), \
	(val & (1ULL << 6) ? '1' : '0'), \
	(val & (1ULL << 5) ? '1' : '0'), \
	(val & (1ULL << 4) ? '1' : '0'), \
	(val & (1ULL << 3) ? '1' : '0'), \
	(val & (1ULL << 2) ? '1' : '0'), \
	(val & (1ULL << 1) ? '1' : '0'), \
	(val & (1ULL << 0) ? '1' : '0')

#define NVM_I32_FMT	"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"\
			"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c"

#define NVM_I32_TO_STR(val) \
	(val & (1ULL << 31) ? '1' : '0'), \
	(val & (1ULL << 30) ? '1' : '0'), \
	(val & (1ULL << 29) ? '1' : '0'), \
	(val & (1ULL << 28) ? '1' : '0'), \
	(val & (1ULL << 27) ? '1' : '0'), \
	(val & (1ULL << 26) ? '1' : '0'), \
	(val & (1ULL << 25) ? '1' : '0'), \
	(val & (1ULL << 24) ? '1' : '0'), \
	(val & (1ULL << 23) ? '1' : '0'), \
	(val & (1ULL << 22) ? '1' : '0'), \
	(val & (1ULL << 21) ? '1' : '0'), \
	(val & (1ULL << 20) ? '1' : '0'), \
	(val & (1ULL << 19) ? '1' : '0'), \
	(val & (1ULL << 18) ? '1' : '0'), \
	(val & (1ULL << 17) ? '1' : '0'), \
	(val & (1ULL << 16) ? '1' : '0'), \
	(val & (1ULL << 15) ? '1' : '0'), \
	(val & (1ULL << 14) ? '1' : '0'), \
	(val & (1ULL << 13) ? '1' : '0'), \
	(val & (1ULL << 12) ? '1' : '0'), \
	(val & (1ULL << 11) ? '1' : '0'), \
	(val & (1ULL << 10) ? '1' : '0'), \
	(val & (1ULL << 9) ? '1' : '0'), \
	(val & (1ULL << 8) ? '1' : '0'), \
	(val & (1ULL << 7) ? '1' : '0'), \
	(val & (1ULL << 6) ? '1' : '0'), \
	(val & (1ULL << 5) ? '1' : '0'), \
	(val & (1ULL << 4) ? '1' : '0'), \
	(val & (1ULL << 3) ? '1' : '0'), \
	(val & (1ULL << 2) ? '1' : '0'), \
	(val & (1ULL << 1) ? '1' : '0'), \
	(val & (1ULL << 0) ? '1' : '0')

#define NVM_I8_FMT	"%c%c%c%c%c%c%c%c"

#define NVM_I8_TO_STR(val) \
	(val & (1ULL << 7) ? '1' : '0'), \
	(val & (1ULL << 6) ? '1' : '0'), \
	(val & (1ULL << 5) ? '1' : '0'), \
	(val & (1ULL << 4) ? '1' : '0'), \
	(val & (1ULL << 3) ? '1' : '0'), \
	(val & (1ULL << 2) ? '1' : '0'), \
	(val & (1ULL << 1) ? '1' : '0'), \
	(val & (1ULL << 0) ? '1' : '0')

#define NVM_UNIVERSAL_SECT_SH 9

/**
 * LightNVM opcodes and data structures as defined by specs 1.2 and 2.0
 */
enum spec_12_opcodes {
	S12_OPC_IDF = 0xE2,
	S12_OPC_SET_BBT = 0xF1,
	S12_OPC_GET_BBT = 0xF2,
	S12_OPC_ERASE = 0x90,
	S12_OPC_WRITE = 0x91,
	S12_OPC_READ = 0x92,
};

enum spec_verid {
	SPEC_VERID_12 = 0x1,
	SPEC_VERID_20 = 0x2,
};

struct spec_lbaf {
	uint8_t ch_len;
	uint8_t lun_len;
	uint8_t cnk_len;
	uint8_t sec_len;
	uint8_t rsvd[4];
};

struct spec_ppaf_nand {
	uint8_t ch_off;
	uint8_t ch_len;
	uint8_t lun_off;
	uint8_t lun_len;
	uint8_t pl_off;
	uint8_t pl_len;
	uint8_t blk_off;
	uint8_t blk_len;
	uint8_t pg_off;
	uint8_t pg_len;
	uint8_t sec_off;
	uint8_t sec_len;
	uint8_t rsvd[4];
};

struct spec_cgrp {
	uint8_t mtype;
	uint8_t fmtype;
	uint8_t rsvd_2_3[2];
	uint8_t num_ch;
	uint8_t num_lun;
	uint8_t num_pln;
	uint8_t rsdv_7;
	uint16_t num_blk;
	uint16_t num_pg;
	uint16_t fpg_sz;
	uint16_t csecs;
	uint16_t sos;
	uint8_t rsvd_18_19[2];
	uint32_t trdt;
	uint32_t trdm;
	uint32_t tprt;
	uint32_t tprm;
	uint32_t tbet;
	uint32_t tbem;
	uint32_t mpos;
	uint32_t mccap;
	uint16_t cpar;
	uint8_t rsvd_54_63[10];
	uint8_t mts[896];
};

struct spec_12_idf {
	uint8_t verid;
	uint8_t vnvmt;
	uint8_t cgroups;
	uint8_t rsvd3;
	uint32_t cap;
	uint32_t dom;
	struct spec_ppaf_nand ppaf;
	uint8_t rsdv28_255[228];
	struct spec_cgrp grp[4];
};

struct spec_20_idf {
};

struct spec_idf {
	uint8_t verid;
	uint8_t rsvd[4095];
};

void spec_idf_pr(struct spec_idf *idf);

/**
 * Representation of widths in LBA <-> Physical sector mapping
 *
 * Think of it as a multi-dimensional array in row-major ordered as:
 *
 * channels[]luns[]blocks[]pages[]planes[]sectors[] = sector_nbytes
 *
 * Contains the stride in bytes for each dimension of the geometry.
 */
typedef struct nvm_lba_map {
	size_t channel_nbytes;	///< Number of bytes in a channel
	size_t lun_nbytes;	///< Number of bytes in a LUN
	size_t plane_nbytes;	///< Number of bytes in plane
	size_t block_nbytes;	///< Number of bytes in a block
	size_t page_nbytes;	///< Number of bytes in a page
	size_t sector_nbytes;	///< Number of bytes in a sector
} NVM_LBA_MAP;

/**
 * Encoding descriptor for address formats
 */
struct nvm_addr_fmt {
	union {
		/**
		 * Address format formed as named fields
		 */
		struct {
			uint8_t ch_ofz;		///< Offset in bits for channel
			uint8_t ch_len;		///< Nr. of bits repr. channel
			uint8_t lun_ofz;	///< Offset in bits for LUN
			uint8_t lun_len;	///< Nr. of bits repr. LUN
			uint8_t pl_ofz;		///< Offset in bits for plane
			uint8_t pl_len;		///< Nr. of bits repr. plane
			uint8_t blk_ofz;	///< Offset in bits for block
			uint8_t blk_len;	///< Nr. of bits repr. block
			uint8_t pg_ofz;		///< Offset in bits for page
			uint8_t pg_len;		///< Nr. of bits repr. page
			uint8_t sec_ofz;	///< Offset in bits for sector
			uint8_t sec_len;	///< Nr. of bits repr. sector
		} n;

		/**
		 * Address format formed as anonymous consecutive fields
		 */
		uint8_t a[12];
	};
};

/**
 * Masks for removing bit information from a formatted address
 *
 * E.g. "addr & mask.n.ch" returns the bits representing the channel,
 * this value can then be shifted to obtain the numerical value.
 */
struct nvm_addr_fmt_mask {
	union {
		/**
		 * Address format masks formed as named fields
		 */
		struct {
			uint64_t ch;	///< Mask for channel bits
			uint64_t lun;	///< Mask for lun bits
			uint64_t pl;	///< Mask for pl bits
			uint64_t blk;	///< Mask for blk bits
			uint64_t pg;	///< Mask for page bits
			uint64_t sec;	///< Mask for sector bits
		} n;

		/**
		 * Address format formed as anonymous consecutive fields
		 */
		uint64_t a[6];
	};
};

struct nvm_dev {
	char name[NVM_DEV_NAME_LEN];	///< Device name e.g. "nvme0n1"
	char path[NVM_DEV_PATH_LEN];	///< Device path e.g. "/dev/nvme0n1"
	struct nvm_addr_fmt fmt;	///< Device address format
	struct nvm_addr_fmt_mask mask;	///< Device address format mask
	struct nvm_geo geo;		///< Device geometry
	uint64_t ssw;			///< Bit-width for LBA fmt conversion
	int pmode;			///< Default plane-mode I/O
	int fd;				///< Device fd / IOCTL handle
	int erase_naddrs_max;		///< Maximum # of address for erase
	int read_naddrs_max;		///< Maximum # of address for read
	int write_naddrs_max;		///< Maximum # of address for write
	int bbts_cached;		///< Whether to cache bbts
	size_t nbbts;			///< Number of entries in cache
	struct nvm_bbt **bbts;		///< Cache of bad-block-tables
	enum meta_mode meta_mode;	///< Flag to indicate the how meta is w
};

struct nvm_vblk {
	struct nvm_dev *dev;
	struct nvm_addr blks[128];
	int nblks;
	size_t nbytes;
	size_t pos_write;
	size_t pos_read;
	int nthreads;
};

void nvm_lba_map_pr(struct nvm_lba_map* map);

/**
 * Prints a humanly readable representation of the give address format
 *
 * @param fmt The address format to print
 */
void nvm_addr_fmt_pr(struct nvm_addr_fmt* fmt);

/**
 * Prints a humanly readable representation of the give address format mask
 *
 * @param fmt The address format mask to print
 */
void nvm_addr_fmt_mask_pr(struct nvm_addr_fmt_mask* fmt);

#endif /* __NVM_H */
