--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml td1.twx td1.ncd -o td1.twr td1.pcf -ucf
td1.ucf

Design file:              td1.ncd
Physical constraint file: td1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Din<0>      |    1.499(R)|      SLOW  |   -0.663(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<1>      |    1.486(R)|      SLOW  |   -0.664(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<2>      |    1.451(R)|      SLOW  |   -0.759(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<3>      |    1.477(R)|      SLOW  |   -0.787(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<4>      |    1.288(R)|      SLOW  |   -0.580(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<5>      |    1.431(R)|      SLOW  |   -0.712(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<6>      |    1.295(R)|      FAST  |   -0.707(R)|      SLOW  |CK_BUFGP          |   0.000|
Din<7>      |    1.894(R)|      SLOW  |   -1.242(R)|      FAST  |CK_BUFGP          |   0.000|
EN          |    4.266(R)|      SLOW  |   -2.065(R)|      FAST  |CK_BUFGP          |   0.000|
LOAD        |    6.060(R)|      SLOW  |   -2.591(R)|      FAST  |CK_BUFGP          |   0.000|
RST         |    3.701(R)|      SLOW  |   -2.072(R)|      FAST  |CK_BUFGP          |   0.000|
SENS        |    4.646(R)|      SLOW  |   -2.124(R)|      FAST  |CK_BUFGP          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>     |         7.958(R)|      SLOW  |         4.235(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<1>     |         7.946(R)|      SLOW  |         4.233(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<2>     |         7.957(R)|      SLOW  |         4.265(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<3>     |         7.957(R)|      SLOW  |         4.265(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<4>     |         7.660(R)|      SLOW  |         4.000(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<5>     |         7.638(R)|      SLOW  |         3.987(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<6>     |         7.550(R)|      SLOW  |         3.954(R)|      FAST  |CK_BUFGP          |   0.000|
Dout<7>     |         7.550(R)|      SLOW  |         3.954(R)|      FAST  |CK_BUFGP          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK             |    1.869|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 10 17:21:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



