;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; TONE
TONE__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
TONE__0__MASK EQU 0x01
TONE__0__PC EQU CYREG_PRT0_PC0
TONE__0__PORT EQU 0
TONE__0__SHIFT EQU 0
TONE__AG EQU CYREG_PRT0_AG
TONE__AMUX EQU CYREG_PRT0_AMUX
TONE__BIE EQU CYREG_PRT0_BIE
TONE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TONE__BYP EQU CYREG_PRT0_BYP
TONE__CTL EQU CYREG_PRT0_CTL
TONE__DM0 EQU CYREG_PRT0_DM0
TONE__DM1 EQU CYREG_PRT0_DM1
TONE__DM2 EQU CYREG_PRT0_DM2
TONE__DR EQU CYREG_PRT0_DR
TONE__INP_DIS EQU CYREG_PRT0_INP_DIS
TONE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TONE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TONE__LCD_EN EQU CYREG_PRT0_LCD_EN
TONE__MASK EQU 0x01
TONE__PORT EQU 0
TONE__PRT EQU CYREG_PRT0_PRT
TONE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TONE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TONE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TONE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TONE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TONE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TONE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TONE__PS EQU CYREG_PRT0_PS
TONE__SHIFT EQU 0
TONE__SLW EQU CYREG_PRT0_SLW
TONE_Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
TONE_Control_Reg_Sync_ctrl_reg__0__POS EQU 0
TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
TONE_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
TONE_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
TONE_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
TONE_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
TONE_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
TONE_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
TONE_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
TONE_Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
TONE_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
TONE_Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
TONE_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
TONE_Control_Reg_Sync_ctrl_reg__MASK EQU 0x01
TONE_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
TONE_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
TONE_Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; I2C_1
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TC_IN
TC_IN__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
TC_IN__0__MASK EQU 0x10
TC_IN__0__PC EQU CYREG_PRT2_PC4
TC_IN__0__PORT EQU 2
TC_IN__0__SHIFT EQU 4
TC_IN__AG EQU CYREG_PRT2_AG
TC_IN__AMUX EQU CYREG_PRT2_AMUX
TC_IN__BIE EQU CYREG_PRT2_BIE
TC_IN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TC_IN__BYP EQU CYREG_PRT2_BYP
TC_IN__CTL EQU CYREG_PRT2_CTL
TC_IN__DM0 EQU CYREG_PRT2_DM0
TC_IN__DM1 EQU CYREG_PRT2_DM1
TC_IN__DM2 EQU CYREG_PRT2_DM2
TC_IN__DR EQU CYREG_PRT2_DR
TC_IN__INP_DIS EQU CYREG_PRT2_INP_DIS
TC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TC_IN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TC_IN__LCD_EN EQU CYREG_PRT2_LCD_EN
TC_IN__MASK EQU 0x10
TC_IN__PORT EQU 2
TC_IN__PRT EQU CYREG_PRT2_PRT
TC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TC_IN__PS EQU CYREG_PRT2_PS
TC_IN__SHIFT EQU 4
TC_IN__SLW EQU CYREG_PRT2_SLW

; Timer_1
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; clock_1
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x01
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x02
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x02

; Counter_1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Counter_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Counter_1_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Counter_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Counter_1_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Counter_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Counter_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Counter_1_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Counter_1_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Counter_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Counter_1_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Counter_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Counter_1_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Counter_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Counter_1_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Counter_1_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Counter_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Counter_1_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
Counter_1_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
Counter_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Counter_1_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
Counter_1_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
Counter_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Counter_1_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
Counter_1_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_B0_UDB14_F1
Counter_1_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST

; WaveDAC8_1
WaveDAC8_1_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WaveDAC8_1_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WaveDAC8_1_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_1_DacClk__INDEX EQU 0x02
WaveDAC8_1_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_1_DacClk__PM_ACT_MSK EQU 0x04
WaveDAC8_1_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_1_DacClk__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

; timerISR_1
timerISR_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timerISR_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timerISR_1__INTC_MASK EQU 0x20000
timerISR_1__INTC_NUMBER EQU 17
timerISR_1__INTC_PRIOR_NUM EQU 7
timerISR_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
timerISR_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timerISR_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

; counter_clock
counter_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
counter_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
counter_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
counter_clock__CFG2_SRC_SEL_MASK EQU 0x07
counter_clock__INDEX EQU 0x00
counter_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
counter_clock__PM_ACT_MSK EQU 0x01
counter_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
counter_clock__PM_STBY_MSK EQU 0x01

; JJY_Control_Reg
JJY_Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
JJY_Control_Reg_Sync_ctrl_reg__0__POS EQU 0
JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
JJY_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
JJY_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
JJY_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
JJY_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
JJY_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
JJY_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
JJY_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
JJY_Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
JJY_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
JJY_Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
JJY_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
JJY_Control_Reg_Sync_ctrl_reg__MASK EQU 0x01
JJY_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
JJY_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
JJY_Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; isr_TC_PULSE_DET
isr_TC_PULSE_DET__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TC_PULSE_DET__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TC_PULSE_DET__INTC_MASK EQU 0x01
isr_TC_PULSE_DET__INTC_NUMBER EQU 0
isr_TC_PULSE_DET__INTC_PRIOR_NUM EQU 7
isr_TC_PULSE_DET__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_TC_PULSE_DET__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TC_PULSE_DET__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_TC_PULSE_END
isr_TC_PULSE_END__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TC_PULSE_END__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TC_PULSE_END__INTC_MASK EQU 0x02
isr_TC_PULSE_END__INTC_NUMBER EQU 1
isr_TC_PULSE_END__INTC_PRIOR_NUM EQU 7
isr_TC_PULSE_END__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_TC_PULSE_END__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TC_PULSE_END__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x2000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
