

================================================================
== Vivado HLS Report for 'write_row_ifm'
================================================================
* Date:           Thu Jan 21 20:27:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalwrapup_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       60| 10.000 ns | 0.600 us |    1|   60|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       58|       58|         1|          1|          1|    58|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)" [finalwrapup.cpp:56]   --->   Operation 5 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cifm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cifm_counter_read)" [finalwrapup.cpp:56]   --->   Operation 6 'read' 'cifm_counter_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %.preheader.preheader, label %.loopexit" [finalwrapup.cpp:58]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %cifm_counter_read_1, 58" [finalwrapup.cpp:61]   --->   Operation 8 'add' 'add_ln61' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader" [finalwrapup.cpp:61]   --->   Operation 9 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 10 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln61 = icmp eq i6 %j_0, -6" [finalwrapup.cpp:61]   --->   Operation 11 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 58, i64 58, i64 58)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [finalwrapup.cpp:61]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.loopexit.loopexit, label %hls_label_2" [finalwrapup.cpp:61]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [finalwrapup.cpp:62]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalwrapup.cpp:63]   --->   Operation 16 'specpipeline' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cifm_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %cifm)" [finalwrapup.cpp:64]   --->   Operation 17 'read' 'cifm_read' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i512 %cifm_read to i32" [finalwrapup.cpp:64]   --->   Operation 18 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln64 to float" [finalwrapup.cpp:64]   --->   Operation 19 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %j_0 to i64" [finalwrapup.cpp:64]   --->   Operation 20 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln64" [finalwrapup.cpp:64]   --->   Operation 21 'getelementptr' 'ifm_buff0_0_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store float %bitcast_ln64, float* %ifm_buff0_0_addr, align 4" [finalwrapup.cpp:64]   --->   Operation 22 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cifm_a1_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 32, i32 63)" [finalwrapup.cpp:65]   --->   Operation 23 'partselect' 'cifm_a1_load_new6' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %cifm_a1_load_new6 to float" [finalwrapup.cpp:65]   --->   Operation 24 'bitcast' 'bitcast_ln65' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln64" [finalwrapup.cpp:65]   --->   Operation 25 'getelementptr' 'ifm_buff0_1_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "store float %bitcast_ln65, float* %ifm_buff0_1_addr, align 4" [finalwrapup.cpp:65]   --->   Operation 26 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cifm_a2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 64, i32 95)" [finalwrapup.cpp:66]   --->   Operation 27 'partselect' 'cifm_a2_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %cifm_a2_load_new to float" [finalwrapup.cpp:66]   --->   Operation 28 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln64" [finalwrapup.cpp:66]   --->   Operation 29 'getelementptr' 'ifm_buff0_2_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.25ns)   --->   "store float %bitcast_ln66, float* %ifm_buff0_2_addr, align 4" [finalwrapup.cpp:66]   --->   Operation 30 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cifm_a3_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 96, i32 127)" [finalwrapup.cpp:67]   --->   Operation 31 'partselect' 'cifm_a3_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %cifm_a3_load_new to float" [finalwrapup.cpp:67]   --->   Operation 32 'bitcast' 'bitcast_ln67' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ifm_buff0_3_addr = getelementptr [58 x float]* %ifm_buff0_3, i64 0, i64 %zext_ln64" [finalwrapup.cpp:67]   --->   Operation 33 'getelementptr' 'ifm_buff0_3_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "store float %bitcast_ln67, float* %ifm_buff0_3_addr, align 4" [finalwrapup.cpp:67]   --->   Operation 34 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cifm_a4_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 128, i32 159)" [finalwrapup.cpp:68]   --->   Operation 35 'partselect' 'cifm_a4_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %cifm_a4_load_new to float" [finalwrapup.cpp:68]   --->   Operation 36 'bitcast' 'bitcast_ln68' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ifm_buff0_4_addr = getelementptr [58 x float]* %ifm_buff0_4, i64 0, i64 %zext_ln64" [finalwrapup.cpp:68]   --->   Operation 37 'getelementptr' 'ifm_buff0_4_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "store float %bitcast_ln68, float* %ifm_buff0_4_addr, align 4" [finalwrapup.cpp:68]   --->   Operation 38 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cifm_a5_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 160, i32 191)" [finalwrapup.cpp:69]   --->   Operation 39 'partselect' 'cifm_a5_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %cifm_a5_load_new to float" [finalwrapup.cpp:69]   --->   Operation 40 'bitcast' 'bitcast_ln69' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ifm_buff0_5_addr = getelementptr [58 x float]* %ifm_buff0_5, i64 0, i64 %zext_ln64" [finalwrapup.cpp:69]   --->   Operation 41 'getelementptr' 'ifm_buff0_5_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "store float %bitcast_ln69, float* %ifm_buff0_5_addr, align 4" [finalwrapup.cpp:69]   --->   Operation 42 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cifm_a6_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 192, i32 223)" [finalwrapup.cpp:70]   --->   Operation 43 'partselect' 'cifm_a6_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %cifm_a6_load_new to float" [finalwrapup.cpp:70]   --->   Operation 44 'bitcast' 'bitcast_ln70' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ifm_buff0_6_addr = getelementptr [58 x float]* %ifm_buff0_6, i64 0, i64 %zext_ln64" [finalwrapup.cpp:70]   --->   Operation 45 'getelementptr' 'ifm_buff0_6_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "store float %bitcast_ln70, float* %ifm_buff0_6_addr, align 4" [finalwrapup.cpp:70]   --->   Operation 46 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cifm_a7_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 224, i32 255)" [finalwrapup.cpp:71]   --->   Operation 47 'partselect' 'cifm_a7_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %cifm_a7_load_new to float" [finalwrapup.cpp:71]   --->   Operation 48 'bitcast' 'bitcast_ln71' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ifm_buff0_7_addr = getelementptr [58 x float]* %ifm_buff0_7, i64 0, i64 %zext_ln64" [finalwrapup.cpp:71]   --->   Operation 49 'getelementptr' 'ifm_buff0_7_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "store float %bitcast_ln71, float* %ifm_buff0_7_addr, align 4" [finalwrapup.cpp:71]   --->   Operation 50 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cifm_a8_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 256, i32 287)" [finalwrapup.cpp:72]   --->   Operation 51 'partselect' 'cifm_a8_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %cifm_a8_load_new to float" [finalwrapup.cpp:72]   --->   Operation 52 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ifm_buff0_8_addr = getelementptr [58 x float]* %ifm_buff0_8, i64 0, i64 %zext_ln64" [finalwrapup.cpp:72]   --->   Operation 53 'getelementptr' 'ifm_buff0_8_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "store float %bitcast_ln72, float* %ifm_buff0_8_addr, align 4" [finalwrapup.cpp:72]   --->   Operation 54 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%cifm_a9_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 288, i32 319)" [finalwrapup.cpp:73]   --->   Operation 55 'partselect' 'cifm_a9_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %cifm_a9_load_new to float" [finalwrapup.cpp:73]   --->   Operation 56 'bitcast' 'bitcast_ln73' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ifm_buff0_9_addr = getelementptr [58 x float]* %ifm_buff0_9, i64 0, i64 %zext_ln64" [finalwrapup.cpp:73]   --->   Operation 57 'getelementptr' 'ifm_buff0_9_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "store float %bitcast_ln73, float* %ifm_buff0_9_addr, align 4" [finalwrapup.cpp:73]   --->   Operation 58 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%cifm_a10_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 320, i32 351)" [finalwrapup.cpp:74]   --->   Operation 59 'partselect' 'cifm_a10_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %cifm_a10_load_new to float" [finalwrapup.cpp:74]   --->   Operation 60 'bitcast' 'bitcast_ln74' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ifm_buff0_10_addr = getelementptr [58 x float]* %ifm_buff0_10, i64 0, i64 %zext_ln64" [finalwrapup.cpp:74]   --->   Operation 61 'getelementptr' 'ifm_buff0_10_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "store float %bitcast_ln74, float* %ifm_buff0_10_addr, align 4" [finalwrapup.cpp:74]   --->   Operation 62 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%cifm_a11_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 352, i32 383)" [finalwrapup.cpp:75]   --->   Operation 63 'partselect' 'cifm_a11_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %cifm_a11_load_new to float" [finalwrapup.cpp:75]   --->   Operation 64 'bitcast' 'bitcast_ln75' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ifm_buff0_11_addr = getelementptr [58 x float]* %ifm_buff0_11, i64 0, i64 %zext_ln64" [finalwrapup.cpp:75]   --->   Operation 65 'getelementptr' 'ifm_buff0_11_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "store float %bitcast_ln75, float* %ifm_buff0_11_addr, align 4" [finalwrapup.cpp:75]   --->   Operation 66 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%cifm_a12_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 384, i32 415)" [finalwrapup.cpp:76]   --->   Operation 67 'partselect' 'cifm_a12_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %cifm_a12_load_new to float" [finalwrapup.cpp:76]   --->   Operation 68 'bitcast' 'bitcast_ln76' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ifm_buff0_12_addr = getelementptr [58 x float]* %ifm_buff0_12, i64 0, i64 %zext_ln64" [finalwrapup.cpp:76]   --->   Operation 69 'getelementptr' 'ifm_buff0_12_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.25ns)   --->   "store float %bitcast_ln76, float* %ifm_buff0_12_addr, align 4" [finalwrapup.cpp:76]   --->   Operation 70 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%cifm_a13_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 416, i32 447)" [finalwrapup.cpp:77]   --->   Operation 71 'partselect' 'cifm_a13_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %cifm_a13_load_new to float" [finalwrapup.cpp:77]   --->   Operation 72 'bitcast' 'bitcast_ln77' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ifm_buff0_13_addr = getelementptr [58 x float]* %ifm_buff0_13, i64 0, i64 %zext_ln64" [finalwrapup.cpp:77]   --->   Operation 73 'getelementptr' 'ifm_buff0_13_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (3.25ns)   --->   "store float %bitcast_ln77, float* %ifm_buff0_13_addr, align 4" [finalwrapup.cpp:77]   --->   Operation 74 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%cifm_a14_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 448, i32 479)" [finalwrapup.cpp:78]   --->   Operation 75 'partselect' 'cifm_a14_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %cifm_a14_load_new to float" [finalwrapup.cpp:78]   --->   Operation 76 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ifm_buff0_14_addr = getelementptr [58 x float]* %ifm_buff0_14, i64 0, i64 %zext_ln64" [finalwrapup.cpp:78]   --->   Operation 77 'getelementptr' 'ifm_buff0_14_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (3.25ns)   --->   "store float %bitcast_ln78, float* %ifm_buff0_14_addr, align 4" [finalwrapup.cpp:78]   --->   Operation 78 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%cifm_a15_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 480, i32 511)" [finalwrapup.cpp:79]   --->   Operation 79 'partselect' 'cifm_a15_load_new' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %cifm_a15_load_new to float" [finalwrapup.cpp:79]   --->   Operation 80 'bitcast' 'bitcast_ln79' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ifm_buff0_15_addr = getelementptr [58 x float]* %ifm_buff0_15, i64 0, i64 %zext_ln64" [finalwrapup.cpp:79]   --->   Operation 81 'getelementptr' 'ifm_buff0_15_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.25ns)   --->   "store float %bitcast_ln79, float* %ifm_buff0_15_addr, align 4" [finalwrapup.cpp:79]   --->   Operation 82 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [finalwrapup.cpp:81]   --->   Operation 83 'specregionend' 'empty' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [finalwrapup.cpp:61]   --->   Operation 84 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 85 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (enable_read)> <Delay = 1.76>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%cifm_counter_1 = phi i32 [ %cifm_counter_read_1, %0 ], [ %add_ln61, %.loopexit.loopexit ]" [finalwrapup.cpp:56]   --->   Operation 86 'phi' 'cifm_counter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "ret i32 %cifm_counter_1" [finalwrapup.cpp:84]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'cifm_counter_read' (finalwrapup.cpp:56) [22]  (0 ns)
	'add' operation ('add_ln61', finalwrapup.cpp:61) [25]  (2.55 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', finalwrapup.cpp:61) [28]  (0 ns)
	'getelementptr' operation ('ifm_buff0_0_addr', finalwrapup.cpp:64) [40]  (0 ns)
	'store' operation ('store_ln64', finalwrapup.cpp:64) of variable 'bitcast_ln64', finalwrapup.cpp:64 on array 'ifm_buff0_0' [41]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cifm_counter_1', finalwrapup.cpp:56) with incoming values : ('cifm_counter', finalwrapup.cpp:56) ('add_ln61', finalwrapup.cpp:61) [107]  (1.77 ns)
	'phi' operation ('cifm_counter_1', finalwrapup.cpp:56) with incoming values : ('cifm_counter', finalwrapup.cpp:56) ('add_ln61', finalwrapup.cpp:61) [107]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
