(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (and (xor (and true bool_3) (bvslt #x6499c218  bv_2)) (bvule (bvadd bv_4 bv_0) (bvshl #xd1d127db  #x336d33c7 ))))
(assert (xor (=> (bvslt bv_2 bv_4) (bvsgt #x8f3119d3  bv_4)) (bvuge (bvxnor #x8aacce27  #xfdfdecab ) (bvurem #xffb954e5  #x14a481d7 ))))
(assert (or (bvsle (bvxnor bv_0 bv_3) (bvudiv #x68edc357  #xa6eff99c )) (bvuge (bvadd #x893603f1  bv_4) (bvshl #x7384e5b7  bv_1))))
(assert (and (bvslt (bvsmod bv_0 bv_3) (bvmul bv_2 #x3f875fbc )) (bvsle (bvsub #x5093287f  #x797c4703 ) (bvlshr bv_4 bv_4))))
(assert (not (bvuge (bvand #x31b6d5b5  #xa9208722 ) (bvsmod bv_0 #xb94a436e ))))
(check-sat)
(exit)
