$date
	Tue Aug 27 14:30:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$var wire 1 ! yy $end
$var reg 4 " ii [0:3] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module newmux $end
$var wire 4 % i [0:3] $end
$var wire 1 # j0 $end
$var wire 1 $ j1 $end
$var wire 1 & t1 $end
$var wire 1 ' t0 $end
$var wire 1 ! o $end
$scope module mux2_0 $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 $ j $end
$var wire 1 ' o $end
$upscope $end
$scope module mux2_1 $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$var wire 1 $ j $end
$var wire 1 & o $end
$upscope $end
$scope module mux2_2 $end
$var wire 1 ' i0 $end
$var wire 1 & i1 $end
$var wire 1 # j $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
1(
1'
0&
b1000 %
0$
0#
b1000 "
1!
$end
#5
0(
1)
1$
b100 "
b100 %
#10
0'
1&
1!
0)
1*
0$
1#
b10 "
b10 %
#15
0*
1+
1$
b1 "
b1 %
#20
