{
    "eid": "2-s2.0-84938377728",
    "title": "A design of asynchronous control circuits based on SDI model",
    "cover-date": "2014-01-01",
    "subject-areas": [],
    "keywords": [
        "Asynchronous control circuits",
        "Logic synthesis",
        "Scalable-Delay-Insensitive model (SDI model)",
        "Signal Transition Graph (STG)"
    ],
    "authors": [
        "Pitchayapatchaya Srikram"
    ],
    "citedby-count": 1,
    "ref-count": 11,
    "ref-list": [
        "TITAC-2: An asynchronous 32-bit microprocessor based on scalable-delay-insensitive model",
        "Proceedings of International Symposium on Future of Intellectual Integrated Electronics",
        "Relative timing",
        "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications",
        "Asynchronous Design Methodologies: An Overview",
        "Synthesis of Self-timed VLSI Circuits from Graph-Theoretic Specifications",
        "Evaluation of delay variation in asynchronous circuits based on the scalable-delay-insensitive model",
        "On the CSC property of Signal Transition Graph specifications for asynchronous circuit design",
        "Direct synthesis of hazard-free asynchronous circuits from STGs based on lock relation and MG-decomposition approach",
        "Optimized Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications",
        "Proceedings of the European Conference on Design Automation"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}