<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;hls/.apc/top.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 361.645 ; gain = 13.375 ; free physical = 464 ; free virtual = 10464" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 361.645 ; gain = 13.375 ; free physical = 456 ; free virtual = 10464" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 361.934 ; gain = 13.664 ; free physical = 437 ; free virtual = 10455" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 361.934 ; gain = 13.664 ; free physical = 431 ; free virtual = 10451" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 489.930 ; gain = 141.660 ; free physical = 402 ; free virtual = 10428" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 489.930 ; gain = 141.660 ; free physical = 399 ; free virtual = 10426" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;top&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;top&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;read_A&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;write_res&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 21.98 seconds; current allocated memory: 78.026 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.08 seconds; current allocated memory: 78.356 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;top&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_data_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_user_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_last_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_id_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/INPUT_STREAM_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_data_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_user_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_last_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_id_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;top/OUTPUT_STREAM_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;top&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="375" content="Global array &apos;top_stream_stream_s&apos; will not be exposed as RTL port." tag=""/>
	<Message prefix="[SYN 201-210]" severity="INFO" keynum="402" content="Renamed object name &apos;top_top_stream_stream_s&apos; to &apos;top_top_stream_stbkb&apos; due to the length limit 20" tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;return&apos; to AXI-Lite port CONTROL_BUS." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;top&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.12 seconds; current allocated memory: 79.891 MB." tag=""/>
	<Message prefix="[RTMG 210-279]" severity="INFO" keynum="RTMG_279_1793" content="Implementing memory &apos;top_top_stream_stbkb_rom&apos; using distributed ROMs." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="INFO" keynum="RTMG_278_1790" content="Implementing memory &apos;top_input_ram (RAM)&apos; using block RAMs." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 489.930 ; gain = 141.660 ; free physical = 384 ; free virtual = 10421" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for top." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for top." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for top." tag=""/>
	<Message prefix="[HLS 200-112]" severity="INFO" keynum="472" content="Total elapsed time: 23.15 seconds; peak allocated memory: 79.891 MB." tag=""/>
</Messages>
