Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jun 23 15:24:45 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JB<1>_IBUF
   JB<2>_IBUF
   JB<3>_IBUF
   JB<4>_IBUF
   JB<5>_IBUF
   JB<6>_IBUF
   JB<7>_IBUF
   sw_IBUF


