// Seed: 4111600641
macromodule module_0 (
    output wor id_0
    , id_4,
    input supply1 id_1,
    input tri id_2
);
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4
);
  assign id_4 = 1 == (id_0);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.type_6 = 0;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
