{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732610297902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732610297927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 09:38:16 2024 " "Processing started: Tue Nov 26 09:38:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732610297927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732610297927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verin -c verin " "Command: quartus_sta verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732610297927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1732610298711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732610302960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732610302960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610303084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610303084 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732610303928 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610304300 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1732610304300 ""}
{ "Info" "ISTA_SDC_FOUND" "SOPC_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SOPC_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732610304439 ""}
{ "Info" "ISTA_SDC_FOUND" "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732610304496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|clk_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304595 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304603 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304603 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Node: SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] is being clocked by SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610304603 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610304603 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0|clk_100"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610304736 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610304736 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610304736 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1732610304736 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732610304743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732610304826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.730 " "Worst-case setup slack is 41.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.730               0.000 altera_reserved_tck  " "   41.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610304949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610304982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610304982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.166 " "Worst-case recovery slack is 48.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.166               0.000 altera_reserved_tck  " "   48.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610305007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 altera_reserved_tck  " "    1.061               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610305032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.581 " "Worst-case minimum pulse width slack is 49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 altera_reserved_tck  " "   49.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610305048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610305048 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.345 ns " "Worst Case Available Settling Time: 197.345 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610305237 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732610305237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732610305254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732610305336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732610307458 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308110 "|bloc_gestion_verin|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308110 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|clk_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Node: SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] is being clocked by SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610308119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610308119 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0|clk_100"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610308127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610308127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610308127 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1732610308127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.675 " "Worst-case setup slack is 42.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.675               0.000 altera_reserved_tck  " "   42.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610308201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610308222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.390 " "Worst-case recovery slack is 48.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.390               0.000 altera_reserved_tck  " "   48.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610308237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.957 " "Worst-case removal slack is 0.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 altera_reserved_tck  " "    0.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610308254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.550 " "Worst-case minimum pulse width slack is 49.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.550               0.000 altera_reserved_tck  " "   49.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610308275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610308275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.631 ns " "Worst Case Available Settling Time: 197.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610308463 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732610308463 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732610308496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|clk_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[3\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Node: SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[2\] is being clocked by SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610309065 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1732610309065 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0|clk_100"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610309086 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610309086 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610309086 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1732610309086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.342 " "Worst-case setup slack is 45.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.342               0.000 altera_reserved_tck  " "   45.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610309116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610309149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.128 " "Worst-case recovery slack is 49.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.128               0.000 altera_reserved_tck  " "   49.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610309174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 altera_reserved_tck  " "    0.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610309199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.468 " "Worst-case minimum pulse width slack is 49.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732610309215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732610309215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.540 ns " "Worst Case Available Settling Time: 198.540 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732610309425 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732610309425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732610310378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732610310379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732610310779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 09:38:30 2024 " "Processing ended: Tue Nov 26 09:38:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732610310779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732610310779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732610310779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732610310779 ""}
