{"vcs1":{"timestamp_begin":1741168647.965660527, "rt":4.99, "ut":4.68, "st":0.24}}
{"vcselab":{"timestamp_begin":1741168653.037043146, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1741168653.362263482, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741168647.653176018}
{"VCS_COMP_START_TIME": 1741168647.653176018}
{"VCS_COMP_END_TIME": 1741168653.665174976}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 351524}}
{"vcselab": {"peak_mem": 158232}}
