Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  6 18:00:05 2019
| Host         : phoenix8899 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file TrigTop_control_sets_placed.rpt
| Design       : TrigTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            9 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      | rst_IBUF                         |                1 |              1 |
|  clk_IBUF_BUFG |                      |                                  |                2 |              4 |
|  clk_IBUF_BUFG | nolabel_line31/E[0]  | T1/cos_theta[7]_i_2_n_0          |                9 |             20 |
|  clk_IBUF_BUFG | nolabel_line31/count | nolabel_line31/count[31]_i_1_n_0 |                8 |             31 |
+----------------+----------------------+----------------------------------+------------------+----------------+


