
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006810  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406810  00406810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20400000  00406818  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000198  2040088c  004070a4  0002088c  2**2
                  ALLOC
  4 .stack        00002004  20400a24  0040723c  0002088c  2**0
                  ALLOC
  5 .heap         00000200  20402a28  00409240  0002088c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ba  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009552  00000000  00000000  00020913  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000142c  00000000  00000000  00029e65  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006300  00000000  00000000  0002b291  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  00031591  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00032001  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d02f  00000000  00000000  000329b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008ca9  00000000  00000000  0004f9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a9ac  00000000  00000000  00058689  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000359c  00000000  00000000  000e3038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402a28 	.word	0x20402a28
  400004:	00401119 	.word	0x00401119
  400008:	004011c9 	.word	0x004011c9
  40000c:	004011c9 	.word	0x004011c9
  400010:	004011c9 	.word	0x004011c9
  400014:	004011c9 	.word	0x004011c9
  400018:	004011c9 	.word	0x004011c9
	...
  40002c:	004011c9 	.word	0x004011c9
  400030:	004011c9 	.word	0x004011c9
  400034:	00000000 	.word	0x00000000
  400038:	004011c9 	.word	0x004011c9
  40003c:	004011c9 	.word	0x004011c9
  400040:	004011c9 	.word	0x004011c9
  400044:	004011c9 	.word	0x004011c9
  400048:	004011c9 	.word	0x004011c9
  40004c:	004011c9 	.word	0x004011c9
  400050:	004011c9 	.word	0x004011c9
  400054:	004011c9 	.word	0x004011c9
  400058:	004011c9 	.word	0x004011c9
  40005c:	004011c9 	.word	0x004011c9
  400060:	004011c9 	.word	0x004011c9
  400064:	00000000 	.word	0x00000000
  400068:	004009c1 	.word	0x004009c1
  40006c:	004009d9 	.word	0x004009d9
  400070:	004009f1 	.word	0x004009f1
  400074:	004011c9 	.word	0x004011c9
  400078:	004017d5 	.word	0x004017d5
  40007c:	004011c9 	.word	0x004011c9
  400080:	00400a09 	.word	0x00400a09
  400084:	00400a21 	.word	0x00400a21
  400088:	004011c9 	.word	0x004011c9
  40008c:	004011c9 	.word	0x004011c9
  400090:	004011c9 	.word	0x004011c9
  400094:	004011c9 	.word	0x004011c9
  400098:	004011c9 	.word	0x004011c9
  40009c:	004011c9 	.word	0x004011c9
  4000a0:	004011c9 	.word	0x004011c9
  4000a4:	004011c9 	.word	0x004011c9
  4000a8:	004011c9 	.word	0x004011c9
  4000ac:	004011c9 	.word	0x004011c9
  4000b0:	004011c9 	.word	0x004011c9
  4000b4:	004011c9 	.word	0x004011c9
  4000b8:	004011c9 	.word	0x004011c9
  4000bc:	004011c9 	.word	0x004011c9
  4000c0:	004011c9 	.word	0x004011c9
  4000c4:	004011c9 	.word	0x004011c9
  4000c8:	004011c9 	.word	0x004011c9
  4000cc:	004011c9 	.word	0x004011c9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004011c9 	.word	0x004011c9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004011c9 	.word	0x004011c9
  4000e0:	004011c9 	.word	0x004011c9
  4000e4:	004011c9 	.word	0x004011c9
  4000e8:	004011c9 	.word	0x004011c9
  4000ec:	004011c9 	.word	0x004011c9
  4000f0:	004011c9 	.word	0x004011c9
  4000f4:	004011c9 	.word	0x004011c9
  4000f8:	004011c9 	.word	0x004011c9
  4000fc:	004011c9 	.word	0x004011c9
  400100:	004011c9 	.word	0x004011c9
  400104:	004011c9 	.word	0x004011c9
  400108:	004011c9 	.word	0x004011c9
  40010c:	004011c9 	.word	0x004011c9
  400110:	004011c9 	.word	0x004011c9
	...
  400120:	004011c9 	.word	0x004011c9
  400124:	004011c9 	.word	0x004011c9
  400128:	004011c9 	.word	0x004011c9
  40012c:	004011c9 	.word	0x004011c9
  400130:	004011c9 	.word	0x004011c9
  400134:	00000000 	.word	0x00000000
  400138:	004011c9 	.word	0x004011c9
  40013c:	004011c9 	.word	0x004011c9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040088c 	.word	0x2040088c
  40015c:	00000000 	.word	0x00000000
  400160:	00406818 	.word	0x00406818

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400890 	.word	0x20400890
  400190:	00406818 	.word	0x00406818
  400194:	00406818 	.word	0x00406818
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400b39 	.word	0x00400b39
  40021c:	00400ba5 	.word	0x00400ba5
  400220:	00400c15 	.word	0x00400c15

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400b71 	.word	0x00400b71
  400290:	00400c8d 	.word	0x00400c8d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400ca9 	.word	0x00400ca9
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400cc5 	.word	0x00400cc5
  400408:	00400ce1 	.word	0x00400ce1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	0040133d 	.word	0x0040133d
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400a39 	.word	0x00400a39
  40050c:	00400ab5 	.word	0x00400ab5
  400510:	004011d1 	.word	0x004011d1
  400514:	00400489 	.word	0x00400489

00400518 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400518:	b480      	push	{r7}
  40051a:	b085      	sub	sp, #20
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	2b00      	cmp	r3, #0
  400528:	d003      	beq.n	400532 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40052a:	68fb      	ldr	r3, [r7, #12]
  40052c:	68ba      	ldr	r2, [r7, #8]
  40052e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400530:	e002      	b.n	400538 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400532:	68fb      	ldr	r3, [r7, #12]
  400534:	68ba      	ldr	r2, [r7, #8]
  400536:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400538:	bf00      	nop
  40053a:	3714      	adds	r7, #20
  40053c:	46bd      	mov	sp, r7
  40053e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400542:	4770      	bx	lr

00400544 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400544:	b480      	push	{r7}
  400546:	b083      	sub	sp, #12
  400548:	af00      	add	r7, sp, #0
  40054a:	6078      	str	r0, [r7, #4]
  40054c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	683a      	ldr	r2, [r7, #0]
  400552:	631a      	str	r2, [r3, #48]	; 0x30
}
  400554:	bf00      	nop
  400556:	370c      	adds	r7, #12
  400558:	46bd      	mov	sp, r7
  40055a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055e:	4770      	bx	lr

00400560 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400560:	b480      	push	{r7}
  400562:	b083      	sub	sp, #12
  400564:	af00      	add	r7, sp, #0
  400566:	6078      	str	r0, [r7, #4]
  400568:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40056a:	687b      	ldr	r3, [r7, #4]
  40056c:	683a      	ldr	r2, [r7, #0]
  40056e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400570:	bf00      	nop
  400572:	370c      	adds	r7, #12
  400574:	46bd      	mov	sp, r7
  400576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057a:	4770      	bx	lr

0040057c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40057c:	b480      	push	{r7}
  40057e:	b087      	sub	sp, #28
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40058e:	68bb      	ldr	r3, [r7, #8]
  400590:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400594:	d04a      	beq.n	40062c <pio_set_peripheral+0xb0>
  400596:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40059a:	d808      	bhi.n	4005ae <pio_set_peripheral+0x32>
  40059c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005a0:	d016      	beq.n	4005d0 <pio_set_peripheral+0x54>
  4005a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005a6:	d02c      	beq.n	400602 <pio_set_peripheral+0x86>
  4005a8:	2b00      	cmp	r3, #0
  4005aa:	d069      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ac:	e064      	b.n	400678 <pio_set_peripheral+0xfc>
  4005ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b2:	d065      	beq.n	400680 <pio_set_peripheral+0x104>
  4005b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b8:	d803      	bhi.n	4005c2 <pio_set_peripheral+0x46>
  4005ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005be:	d04a      	beq.n	400656 <pio_set_peripheral+0xda>
  4005c0:	e05a      	b.n	400678 <pio_set_peripheral+0xfc>
  4005c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005c6:	d05b      	beq.n	400680 <pio_set_peripheral+0x104>
  4005c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005cc:	d058      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ce:	e053      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005d0:	68fb      	ldr	r3, [r7, #12]
  4005d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005da:	687b      	ldr	r3, [r7, #4]
  4005dc:	43d9      	mvns	r1, r3
  4005de:	697b      	ldr	r3, [r7, #20]
  4005e0:	400b      	ands	r3, r1
  4005e2:	401a      	ands	r2, r3
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005ec:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	43d9      	mvns	r1, r3
  4005f6:	697b      	ldr	r3, [r7, #20]
  4005f8:	400b      	ands	r3, r1
  4005fa:	401a      	ands	r2, r3
  4005fc:	68fb      	ldr	r3, [r7, #12]
  4005fe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400600:	e03a      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400606:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400608:	687a      	ldr	r2, [r7, #4]
  40060a:	697b      	ldr	r3, [r7, #20]
  40060c:	431a      	orrs	r2, r3
  40060e:	68fb      	ldr	r3, [r7, #12]
  400610:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	43d9      	mvns	r1, r3
  400620:	697b      	ldr	r3, [r7, #20]
  400622:	400b      	ands	r3, r1
  400624:	401a      	ands	r2, r3
  400626:	68fb      	ldr	r3, [r7, #12]
  400628:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40062a:	e025      	b.n	400678 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400630:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400636:	687b      	ldr	r3, [r7, #4]
  400638:	43d9      	mvns	r1, r3
  40063a:	697b      	ldr	r3, [r7, #20]
  40063c:	400b      	ands	r3, r1
  40063e:	401a      	ands	r2, r3
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400648:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	431a      	orrs	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400654:	e010      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40065a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40065c:	687a      	ldr	r2, [r7, #4]
  40065e:	697b      	ldr	r3, [r7, #20]
  400660:	431a      	orrs	r2, r3
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400676:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	605a      	str	r2, [r3, #4]
  40067e:	e000      	b.n	400682 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400680:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400682:	371c      	adds	r7, #28
  400684:	46bd      	mov	sp, r7
  400686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068a:	4770      	bx	lr

0040068c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40068c:	b580      	push	{r7, lr}
  40068e:	b084      	sub	sp, #16
  400690:	af00      	add	r7, sp, #0
  400692:	60f8      	str	r0, [r7, #12]
  400694:	60b9      	str	r1, [r7, #8]
  400696:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b19      	ldr	r3, [pc, #100]	; (400704 <pio_set_input+0x78>)
  40069e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006a0:	687b      	ldr	r3, [r7, #4]
  4006a2:	f003 0301 	and.w	r3, r3, #1
  4006a6:	461a      	mov	r2, r3
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b16      	ldr	r3, [pc, #88]	; (400708 <pio_set_input+0x7c>)
  4006ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 030a 	and.w	r3, r3, #10
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	621a      	str	r2, [r3, #32]
  4006c0:	e002      	b.n	4006c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	f003 0302 	and.w	r3, r3, #2
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d004      	beq.n	4006dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006da:	e008      	b.n	4006ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	f003 0308 	and.w	r3, r3, #8
  4006e2:	2b00      	cmp	r3, #0
  4006e4:	d003      	beq.n	4006ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	68ba      	ldr	r2, [r7, #8]
  4006ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006ee:	68fb      	ldr	r3, [r7, #12]
  4006f0:	68ba      	ldr	r2, [r7, #8]
  4006f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	68ba      	ldr	r2, [r7, #8]
  4006f8:	601a      	str	r2, [r3, #0]
}
  4006fa:	bf00      	nop
  4006fc:	3710      	adds	r7, #16
  4006fe:	46bd      	mov	sp, r7
  400700:	bd80      	pop	{r7, pc}
  400702:	bf00      	nop
  400704:	00400821 	.word	0x00400821
  400708:	00400519 	.word	0x00400519

0040070c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40070c:	b580      	push	{r7, lr}
  40070e:	b084      	sub	sp, #16
  400710:	af00      	add	r7, sp, #0
  400712:	60f8      	str	r0, [r7, #12]
  400714:	60b9      	str	r1, [r7, #8]
  400716:	607a      	str	r2, [r7, #4]
  400718:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40071a:	68b9      	ldr	r1, [r7, #8]
  40071c:	68f8      	ldr	r0, [r7, #12]
  40071e:	4b12      	ldr	r3, [pc, #72]	; (400768 <pio_set_output+0x5c>)
  400720:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400722:	69ba      	ldr	r2, [r7, #24]
  400724:	68b9      	ldr	r1, [r7, #8]
  400726:	68f8      	ldr	r0, [r7, #12]
  400728:	4b10      	ldr	r3, [pc, #64]	; (40076c <pio_set_output+0x60>)
  40072a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40072c:	683b      	ldr	r3, [r7, #0]
  40072e:	2b00      	cmp	r3, #0
  400730:	d003      	beq.n	40073a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	651a      	str	r2, [r3, #80]	; 0x50
  400738:	e002      	b.n	400740 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	68ba      	ldr	r2, [r7, #8]
  40073e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	2b00      	cmp	r3, #0
  400744:	d003      	beq.n	40074e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	68ba      	ldr	r2, [r7, #8]
  40074a:	631a      	str	r2, [r3, #48]	; 0x30
  40074c:	e002      	b.n	400754 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	68ba      	ldr	r2, [r7, #8]
  400752:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400754:	68fb      	ldr	r3, [r7, #12]
  400756:	68ba      	ldr	r2, [r7, #8]
  400758:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40075a:	68fb      	ldr	r3, [r7, #12]
  40075c:	68ba      	ldr	r2, [r7, #8]
  40075e:	601a      	str	r2, [r3, #0]
}
  400760:	bf00      	nop
  400762:	3710      	adds	r7, #16
  400764:	46bd      	mov	sp, r7
  400766:	bd80      	pop	{r7, pc}
  400768:	00400821 	.word	0x00400821
  40076c:	00400519 	.word	0x00400519

00400770 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400770:	b480      	push	{r7}
  400772:	b083      	sub	sp, #12
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
  400778:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40077a:	687b      	ldr	r3, [r7, #4]
  40077c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40077e:	683b      	ldr	r3, [r7, #0]
  400780:	4013      	ands	r3, r2
  400782:	2b00      	cmp	r3, #0
  400784:	d101      	bne.n	40078a <pio_get_output_data_status+0x1a>
		return 0;
  400786:	2300      	movs	r3, #0
  400788:	e000      	b.n	40078c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40078a:	2301      	movs	r3, #1
	}
}
  40078c:	4618      	mov	r0, r3
  40078e:	370c      	adds	r7, #12
  400790:	46bd      	mov	sp, r7
  400792:	f85d 7b04 	ldr.w	r7, [sp], #4
  400796:	4770      	bx	lr

00400798 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400798:	b480      	push	{r7}
  40079a:	b085      	sub	sp, #20
  40079c:	af00      	add	r7, sp, #0
  40079e:	60f8      	str	r0, [r7, #12]
  4007a0:	60b9      	str	r1, [r7, #8]
  4007a2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007a4:	687b      	ldr	r3, [r7, #4]
  4007a6:	f003 0310 	and.w	r3, r3, #16
  4007aa:	2b00      	cmp	r3, #0
  4007ac:	d020      	beq.n	4007f0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007b6:	687b      	ldr	r3, [r7, #4]
  4007b8:	f003 0320 	and.w	r3, r3, #32
  4007bc:	2b00      	cmp	r3, #0
  4007be:	d004      	beq.n	4007ca <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007c0:	68fb      	ldr	r3, [r7, #12]
  4007c2:	68ba      	ldr	r2, [r7, #8]
  4007c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007c8:	e003      	b.n	4007d2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007ca:	68fb      	ldr	r3, [r7, #12]
  4007cc:	68ba      	ldr	r2, [r7, #8]
  4007ce:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007d2:	687b      	ldr	r3, [r7, #4]
  4007d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007d8:	2b00      	cmp	r3, #0
  4007da:	d004      	beq.n	4007e6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007dc:	68fb      	ldr	r3, [r7, #12]
  4007de:	68ba      	ldr	r2, [r7, #8]
  4007e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007e4:	e008      	b.n	4007f8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007ee:	e003      	b.n	4007f8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4007f0:	68fb      	ldr	r3, [r7, #12]
  4007f2:	68ba      	ldr	r2, [r7, #8]
  4007f4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4007f8:	bf00      	nop
  4007fa:	3714      	adds	r7, #20
  4007fc:	46bd      	mov	sp, r7
  4007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400802:	4770      	bx	lr

00400804 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400804:	b480      	push	{r7}
  400806:	b083      	sub	sp, #12
  400808:	af00      	add	r7, sp, #0
  40080a:	6078      	str	r0, [r7, #4]
  40080c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40080e:	687b      	ldr	r3, [r7, #4]
  400810:	683a      	ldr	r2, [r7, #0]
  400812:	641a      	str	r2, [r3, #64]	; 0x40
}
  400814:	bf00      	nop
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40081e:	4770      	bx	lr

00400820 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400820:	b480      	push	{r7}
  400822:	b083      	sub	sp, #12
  400824:	af00      	add	r7, sp, #0
  400826:	6078      	str	r0, [r7, #4]
  400828:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40082a:	687b      	ldr	r3, [r7, #4]
  40082c:	683a      	ldr	r2, [r7, #0]
  40082e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400830:	bf00      	nop
  400832:	370c      	adds	r7, #12
  400834:	46bd      	mov	sp, r7
  400836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40083a:	4770      	bx	lr

0040083c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40083c:	b480      	push	{r7}
  40083e:	b083      	sub	sp, #12
  400840:	af00      	add	r7, sp, #0
  400842:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400844:	687b      	ldr	r3, [r7, #4]
  400846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400848:	4618      	mov	r0, r3
  40084a:	370c      	adds	r7, #12
  40084c:	46bd      	mov	sp, r7
  40084e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400852:	4770      	bx	lr

00400854 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400854:	b480      	push	{r7}
  400856:	b083      	sub	sp, #12
  400858:	af00      	add	r7, sp, #0
  40085a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40085c:	687b      	ldr	r3, [r7, #4]
  40085e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400860:	4618      	mov	r0, r3
  400862:	370c      	adds	r7, #12
  400864:	46bd      	mov	sp, r7
  400866:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086a:	4770      	bx	lr

0040086c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40086c:	b580      	push	{r7, lr}
  40086e:	b084      	sub	sp, #16
  400870:	af00      	add	r7, sp, #0
  400872:	6078      	str	r0, [r7, #4]
  400874:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400876:	6878      	ldr	r0, [r7, #4]
  400878:	4b26      	ldr	r3, [pc, #152]	; (400914 <pio_handler_process+0xa8>)
  40087a:	4798      	blx	r3
  40087c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40087e:	6878      	ldr	r0, [r7, #4]
  400880:	4b25      	ldr	r3, [pc, #148]	; (400918 <pio_handler_process+0xac>)
  400882:	4798      	blx	r3
  400884:	4602      	mov	r2, r0
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	4013      	ands	r3, r2
  40088a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	2b00      	cmp	r3, #0
  400890:	d03c      	beq.n	40090c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400892:	2300      	movs	r3, #0
  400894:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400896:	e034      	b.n	400902 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400898:	4a20      	ldr	r2, [pc, #128]	; (40091c <pio_handler_process+0xb0>)
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	011b      	lsls	r3, r3, #4
  40089e:	4413      	add	r3, r2
  4008a0:	681a      	ldr	r2, [r3, #0]
  4008a2:	683b      	ldr	r3, [r7, #0]
  4008a4:	429a      	cmp	r2, r3
  4008a6:	d126      	bne.n	4008f6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008a8:	4a1c      	ldr	r2, [pc, #112]	; (40091c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	3304      	adds	r3, #4
  4008b2:	681a      	ldr	r2, [r3, #0]
  4008b4:	68fb      	ldr	r3, [r7, #12]
  4008b6:	4013      	ands	r3, r2
  4008b8:	2b00      	cmp	r3, #0
  4008ba:	d01c      	beq.n	4008f6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008bc:	4a17      	ldr	r2, [pc, #92]	; (40091c <pio_handler_process+0xb0>)
  4008be:	68bb      	ldr	r3, [r7, #8]
  4008c0:	011b      	lsls	r3, r3, #4
  4008c2:	4413      	add	r3, r2
  4008c4:	330c      	adds	r3, #12
  4008c6:	681b      	ldr	r3, [r3, #0]
  4008c8:	4914      	ldr	r1, [pc, #80]	; (40091c <pio_handler_process+0xb0>)
  4008ca:	68ba      	ldr	r2, [r7, #8]
  4008cc:	0112      	lsls	r2, r2, #4
  4008ce:	440a      	add	r2, r1
  4008d0:	6810      	ldr	r0, [r2, #0]
  4008d2:	4912      	ldr	r1, [pc, #72]	; (40091c <pio_handler_process+0xb0>)
  4008d4:	68ba      	ldr	r2, [r7, #8]
  4008d6:	0112      	lsls	r2, r2, #4
  4008d8:	440a      	add	r2, r1
  4008da:	3204      	adds	r2, #4
  4008dc:	6812      	ldr	r2, [r2, #0]
  4008de:	4611      	mov	r1, r2
  4008e0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008e2:	4a0e      	ldr	r2, [pc, #56]	; (40091c <pio_handler_process+0xb0>)
  4008e4:	68bb      	ldr	r3, [r7, #8]
  4008e6:	011b      	lsls	r3, r3, #4
  4008e8:	4413      	add	r3, r2
  4008ea:	3304      	adds	r3, #4
  4008ec:	681b      	ldr	r3, [r3, #0]
  4008ee:	43db      	mvns	r3, r3
  4008f0:	68fa      	ldr	r2, [r7, #12]
  4008f2:	4013      	ands	r3, r2
  4008f4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008f6:	68bb      	ldr	r3, [r7, #8]
  4008f8:	3301      	adds	r3, #1
  4008fa:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008fc:	68bb      	ldr	r3, [r7, #8]
  4008fe:	2b06      	cmp	r3, #6
  400900:	d803      	bhi.n	40090a <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400902:	68fb      	ldr	r3, [r7, #12]
  400904:	2b00      	cmp	r3, #0
  400906:	d1c7      	bne.n	400898 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400908:	e000      	b.n	40090c <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  40090a:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40090c:	bf00      	nop
  40090e:	3710      	adds	r7, #16
  400910:	46bd      	mov	sp, r7
  400912:	bd80      	pop	{r7, pc}
  400914:	0040083d 	.word	0x0040083d
  400918:	00400855 	.word	0x00400855
  40091c:	204008a8 	.word	0x204008a8

00400920 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400920:	b580      	push	{r7, lr}
  400922:	b086      	sub	sp, #24
  400924:	af00      	add	r7, sp, #0
  400926:	60f8      	str	r0, [r7, #12]
  400928:	60b9      	str	r1, [r7, #8]
  40092a:	607a      	str	r2, [r7, #4]
  40092c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40092e:	4b21      	ldr	r3, [pc, #132]	; (4009b4 <pio_handler_set+0x94>)
  400930:	681b      	ldr	r3, [r3, #0]
  400932:	2b06      	cmp	r3, #6
  400934:	d901      	bls.n	40093a <pio_handler_set+0x1a>
		return 1;
  400936:	2301      	movs	r3, #1
  400938:	e038      	b.n	4009ac <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40093a:	2300      	movs	r3, #0
  40093c:	75fb      	strb	r3, [r7, #23]
  40093e:	e011      	b.n	400964 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400940:	7dfb      	ldrb	r3, [r7, #23]
  400942:	011b      	lsls	r3, r3, #4
  400944:	4a1c      	ldr	r2, [pc, #112]	; (4009b8 <pio_handler_set+0x98>)
  400946:	4413      	add	r3, r2
  400948:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40094a:	693b      	ldr	r3, [r7, #16]
  40094c:	681a      	ldr	r2, [r3, #0]
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	429a      	cmp	r2, r3
  400952:	d104      	bne.n	40095e <pio_handler_set+0x3e>
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	685a      	ldr	r2, [r3, #4]
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	429a      	cmp	r2, r3
  40095c:	d008      	beq.n	400970 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40095e:	7dfb      	ldrb	r3, [r7, #23]
  400960:	3301      	adds	r3, #1
  400962:	75fb      	strb	r3, [r7, #23]
  400964:	7dfa      	ldrb	r2, [r7, #23]
  400966:	4b13      	ldr	r3, [pc, #76]	; (4009b4 <pio_handler_set+0x94>)
  400968:	681b      	ldr	r3, [r3, #0]
  40096a:	429a      	cmp	r2, r3
  40096c:	d9e8      	bls.n	400940 <pio_handler_set+0x20>
  40096e:	e000      	b.n	400972 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400970:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400972:	693b      	ldr	r3, [r7, #16]
  400974:	68ba      	ldr	r2, [r7, #8]
  400976:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	687a      	ldr	r2, [r7, #4]
  40097c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40097e:	693b      	ldr	r3, [r7, #16]
  400980:	683a      	ldr	r2, [r7, #0]
  400982:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400984:	693b      	ldr	r3, [r7, #16]
  400986:	6a3a      	ldr	r2, [r7, #32]
  400988:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40098a:	7dfa      	ldrb	r2, [r7, #23]
  40098c:	4b09      	ldr	r3, [pc, #36]	; (4009b4 <pio_handler_set+0x94>)
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	3301      	adds	r3, #1
  400992:	429a      	cmp	r2, r3
  400994:	d104      	bne.n	4009a0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400996:	4b07      	ldr	r3, [pc, #28]	; (4009b4 <pio_handler_set+0x94>)
  400998:	681b      	ldr	r3, [r3, #0]
  40099a:	3301      	adds	r3, #1
  40099c:	4a05      	ldr	r2, [pc, #20]	; (4009b4 <pio_handler_set+0x94>)
  40099e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009a0:	683a      	ldr	r2, [r7, #0]
  4009a2:	6879      	ldr	r1, [r7, #4]
  4009a4:	68f8      	ldr	r0, [r7, #12]
  4009a6:	4b05      	ldr	r3, [pc, #20]	; (4009bc <pio_handler_set+0x9c>)
  4009a8:	4798      	blx	r3

	return 0;
  4009aa:	2300      	movs	r3, #0
}
  4009ac:	4618      	mov	r0, r3
  4009ae:	3718      	adds	r7, #24
  4009b0:	46bd      	mov	sp, r7
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	20400918 	.word	0x20400918
  4009b8:	204008a8 	.word	0x204008a8
  4009bc:	00400799 	.word	0x00400799

004009c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009c4:	210a      	movs	r1, #10
  4009c6:	4802      	ldr	r0, [pc, #8]	; (4009d0 <PIOA_Handler+0x10>)
  4009c8:	4b02      	ldr	r3, [pc, #8]	; (4009d4 <PIOA_Handler+0x14>)
  4009ca:	4798      	blx	r3
}
  4009cc:	bf00      	nop
  4009ce:	bd80      	pop	{r7, pc}
  4009d0:	400e0e00 	.word	0x400e0e00
  4009d4:	0040086d 	.word	0x0040086d

004009d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009d8:	b580      	push	{r7, lr}
  4009da:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009dc:	210b      	movs	r1, #11
  4009de:	4802      	ldr	r0, [pc, #8]	; (4009e8 <PIOB_Handler+0x10>)
  4009e0:	4b02      	ldr	r3, [pc, #8]	; (4009ec <PIOB_Handler+0x14>)
  4009e2:	4798      	blx	r3
}
  4009e4:	bf00      	nop
  4009e6:	bd80      	pop	{r7, pc}
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	0040086d 	.word	0x0040086d

004009f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4009f0:	b580      	push	{r7, lr}
  4009f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4009f4:	210c      	movs	r1, #12
  4009f6:	4802      	ldr	r0, [pc, #8]	; (400a00 <PIOC_Handler+0x10>)
  4009f8:	4b02      	ldr	r3, [pc, #8]	; (400a04 <PIOC_Handler+0x14>)
  4009fa:	4798      	blx	r3
}
  4009fc:	bf00      	nop
  4009fe:	bd80      	pop	{r7, pc}
  400a00:	400e1200 	.word	0x400e1200
  400a04:	0040086d 	.word	0x0040086d

00400a08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a0c:	2110      	movs	r1, #16
  400a0e:	4802      	ldr	r0, [pc, #8]	; (400a18 <PIOD_Handler+0x10>)
  400a10:	4b02      	ldr	r3, [pc, #8]	; (400a1c <PIOD_Handler+0x14>)
  400a12:	4798      	blx	r3
}
  400a14:	bf00      	nop
  400a16:	bd80      	pop	{r7, pc}
  400a18:	400e1400 	.word	0x400e1400
  400a1c:	0040086d 	.word	0x0040086d

00400a20 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a20:	b580      	push	{r7, lr}
  400a22:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a24:	2111      	movs	r1, #17
  400a26:	4802      	ldr	r0, [pc, #8]	; (400a30 <PIOE_Handler+0x10>)
  400a28:	4b02      	ldr	r3, [pc, #8]	; (400a34 <PIOE_Handler+0x14>)
  400a2a:	4798      	blx	r3
}
  400a2c:	bf00      	nop
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	400e1600 	.word	0x400e1600
  400a34:	0040086d 	.word	0x0040086d

00400a38 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a38:	b480      	push	{r7}
  400a3a:	b083      	sub	sp, #12
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a40:	687b      	ldr	r3, [r7, #4]
  400a42:	3b01      	subs	r3, #1
  400a44:	2b03      	cmp	r3, #3
  400a46:	d81a      	bhi.n	400a7e <pmc_mck_set_division+0x46>
  400a48:	a201      	add	r2, pc, #4	; (adr r2, 400a50 <pmc_mck_set_division+0x18>)
  400a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a4e:	bf00      	nop
  400a50:	00400a61 	.word	0x00400a61
  400a54:	00400a67 	.word	0x00400a67
  400a58:	00400a6f 	.word	0x00400a6f
  400a5c:	00400a77 	.word	0x00400a77
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a60:	2300      	movs	r3, #0
  400a62:	607b      	str	r3, [r7, #4]
			break;
  400a64:	e00e      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a66:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a6a:	607b      	str	r3, [r7, #4]
			break;
  400a6c:	e00a      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a6e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e006      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a76:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e002      	b.n	400a84 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a7e:	2300      	movs	r3, #0
  400a80:	607b      	str	r3, [r7, #4]
			break;
  400a82:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a84:	490a      	ldr	r1, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a86:	4b0a      	ldr	r3, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a8e:	687b      	ldr	r3, [r7, #4]
  400a90:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400a92:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a94:	bf00      	nop
  400a96:	4b06      	ldr	r3, [pc, #24]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a9a:	f003 0308 	and.w	r3, r3, #8
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d0f9      	beq.n	400a96 <pmc_mck_set_division+0x5e>
}
  400aa2:	bf00      	nop
  400aa4:	370c      	adds	r7, #12
  400aa6:	46bd      	mov	sp, r7
  400aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop
  400ab0:	400e0600 	.word	0x400e0600

00400ab4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ab4:	b480      	push	{r7}
  400ab6:	b085      	sub	sp, #20
  400ab8:	af00      	add	r7, sp, #0
  400aba:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400abc:	491d      	ldr	r1, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400abe:	4b1d      	ldr	r3, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ac6:	687b      	ldr	r3, [r7, #4]
  400ac8:	4313      	orrs	r3, r2
  400aca:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	e007      	b.n	400ae4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ad4:	68fb      	ldr	r3, [r7, #12]
  400ad6:	2b00      	cmp	r3, #0
  400ad8:	d101      	bne.n	400ade <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400ada:	2301      	movs	r3, #1
  400adc:	e023      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400ade:	68fb      	ldr	r3, [r7, #12]
  400ae0:	3b01      	subs	r3, #1
  400ae2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ae4:	4b13      	ldr	r3, [pc, #76]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ae6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ae8:	f003 0308 	and.w	r3, r3, #8
  400aec:	2b00      	cmp	r3, #0
  400aee:	d0f1      	beq.n	400ad4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400af0:	4a10      	ldr	r2, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af2:	4b10      	ldr	r3, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400af6:	f023 0303 	bic.w	r3, r3, #3
  400afa:	f043 0302 	orr.w	r3, r3, #2
  400afe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b04:	60fb      	str	r3, [r7, #12]
  400b06:	e007      	b.n	400b18 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b08:	68fb      	ldr	r3, [r7, #12]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	d101      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b0e:	2301      	movs	r3, #1
  400b10:	e009      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	3b01      	subs	r3, #1
  400b16:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400b1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b1c:	f003 0308 	and.w	r3, r3, #8
  400b20:	2b00      	cmp	r3, #0
  400b22:	d0f1      	beq.n	400b08 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b24:	2300      	movs	r3, #0
}
  400b26:	4618      	mov	r0, r3
  400b28:	3714      	adds	r7, #20
  400b2a:	46bd      	mov	sp, r7
  400b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b30:	4770      	bx	lr
  400b32:	bf00      	nop
  400b34:	400e0600 	.word	0x400e0600

00400b38 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b38:	b480      	push	{r7}
  400b3a:	b083      	sub	sp, #12
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d105      	bne.n	400b52 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b46:	4907      	ldr	r1, [pc, #28]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b48:	4b06      	ldr	r3, [pc, #24]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b4a:	689a      	ldr	r2, [r3, #8]
  400b4c:	4b06      	ldr	r3, [pc, #24]	; (400b68 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b4e:	4313      	orrs	r3, r2
  400b50:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b52:	4b04      	ldr	r3, [pc, #16]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b54:	4a05      	ldr	r2, [pc, #20]	; (400b6c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b56:	601a      	str	r2, [r3, #0]
}
  400b58:	bf00      	nop
  400b5a:	370c      	adds	r7, #12
  400b5c:	46bd      	mov	sp, r7
  400b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b62:	4770      	bx	lr
  400b64:	400e1810 	.word	0x400e1810
  400b68:	a5100000 	.word	0xa5100000
  400b6c:	a5000008 	.word	0xa5000008

00400b70 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b70:	b480      	push	{r7}
  400b72:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b74:	4b09      	ldr	r3, [pc, #36]	; (400b9c <pmc_osc_is_ready_32kxtal+0x2c>)
  400b76:	695b      	ldr	r3, [r3, #20]
  400b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b7c:	2b00      	cmp	r3, #0
  400b7e:	d007      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b80:	4b07      	ldr	r3, [pc, #28]	; (400ba0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b88:	2b00      	cmp	r3, #0
  400b8a:	d001      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b8c:	2301      	movs	r3, #1
  400b8e:	e000      	b.n	400b92 <pmc_osc_is_ready_32kxtal+0x22>
  400b90:	2300      	movs	r3, #0
}
  400b92:	4618      	mov	r0, r3
  400b94:	46bd      	mov	sp, r7
  400b96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9a:	4770      	bx	lr
  400b9c:	400e1810 	.word	0x400e1810
  400ba0:	400e0600 	.word	0x400e0600

00400ba4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400ba4:	b480      	push	{r7}
  400ba6:	b083      	sub	sp, #12
  400ba8:	af00      	add	r7, sp, #0
  400baa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bac:	4915      	ldr	r1, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bae:	4b15      	ldr	r3, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bb0:	6a1a      	ldr	r2, [r3, #32]
  400bb2:	4b15      	ldr	r3, [pc, #84]	; (400c08 <pmc_switch_mainck_to_fastrc+0x64>)
  400bb4:	4313      	orrs	r3, r2
  400bb6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bb8:	bf00      	nop
  400bba:	4b12      	ldr	r3, [pc, #72]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bc2:	2b00      	cmp	r3, #0
  400bc4:	d0f9      	beq.n	400bba <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bc6:	490f      	ldr	r1, [pc, #60]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc8:	4b0e      	ldr	r3, [pc, #56]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bca:	6a1a      	ldr	r2, [r3, #32]
  400bcc:	4b0f      	ldr	r3, [pc, #60]	; (400c0c <pmc_switch_mainck_to_fastrc+0x68>)
  400bce:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400bd0:	687a      	ldr	r2, [r7, #4]
  400bd2:	4313      	orrs	r3, r2
  400bd4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bda:	bf00      	nop
  400bdc:	4b09      	ldr	r3, [pc, #36]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400be4:	2b00      	cmp	r3, #0
  400be6:	d0f9      	beq.n	400bdc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400be8:	4906      	ldr	r1, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bec:	6a1a      	ldr	r2, [r3, #32]
  400bee:	4b08      	ldr	r3, [pc, #32]	; (400c10 <pmc_switch_mainck_to_fastrc+0x6c>)
  400bf0:	4013      	ands	r3, r2
  400bf2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bf6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bf8:	bf00      	nop
  400bfa:	370c      	adds	r7, #12
  400bfc:	46bd      	mov	sp, r7
  400bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c02:	4770      	bx	lr
  400c04:	400e0600 	.word	0x400e0600
  400c08:	00370008 	.word	0x00370008
  400c0c:	ffc8ff8f 	.word	0xffc8ff8f
  400c10:	fec8ffff 	.word	0xfec8ffff

00400c14 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c14:	b480      	push	{r7}
  400c16:	b083      	sub	sp, #12
  400c18:	af00      	add	r7, sp, #0
  400c1a:	6078      	str	r0, [r7, #4]
  400c1c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c1e:	687b      	ldr	r3, [r7, #4]
  400c20:	2b00      	cmp	r3, #0
  400c22:	d008      	beq.n	400c36 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c24:	4913      	ldr	r1, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c26:	4b13      	ldr	r3, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c28:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c2a:	4a13      	ldr	r2, [pc, #76]	; (400c78 <pmc_switch_mainck_to_xtal+0x64>)
  400c2c:	401a      	ands	r2, r3
  400c2e:	4b13      	ldr	r3, [pc, #76]	; (400c7c <pmc_switch_mainck_to_xtal+0x68>)
  400c30:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c32:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c34:	e018      	b.n	400c68 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c36:	490f      	ldr	r1, [pc, #60]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	4b0e      	ldr	r3, [pc, #56]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c3a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c3c:	4b10      	ldr	r3, [pc, #64]	; (400c80 <pmc_switch_mainck_to_xtal+0x6c>)
  400c3e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c40:	683a      	ldr	r2, [r7, #0]
  400c42:	0212      	lsls	r2, r2, #8
  400c44:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c46:	431a      	orrs	r2, r3
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x70>)
  400c4a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c4c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c4e:	bf00      	nop
  400c50:	4b08      	ldr	r3, [pc, #32]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c54:	f003 0301 	and.w	r3, r3, #1
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d0f9      	beq.n	400c50 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c5c:	4905      	ldr	r1, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c5e:	4b05      	ldr	r3, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c60:	6a1a      	ldr	r2, [r3, #32]
  400c62:	4b09      	ldr	r3, [pc, #36]	; (400c88 <pmc_switch_mainck_to_xtal+0x74>)
  400c64:	4313      	orrs	r3, r2
  400c66:	620b      	str	r3, [r1, #32]
	}
}
  400c68:	bf00      	nop
  400c6a:	370c      	adds	r7, #12
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	400e0600 	.word	0x400e0600
  400c78:	fec8fffc 	.word	0xfec8fffc
  400c7c:	01370002 	.word	0x01370002
  400c80:	ffc8fffc 	.word	0xffc8fffc
  400c84:	00370001 	.word	0x00370001
  400c88:	01370000 	.word	0x01370000

00400c8c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c8c:	b480      	push	{r7}
  400c8e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c90:	4b04      	ldr	r3, [pc, #16]	; (400ca4 <pmc_osc_is_ready_mainck+0x18>)
  400c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c98:	4618      	mov	r0, r3
  400c9a:	46bd      	mov	sp, r7
  400c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	400e0600 	.word	0x400e0600

00400ca8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ca8:	b480      	push	{r7}
  400caa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cac:	4b04      	ldr	r3, [pc, #16]	; (400cc0 <pmc_disable_pllack+0x18>)
  400cae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cb4:	bf00      	nop
  400cb6:	46bd      	mov	sp, r7
  400cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cbc:	4770      	bx	lr
  400cbe:	bf00      	nop
  400cc0:	400e0600 	.word	0x400e0600

00400cc4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cc4:	b480      	push	{r7}
  400cc6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cc8:	4b04      	ldr	r3, [pc, #16]	; (400cdc <pmc_is_locked_pllack+0x18>)
  400cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ccc:	f003 0302 	and.w	r3, r3, #2
}
  400cd0:	4618      	mov	r0, r3
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	400e0600 	.word	0x400e0600

00400ce0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400ce0:	b480      	push	{r7}
  400ce2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400ce4:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <pmc_is_locked_upll+0x18>)
  400ce6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cec:	4618      	mov	r0, r3
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	400e0600 	.word	0x400e0600

00400cfc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b083      	sub	sp, #12
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d04:	687b      	ldr	r3, [r7, #4]
  400d06:	2b3f      	cmp	r3, #63	; 0x3f
  400d08:	d901      	bls.n	400d0e <pmc_enable_periph_clk+0x12>
		return 1;
  400d0a:	2301      	movs	r3, #1
  400d0c:	e02f      	b.n	400d6e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d0e:	687b      	ldr	r3, [r7, #4]
  400d10:	2b1f      	cmp	r3, #31
  400d12:	d813      	bhi.n	400d3c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d14:	4b19      	ldr	r3, [pc, #100]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d16:	699a      	ldr	r2, [r3, #24]
  400d18:	2101      	movs	r1, #1
  400d1a:	687b      	ldr	r3, [r7, #4]
  400d1c:	fa01 f303 	lsl.w	r3, r1, r3
  400d20:	401a      	ands	r2, r3
  400d22:	2101      	movs	r1, #1
  400d24:	687b      	ldr	r3, [r7, #4]
  400d26:	fa01 f303 	lsl.w	r3, r1, r3
  400d2a:	429a      	cmp	r2, r3
  400d2c:	d01e      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d2e:	4a13      	ldr	r2, [pc, #76]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d30:	2101      	movs	r1, #1
  400d32:	687b      	ldr	r3, [r7, #4]
  400d34:	fa01 f303 	lsl.w	r3, r1, r3
  400d38:	6113      	str	r3, [r2, #16]
  400d3a:	e017      	b.n	400d6c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d3c:	687b      	ldr	r3, [r7, #4]
  400d3e:	3b20      	subs	r3, #32
  400d40:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d42:	4b0e      	ldr	r3, [pc, #56]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d44:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d48:	2101      	movs	r1, #1
  400d4a:	687b      	ldr	r3, [r7, #4]
  400d4c:	fa01 f303 	lsl.w	r3, r1, r3
  400d50:	401a      	ands	r2, r3
  400d52:	2101      	movs	r1, #1
  400d54:	687b      	ldr	r3, [r7, #4]
  400d56:	fa01 f303 	lsl.w	r3, r1, r3
  400d5a:	429a      	cmp	r2, r3
  400d5c:	d006      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d5e:	4a07      	ldr	r2, [pc, #28]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d60:	2101      	movs	r1, #1
  400d62:	687b      	ldr	r3, [r7, #4]
  400d64:	fa01 f303 	lsl.w	r3, r1, r3
  400d68:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d6c:	2300      	movs	r3, #0
}
  400d6e:	4618      	mov	r0, r3
  400d70:	370c      	adds	r7, #12
  400d72:	46bd      	mov	sp, r7
  400d74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	400e0600 	.word	0x400e0600

00400d80 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
  400d88:	460b      	mov	r3, r1
  400d8a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400d8c:	687b      	ldr	r3, [r7, #4]
  400d8e:	695b      	ldr	r3, [r3, #20]
  400d90:	f003 0302 	and.w	r3, r3, #2
  400d94:	2b00      	cmp	r3, #0
  400d96:	d101      	bne.n	400d9c <uart_write+0x1c>
		return 1;
  400d98:	2301      	movs	r3, #1
  400d9a:	e003      	b.n	400da4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d9c:	78fa      	ldrb	r2, [r7, #3]
  400d9e:	687b      	ldr	r3, [r7, #4]
  400da0:	61da      	str	r2, [r3, #28]
	return 0;
  400da2:	2300      	movs	r3, #0
}
  400da4:	4618      	mov	r0, r3
  400da6:	370c      	adds	r7, #12
  400da8:	46bd      	mov	sp, r7
  400daa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dae:	4770      	bx	lr

00400db0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400db0:	b480      	push	{r7}
  400db2:	b083      	sub	sp, #12
  400db4:	af00      	add	r7, sp, #0
  400db6:	6078      	str	r0, [r7, #4]
  400db8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400dba:	687b      	ldr	r3, [r7, #4]
  400dbc:	695b      	ldr	r3, [r3, #20]
  400dbe:	f003 0301 	and.w	r3, r3, #1
  400dc2:	2b00      	cmp	r3, #0
  400dc4:	d101      	bne.n	400dca <uart_read+0x1a>
		return 1;
  400dc6:	2301      	movs	r3, #1
  400dc8:	e005      	b.n	400dd6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400dca:	687b      	ldr	r3, [r7, #4]
  400dcc:	699b      	ldr	r3, [r3, #24]
  400dce:	b2da      	uxtb	r2, r3
  400dd0:	683b      	ldr	r3, [r7, #0]
  400dd2:	701a      	strb	r2, [r3, #0]
	return 0;
  400dd4:	2300      	movs	r3, #0
}
  400dd6:	4618      	mov	r0, r3
  400dd8:	370c      	adds	r7, #12
  400dda:	46bd      	mov	sp, r7
  400ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de0:	4770      	bx	lr
  400de2:	bf00      	nop

00400de4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400de4:	b480      	push	{r7}
  400de6:	b089      	sub	sp, #36	; 0x24
  400de8:	af00      	add	r7, sp, #0
  400dea:	60f8      	str	r0, [r7, #12]
  400dec:	60b9      	str	r1, [r7, #8]
  400dee:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400df0:	68bb      	ldr	r3, [r7, #8]
  400df2:	011a      	lsls	r2, r3, #4
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	429a      	cmp	r2, r3
  400df8:	d802      	bhi.n	400e00 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dfa:	2310      	movs	r3, #16
  400dfc:	61fb      	str	r3, [r7, #28]
  400dfe:	e001      	b.n	400e04 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e00:	2308      	movs	r3, #8
  400e02:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e04:	687b      	ldr	r3, [r7, #4]
  400e06:	00da      	lsls	r2, r3, #3
  400e08:	69fb      	ldr	r3, [r7, #28]
  400e0a:	68b9      	ldr	r1, [r7, #8]
  400e0c:	fb01 f303 	mul.w	r3, r1, r3
  400e10:	085b      	lsrs	r3, r3, #1
  400e12:	441a      	add	r2, r3
  400e14:	69fb      	ldr	r3, [r7, #28]
  400e16:	68b9      	ldr	r1, [r7, #8]
  400e18:	fb01 f303 	mul.w	r3, r1, r3
  400e1c:	fbb2 f3f3 	udiv	r3, r2, r3
  400e20:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e22:	69bb      	ldr	r3, [r7, #24]
  400e24:	08db      	lsrs	r3, r3, #3
  400e26:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e28:	69bb      	ldr	r3, [r7, #24]
  400e2a:	f003 0307 	and.w	r3, r3, #7
  400e2e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e30:	697b      	ldr	r3, [r7, #20]
  400e32:	2b00      	cmp	r3, #0
  400e34:	d003      	beq.n	400e3e <usart_set_async_baudrate+0x5a>
  400e36:	697b      	ldr	r3, [r7, #20]
  400e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e3c:	d301      	bcc.n	400e42 <usart_set_async_baudrate+0x5e>
		return 1;
  400e3e:	2301      	movs	r3, #1
  400e40:	e00f      	b.n	400e62 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e42:	69fb      	ldr	r3, [r7, #28]
  400e44:	2b08      	cmp	r3, #8
  400e46:	d105      	bne.n	400e54 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e48:	68fb      	ldr	r3, [r7, #12]
  400e4a:	685b      	ldr	r3, [r3, #4]
  400e4c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e50:	68fb      	ldr	r3, [r7, #12]
  400e52:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e54:	693b      	ldr	r3, [r7, #16]
  400e56:	041a      	lsls	r2, r3, #16
  400e58:	697b      	ldr	r3, [r7, #20]
  400e5a:	431a      	orrs	r2, r3
  400e5c:	68fb      	ldr	r3, [r7, #12]
  400e5e:	621a      	str	r2, [r3, #32]

	return 0;
  400e60:	2300      	movs	r3, #0
}
  400e62:	4618      	mov	r0, r3
  400e64:	3724      	adds	r7, #36	; 0x24
  400e66:	46bd      	mov	sp, r7
  400e68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e6c:	4770      	bx	lr
  400e6e:	bf00      	nop

00400e70 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e70:	b580      	push	{r7, lr}
  400e72:	b082      	sub	sp, #8
  400e74:	af00      	add	r7, sp, #0
  400e76:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b0d      	ldr	r3, [pc, #52]	; (400eb0 <usart_reset+0x40>)
  400e7c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e7e:	687b      	ldr	r3, [r7, #4]
  400e80:	2200      	movs	r2, #0
  400e82:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	2200      	movs	r2, #0
  400e88:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e8a:	687b      	ldr	r3, [r7, #4]
  400e8c:	2200      	movs	r2, #0
  400e8e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e90:	6878      	ldr	r0, [r7, #4]
  400e92:	4b08      	ldr	r3, [pc, #32]	; (400eb4 <usart_reset+0x44>)
  400e94:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e96:	6878      	ldr	r0, [r7, #4]
  400e98:	4b07      	ldr	r3, [pc, #28]	; (400eb8 <usart_reset+0x48>)
  400e9a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e9c:	6878      	ldr	r0, [r7, #4]
  400e9e:	4b07      	ldr	r3, [pc, #28]	; (400ebc <usart_reset+0x4c>)
  400ea0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ea2:	6878      	ldr	r0, [r7, #4]
  400ea4:	4b06      	ldr	r3, [pc, #24]	; (400ec0 <usart_reset+0x50>)
  400ea6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400ea8:	bf00      	nop
  400eaa:	3708      	adds	r7, #8
  400eac:	46bd      	mov	sp, r7
  400eae:	bd80      	pop	{r7, pc}
  400eb0:	00401071 	.word	0x00401071
  400eb4:	00400f65 	.word	0x00400f65
  400eb8:	00400f9d 	.word	0x00400f9d
  400ebc:	00400fd1 	.word	0x00400fd1
  400ec0:	00400fed 	.word	0x00400fed

00400ec4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ec4:	b580      	push	{r7, lr}
  400ec6:	b084      	sub	sp, #16
  400ec8:	af00      	add	r7, sp, #0
  400eca:	60f8      	str	r0, [r7, #12]
  400ecc:	60b9      	str	r1, [r7, #8]
  400ece:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400ed0:	68f8      	ldr	r0, [r7, #12]
  400ed2:	4b1a      	ldr	r3, [pc, #104]	; (400f3c <usart_init_rs232+0x78>)
  400ed4:	4798      	blx	r3

	ul_reg_val = 0;
  400ed6:	4b1a      	ldr	r3, [pc, #104]	; (400f40 <usart_init_rs232+0x7c>)
  400ed8:	2200      	movs	r2, #0
  400eda:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400edc:	68bb      	ldr	r3, [r7, #8]
  400ede:	2b00      	cmp	r3, #0
  400ee0:	d009      	beq.n	400ef6 <usart_init_rs232+0x32>
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	681b      	ldr	r3, [r3, #0]
  400ee6:	687a      	ldr	r2, [r7, #4]
  400ee8:	4619      	mov	r1, r3
  400eea:	68f8      	ldr	r0, [r7, #12]
  400eec:	4b15      	ldr	r3, [pc, #84]	; (400f44 <usart_init_rs232+0x80>)
  400eee:	4798      	blx	r3
  400ef0:	4603      	mov	r3, r0
  400ef2:	2b00      	cmp	r3, #0
  400ef4:	d001      	beq.n	400efa <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ef6:	2301      	movs	r3, #1
  400ef8:	e01b      	b.n	400f32 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400efa:	68bb      	ldr	r3, [r7, #8]
  400efc:	685a      	ldr	r2, [r3, #4]
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	689b      	ldr	r3, [r3, #8]
  400f02:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f04:	68bb      	ldr	r3, [r7, #8]
  400f06:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f08:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f0a:	68bb      	ldr	r3, [r7, #8]
  400f0c:	68db      	ldr	r3, [r3, #12]
  400f0e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f10:	4b0b      	ldr	r3, [pc, #44]	; (400f40 <usart_init_rs232+0x7c>)
  400f12:	681b      	ldr	r3, [r3, #0]
  400f14:	4313      	orrs	r3, r2
  400f16:	4a0a      	ldr	r2, [pc, #40]	; (400f40 <usart_init_rs232+0x7c>)
  400f18:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f1a:	4b09      	ldr	r3, [pc, #36]	; (400f40 <usart_init_rs232+0x7c>)
  400f1c:	681b      	ldr	r3, [r3, #0]
  400f1e:	4a08      	ldr	r2, [pc, #32]	; (400f40 <usart_init_rs232+0x7c>)
  400f20:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f22:	68fb      	ldr	r3, [r7, #12]
  400f24:	685a      	ldr	r2, [r3, #4]
  400f26:	4b06      	ldr	r3, [pc, #24]	; (400f40 <usart_init_rs232+0x7c>)
  400f28:	681b      	ldr	r3, [r3, #0]
  400f2a:	431a      	orrs	r2, r3
  400f2c:	68fb      	ldr	r3, [r7, #12]
  400f2e:	605a      	str	r2, [r3, #4]

	return 0;
  400f30:	2300      	movs	r3, #0
}
  400f32:	4618      	mov	r0, r3
  400f34:	3710      	adds	r7, #16
  400f36:	46bd      	mov	sp, r7
  400f38:	bd80      	pop	{r7, pc}
  400f3a:	bf00      	nop
  400f3c:	00400e71 	.word	0x00400e71
  400f40:	2040091c 	.word	0x2040091c
  400f44:	00400de5 	.word	0x00400de5

00400f48 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f48:	b480      	push	{r7}
  400f4a:	b083      	sub	sp, #12
  400f4c:	af00      	add	r7, sp, #0
  400f4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2240      	movs	r2, #64	; 0x40
  400f54:	601a      	str	r2, [r3, #0]
}
  400f56:	bf00      	nop
  400f58:	370c      	adds	r7, #12
  400f5a:	46bd      	mov	sp, r7
  400f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f60:	4770      	bx	lr
  400f62:	bf00      	nop

00400f64 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f64:	b480      	push	{r7}
  400f66:	b083      	sub	sp, #12
  400f68:	af00      	add	r7, sp, #0
  400f6a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2288      	movs	r2, #136	; 0x88
  400f70:	601a      	str	r2, [r3, #0]
}
  400f72:	bf00      	nop
  400f74:	370c      	adds	r7, #12
  400f76:	46bd      	mov	sp, r7
  400f78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop

00400f80 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f80:	b480      	push	{r7}
  400f82:	b083      	sub	sp, #12
  400f84:	af00      	add	r7, sp, #0
  400f86:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f88:	687b      	ldr	r3, [r7, #4]
  400f8a:	2210      	movs	r2, #16
  400f8c:	601a      	str	r2, [r3, #0]
}
  400f8e:	bf00      	nop
  400f90:	370c      	adds	r7, #12
  400f92:	46bd      	mov	sp, r7
  400f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop

00400f9c <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f9c:	b480      	push	{r7}
  400f9e:	b083      	sub	sp, #12
  400fa0:	af00      	add	r7, sp, #0
  400fa2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400fa4:	687b      	ldr	r3, [r7, #4]
  400fa6:	2224      	movs	r2, #36	; 0x24
  400fa8:	601a      	str	r2, [r3, #0]
}
  400faa:	bf00      	nop
  400fac:	370c      	adds	r7, #12
  400fae:	46bd      	mov	sp, r7
  400fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop

00400fb8 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fb8:	b480      	push	{r7}
  400fba:	b083      	sub	sp, #12
  400fbc:	af00      	add	r7, sp, #0
  400fbe:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fc0:	687b      	ldr	r3, [r7, #4]
  400fc2:	695b      	ldr	r3, [r3, #20]
}
  400fc4:	4618      	mov	r0, r3
  400fc6:	370c      	adds	r7, #12
  400fc8:	46bd      	mov	sp, r7
  400fca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fce:	4770      	bx	lr

00400fd0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fd0:	b480      	push	{r7}
  400fd2:	b083      	sub	sp, #12
  400fd4:	af00      	add	r7, sp, #0
  400fd6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fd8:	687b      	ldr	r3, [r7, #4]
  400fda:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fde:	601a      	str	r2, [r3, #0]
}
  400fe0:	bf00      	nop
  400fe2:	370c      	adds	r7, #12
  400fe4:	46bd      	mov	sp, r7
  400fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fea:	4770      	bx	lr

00400fec <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400ffa:	601a      	str	r2, [r3, #0]
}
  400ffc:	bf00      	nop
  400ffe:	370c      	adds	r7, #12
  401000:	46bd      	mov	sp, r7
  401002:	f85d 7b04 	ldr.w	r7, [sp], #4
  401006:	4770      	bx	lr

00401008 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
  401010:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	695b      	ldr	r3, [r3, #20]
  401016:	f003 0302 	and.w	r3, r3, #2
  40101a:	2b00      	cmp	r3, #0
  40101c:	d101      	bne.n	401022 <usart_write+0x1a>
		return 1;
  40101e:	2301      	movs	r3, #1
  401020:	e005      	b.n	40102e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401022:	683b      	ldr	r3, [r7, #0]
  401024:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401028:	687b      	ldr	r3, [r7, #4]
  40102a:	61da      	str	r2, [r3, #28]
	return 0;
  40102c:	2300      	movs	r3, #0
}
  40102e:	4618      	mov	r0, r3
  401030:	370c      	adds	r7, #12
  401032:	46bd      	mov	sp, r7
  401034:	f85d 7b04 	ldr.w	r7, [sp], #4
  401038:	4770      	bx	lr
  40103a:	bf00      	nop

0040103c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40103c:	b480      	push	{r7}
  40103e:	b083      	sub	sp, #12
  401040:	af00      	add	r7, sp, #0
  401042:	6078      	str	r0, [r7, #4]
  401044:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	695b      	ldr	r3, [r3, #20]
  40104a:	f003 0301 	and.w	r3, r3, #1
  40104e:	2b00      	cmp	r3, #0
  401050:	d101      	bne.n	401056 <usart_read+0x1a>
		return 1;
  401052:	2301      	movs	r3, #1
  401054:	e006      	b.n	401064 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401056:	687b      	ldr	r3, [r7, #4]
  401058:	699b      	ldr	r3, [r3, #24]
  40105a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40105e:	683b      	ldr	r3, [r7, #0]
  401060:	601a      	str	r2, [r3, #0]

	return 0;
  401062:	2300      	movs	r3, #0
}
  401064:	4618      	mov	r0, r3
  401066:	370c      	adds	r7, #12
  401068:	46bd      	mov	sp, r7
  40106a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106e:	4770      	bx	lr

00401070 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401070:	b480      	push	{r7}
  401072:	b083      	sub	sp, #12
  401074:	af00      	add	r7, sp, #0
  401076:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	4a04      	ldr	r2, [pc, #16]	; (40108c <usart_disable_writeprotect+0x1c>)
  40107c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401080:	bf00      	nop
  401082:	370c      	adds	r7, #12
  401084:	46bd      	mov	sp, r7
  401086:	f85d 7b04 	ldr.w	r7, [sp], #4
  40108a:	4770      	bx	lr
  40108c:	55534100 	.word	0x55534100

00401090 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401090:	b480      	push	{r7}
  401092:	b083      	sub	sp, #12
  401094:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401096:	f3ef 8310 	mrs	r3, PRIMASK
  40109a:	607b      	str	r3, [r7, #4]
  return(result);
  40109c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40109e:	2b00      	cmp	r3, #0
  4010a0:	bf0c      	ite	eq
  4010a2:	2301      	moveq	r3, #1
  4010a4:	2300      	movne	r3, #0
  4010a6:	b2db      	uxtb	r3, r3
  4010a8:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4010ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4010b0:	4b04      	ldr	r3, [pc, #16]	; (4010c4 <cpu_irq_save+0x34>)
  4010b2:	2200      	movs	r2, #0
  4010b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4010b6:	683b      	ldr	r3, [r7, #0]
}
  4010b8:	4618      	mov	r0, r3
  4010ba:	370c      	adds	r7, #12
  4010bc:	46bd      	mov	sp, r7
  4010be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c2:	4770      	bx	lr
  4010c4:	2040000c 	.word	0x2040000c

004010c8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4010c8:	b480      	push	{r7}
  4010ca:	b083      	sub	sp, #12
  4010cc:	af00      	add	r7, sp, #0
  4010ce:	6078      	str	r0, [r7, #4]
	return (flags);
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	2b00      	cmp	r3, #0
  4010d4:	bf14      	ite	ne
  4010d6:	2301      	movne	r3, #1
  4010d8:	2300      	moveq	r3, #0
  4010da:	b2db      	uxtb	r3, r3
}
  4010dc:	4618      	mov	r0, r3
  4010de:	370c      	adds	r7, #12
  4010e0:	46bd      	mov	sp, r7
  4010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e6:	4770      	bx	lr

004010e8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4010e8:	b580      	push	{r7, lr}
  4010ea:	b082      	sub	sp, #8
  4010ec:	af00      	add	r7, sp, #0
  4010ee:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4010f0:	6878      	ldr	r0, [r7, #4]
  4010f2:	4b07      	ldr	r3, [pc, #28]	; (401110 <cpu_irq_restore+0x28>)
  4010f4:	4798      	blx	r3
  4010f6:	4603      	mov	r3, r0
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	d005      	beq.n	401108 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4010fc:	4b05      	ldr	r3, [pc, #20]	; (401114 <cpu_irq_restore+0x2c>)
  4010fe:	2201      	movs	r2, #1
  401100:	701a      	strb	r2, [r3, #0]
  401102:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401106:	b662      	cpsie	i
}
  401108:	bf00      	nop
  40110a:	3708      	adds	r7, #8
  40110c:	46bd      	mov	sp, r7
  40110e:	bd80      	pop	{r7, pc}
  401110:	004010c9 	.word	0x004010c9
  401114:	2040000c 	.word	0x2040000c

00401118 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401118:	b580      	push	{r7, lr}
  40111a:	b084      	sub	sp, #16
  40111c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40111e:	4b1e      	ldr	r3, [pc, #120]	; (401198 <Reset_Handler+0x80>)
  401120:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401122:	4b1e      	ldr	r3, [pc, #120]	; (40119c <Reset_Handler+0x84>)
  401124:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401126:	68fa      	ldr	r2, [r7, #12]
  401128:	68bb      	ldr	r3, [r7, #8]
  40112a:	429a      	cmp	r2, r3
  40112c:	d00c      	beq.n	401148 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40112e:	e007      	b.n	401140 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401130:	68bb      	ldr	r3, [r7, #8]
  401132:	1d1a      	adds	r2, r3, #4
  401134:	60ba      	str	r2, [r7, #8]
  401136:	68fa      	ldr	r2, [r7, #12]
  401138:	1d11      	adds	r1, r2, #4
  40113a:	60f9      	str	r1, [r7, #12]
  40113c:	6812      	ldr	r2, [r2, #0]
  40113e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401140:	68bb      	ldr	r3, [r7, #8]
  401142:	4a17      	ldr	r2, [pc, #92]	; (4011a0 <Reset_Handler+0x88>)
  401144:	4293      	cmp	r3, r2
  401146:	d3f3      	bcc.n	401130 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401148:	4b16      	ldr	r3, [pc, #88]	; (4011a4 <Reset_Handler+0x8c>)
  40114a:	60bb      	str	r3, [r7, #8]
  40114c:	e004      	b.n	401158 <Reset_Handler+0x40>
                *pDest++ = 0;
  40114e:	68bb      	ldr	r3, [r7, #8]
  401150:	1d1a      	adds	r2, r3, #4
  401152:	60ba      	str	r2, [r7, #8]
  401154:	2200      	movs	r2, #0
  401156:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401158:	68bb      	ldr	r3, [r7, #8]
  40115a:	4a13      	ldr	r2, [pc, #76]	; (4011a8 <Reset_Handler+0x90>)
  40115c:	4293      	cmp	r3, r2
  40115e:	d3f6      	bcc.n	40114e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401160:	4b12      	ldr	r3, [pc, #72]	; (4011ac <Reset_Handler+0x94>)
  401162:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401164:	4a12      	ldr	r2, [pc, #72]	; (4011b0 <Reset_Handler+0x98>)
  401166:	68fb      	ldr	r3, [r7, #12]
  401168:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40116c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40116e:	4b11      	ldr	r3, [pc, #68]	; (4011b4 <Reset_Handler+0x9c>)
  401170:	4798      	blx	r3
  401172:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401174:	4a10      	ldr	r2, [pc, #64]	; (4011b8 <Reset_Handler+0xa0>)
  401176:	4b10      	ldr	r3, [pc, #64]	; (4011b8 <Reset_Handler+0xa0>)
  401178:	681b      	ldr	r3, [r3, #0]
  40117a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40117e:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401180:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401184:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401188:	6878      	ldr	r0, [r7, #4]
  40118a:	4b0c      	ldr	r3, [pc, #48]	; (4011bc <Reset_Handler+0xa4>)
  40118c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40118e:	4b0c      	ldr	r3, [pc, #48]	; (4011c0 <Reset_Handler+0xa8>)
  401190:	4798      	blx	r3

        /* Branch to main function */
        main();
  401192:	4b0c      	ldr	r3, [pc, #48]	; (4011c4 <Reset_Handler+0xac>)
  401194:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401196:	e7fe      	b.n	401196 <Reset_Handler+0x7e>
  401198:	00406818 	.word	0x00406818
  40119c:	20400000 	.word	0x20400000
  4011a0:	2040088c 	.word	0x2040088c
  4011a4:	2040088c 	.word	0x2040088c
  4011a8:	20400a24 	.word	0x20400a24
  4011ac:	00400000 	.word	0x00400000
  4011b0:	e000ed00 	.word	0xe000ed00
  4011b4:	00401091 	.word	0x00401091
  4011b8:	e000ed88 	.word	0xe000ed88
  4011bc:	004010e9 	.word	0x004010e9
  4011c0:	00401dd9 	.word	0x00401dd9
  4011c4:	004019dd 	.word	0x004019dd

004011c8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4011c8:	b480      	push	{r7}
  4011ca:	af00      	add	r7, sp, #0
        while (1) {
        }
  4011cc:	e7fe      	b.n	4011cc <Dummy_Handler+0x4>
  4011ce:	bf00      	nop

004011d0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4011d0:	b480      	push	{r7}
  4011d2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4011d4:	4b52      	ldr	r3, [pc, #328]	; (401320 <SystemCoreClockUpdate+0x150>)
  4011d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011d8:	f003 0303 	and.w	r3, r3, #3
  4011dc:	2b01      	cmp	r3, #1
  4011de:	d014      	beq.n	40120a <SystemCoreClockUpdate+0x3a>
  4011e0:	2b01      	cmp	r3, #1
  4011e2:	d302      	bcc.n	4011ea <SystemCoreClockUpdate+0x1a>
  4011e4:	2b02      	cmp	r3, #2
  4011e6:	d038      	beq.n	40125a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4011e8:	e07a      	b.n	4012e0 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011ea:	4b4e      	ldr	r3, [pc, #312]	; (401324 <SystemCoreClockUpdate+0x154>)
  4011ec:	695b      	ldr	r3, [r3, #20]
  4011ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011f2:	2b00      	cmp	r3, #0
  4011f4:	d004      	beq.n	401200 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011f6:	4b4c      	ldr	r3, [pc, #304]	; (401328 <SystemCoreClockUpdate+0x158>)
  4011f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4011fc:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  4011fe:	e06f      	b.n	4012e0 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401200:	4b49      	ldr	r3, [pc, #292]	; (401328 <SystemCoreClockUpdate+0x158>)
  401202:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401206:	601a      	str	r2, [r3, #0]
      }
    break;
  401208:	e06a      	b.n	4012e0 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40120a:	4b45      	ldr	r3, [pc, #276]	; (401320 <SystemCoreClockUpdate+0x150>)
  40120c:	6a1b      	ldr	r3, [r3, #32]
  40120e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401212:	2b00      	cmp	r3, #0
  401214:	d003      	beq.n	40121e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401216:	4b44      	ldr	r3, [pc, #272]	; (401328 <SystemCoreClockUpdate+0x158>)
  401218:	4a44      	ldr	r2, [pc, #272]	; (40132c <SystemCoreClockUpdate+0x15c>)
  40121a:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  40121c:	e060      	b.n	4012e0 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40121e:	4b42      	ldr	r3, [pc, #264]	; (401328 <SystemCoreClockUpdate+0x158>)
  401220:	4a43      	ldr	r2, [pc, #268]	; (401330 <SystemCoreClockUpdate+0x160>)
  401222:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401224:	4b3e      	ldr	r3, [pc, #248]	; (401320 <SystemCoreClockUpdate+0x150>)
  401226:	6a1b      	ldr	r3, [r3, #32]
  401228:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40122c:	2b10      	cmp	r3, #16
  40122e:	d004      	beq.n	40123a <SystemCoreClockUpdate+0x6a>
  401230:	2b20      	cmp	r3, #32
  401232:	d008      	beq.n	401246 <SystemCoreClockUpdate+0x76>
  401234:	2b00      	cmp	r3, #0
  401236:	d00e      	beq.n	401256 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401238:	e00e      	b.n	401258 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40123a:	4b3b      	ldr	r3, [pc, #236]	; (401328 <SystemCoreClockUpdate+0x158>)
  40123c:	681b      	ldr	r3, [r3, #0]
  40123e:	005b      	lsls	r3, r3, #1
  401240:	4a39      	ldr	r2, [pc, #228]	; (401328 <SystemCoreClockUpdate+0x158>)
  401242:	6013      	str	r3, [r2, #0]
          break;
  401244:	e008      	b.n	401258 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401246:	4b38      	ldr	r3, [pc, #224]	; (401328 <SystemCoreClockUpdate+0x158>)
  401248:	681a      	ldr	r2, [r3, #0]
  40124a:	4613      	mov	r3, r2
  40124c:	005b      	lsls	r3, r3, #1
  40124e:	4413      	add	r3, r2
  401250:	4a35      	ldr	r2, [pc, #212]	; (401328 <SystemCoreClockUpdate+0x158>)
  401252:	6013      	str	r3, [r2, #0]
          break;
  401254:	e000      	b.n	401258 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401256:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401258:	e042      	b.n	4012e0 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40125a:	4b31      	ldr	r3, [pc, #196]	; (401320 <SystemCoreClockUpdate+0x150>)
  40125c:	6a1b      	ldr	r3, [r3, #32]
  40125e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401262:	2b00      	cmp	r3, #0
  401264:	d003      	beq.n	40126e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401266:	4b30      	ldr	r3, [pc, #192]	; (401328 <SystemCoreClockUpdate+0x158>)
  401268:	4a30      	ldr	r2, [pc, #192]	; (40132c <SystemCoreClockUpdate+0x15c>)
  40126a:	601a      	str	r2, [r3, #0]
  40126c:	e01c      	b.n	4012a8 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40126e:	4b2e      	ldr	r3, [pc, #184]	; (401328 <SystemCoreClockUpdate+0x158>)
  401270:	4a2f      	ldr	r2, [pc, #188]	; (401330 <SystemCoreClockUpdate+0x160>)
  401272:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401274:	4b2a      	ldr	r3, [pc, #168]	; (401320 <SystemCoreClockUpdate+0x150>)
  401276:	6a1b      	ldr	r3, [r3, #32]
  401278:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40127c:	2b10      	cmp	r3, #16
  40127e:	d004      	beq.n	40128a <SystemCoreClockUpdate+0xba>
  401280:	2b20      	cmp	r3, #32
  401282:	d008      	beq.n	401296 <SystemCoreClockUpdate+0xc6>
  401284:	2b00      	cmp	r3, #0
  401286:	d00e      	beq.n	4012a6 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401288:	e00e      	b.n	4012a8 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40128a:	4b27      	ldr	r3, [pc, #156]	; (401328 <SystemCoreClockUpdate+0x158>)
  40128c:	681b      	ldr	r3, [r3, #0]
  40128e:	005b      	lsls	r3, r3, #1
  401290:	4a25      	ldr	r2, [pc, #148]	; (401328 <SystemCoreClockUpdate+0x158>)
  401292:	6013      	str	r3, [r2, #0]
          break;
  401294:	e008      	b.n	4012a8 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401296:	4b24      	ldr	r3, [pc, #144]	; (401328 <SystemCoreClockUpdate+0x158>)
  401298:	681a      	ldr	r2, [r3, #0]
  40129a:	4613      	mov	r3, r2
  40129c:	005b      	lsls	r3, r3, #1
  40129e:	4413      	add	r3, r2
  4012a0:	4a21      	ldr	r2, [pc, #132]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012a2:	6013      	str	r3, [r2, #0]
          break;
  4012a4:	e000      	b.n	4012a8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4012a6:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012a8:	4b1d      	ldr	r3, [pc, #116]	; (401320 <SystemCoreClockUpdate+0x150>)
  4012aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012ac:	f003 0303 	and.w	r3, r3, #3
  4012b0:	2b02      	cmp	r3, #2
  4012b2:	d114      	bne.n	4012de <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012b4:	4b1a      	ldr	r3, [pc, #104]	; (401320 <SystemCoreClockUpdate+0x150>)
  4012b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4012b8:	4b1e      	ldr	r3, [pc, #120]	; (401334 <SystemCoreClockUpdate+0x164>)
  4012ba:	4013      	ands	r3, r2
  4012bc:	0c1b      	lsrs	r3, r3, #16
  4012be:	3301      	adds	r3, #1
  4012c0:	4a19      	ldr	r2, [pc, #100]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012c2:	6812      	ldr	r2, [r2, #0]
  4012c4:	fb02 f303 	mul.w	r3, r2, r3
  4012c8:	4a17      	ldr	r2, [pc, #92]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012ca:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012cc:	4b14      	ldr	r3, [pc, #80]	; (401320 <SystemCoreClockUpdate+0x150>)
  4012ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012d0:	b2db      	uxtb	r3, r3
  4012d2:	4a15      	ldr	r2, [pc, #84]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012d4:	6812      	ldr	r2, [r2, #0]
  4012d6:	fbb2 f3f3 	udiv	r3, r2, r3
  4012da:	4a13      	ldr	r2, [pc, #76]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012dc:	6013      	str	r3, [r2, #0]
      }
    break;
  4012de:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4012e0:	4b0f      	ldr	r3, [pc, #60]	; (401320 <SystemCoreClockUpdate+0x150>)
  4012e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012e8:	2b70      	cmp	r3, #112	; 0x70
  4012ea:	d108      	bne.n	4012fe <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4012ec:	4b0e      	ldr	r3, [pc, #56]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012ee:	681b      	ldr	r3, [r3, #0]
  4012f0:	4a11      	ldr	r2, [pc, #68]	; (401338 <SystemCoreClockUpdate+0x168>)
  4012f2:	fba2 2303 	umull	r2, r3, r2, r3
  4012f6:	085b      	lsrs	r3, r3, #1
  4012f8:	4a0b      	ldr	r2, [pc, #44]	; (401328 <SystemCoreClockUpdate+0x158>)
  4012fa:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4012fc:	e00a      	b.n	401314 <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012fe:	4b08      	ldr	r3, [pc, #32]	; (401320 <SystemCoreClockUpdate+0x150>)
  401300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401302:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401306:	091b      	lsrs	r3, r3, #4
  401308:	4a07      	ldr	r2, [pc, #28]	; (401328 <SystemCoreClockUpdate+0x158>)
  40130a:	6812      	ldr	r2, [r2, #0]
  40130c:	fa22 f303 	lsr.w	r3, r2, r3
  401310:	4a05      	ldr	r2, [pc, #20]	; (401328 <SystemCoreClockUpdate+0x158>)
  401312:	6013      	str	r3, [r2, #0]
  }
}
  401314:	bf00      	nop
  401316:	46bd      	mov	sp, r7
  401318:	f85d 7b04 	ldr.w	r7, [sp], #4
  40131c:	4770      	bx	lr
  40131e:	bf00      	nop
  401320:	400e0600 	.word	0x400e0600
  401324:	400e1810 	.word	0x400e1810
  401328:	20400010 	.word	0x20400010
  40132c:	00b71b00 	.word	0x00b71b00
  401330:	003d0900 	.word	0x003d0900
  401334:	07ff0000 	.word	0x07ff0000
  401338:	aaaaaaab 	.word	0xaaaaaaab

0040133c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40133c:	b480      	push	{r7}
  40133e:	b083      	sub	sp, #12
  401340:	af00      	add	r7, sp, #0
  401342:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401344:	687b      	ldr	r3, [r7, #4]
  401346:	4a19      	ldr	r2, [pc, #100]	; (4013ac <system_init_flash+0x70>)
  401348:	4293      	cmp	r3, r2
  40134a:	d804      	bhi.n	401356 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40134c:	4b18      	ldr	r3, [pc, #96]	; (4013b0 <system_init_flash+0x74>)
  40134e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401352:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401354:	e023      	b.n	40139e <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	4a16      	ldr	r2, [pc, #88]	; (4013b4 <system_init_flash+0x78>)
  40135a:	4293      	cmp	r3, r2
  40135c:	d803      	bhi.n	401366 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40135e:	4b14      	ldr	r3, [pc, #80]	; (4013b0 <system_init_flash+0x74>)
  401360:	4a15      	ldr	r2, [pc, #84]	; (4013b8 <system_init_flash+0x7c>)
  401362:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401364:	e01b      	b.n	40139e <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	4a14      	ldr	r2, [pc, #80]	; (4013bc <system_init_flash+0x80>)
  40136a:	4293      	cmp	r3, r2
  40136c:	d803      	bhi.n	401376 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40136e:	4b10      	ldr	r3, [pc, #64]	; (4013b0 <system_init_flash+0x74>)
  401370:	4a13      	ldr	r2, [pc, #76]	; (4013c0 <system_init_flash+0x84>)
  401372:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401374:	e013      	b.n	40139e <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401376:	687b      	ldr	r3, [r7, #4]
  401378:	4a12      	ldr	r2, [pc, #72]	; (4013c4 <system_init_flash+0x88>)
  40137a:	4293      	cmp	r3, r2
  40137c:	d803      	bhi.n	401386 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40137e:	4b0c      	ldr	r3, [pc, #48]	; (4013b0 <system_init_flash+0x74>)
  401380:	4a11      	ldr	r2, [pc, #68]	; (4013c8 <system_init_flash+0x8c>)
  401382:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401384:	e00b      	b.n	40139e <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401386:	687b      	ldr	r3, [r7, #4]
  401388:	4a10      	ldr	r2, [pc, #64]	; (4013cc <system_init_flash+0x90>)
  40138a:	4293      	cmp	r3, r2
  40138c:	d804      	bhi.n	401398 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40138e:	4b08      	ldr	r3, [pc, #32]	; (4013b0 <system_init_flash+0x74>)
  401390:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401394:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401396:	e002      	b.n	40139e <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401398:	4b05      	ldr	r3, [pc, #20]	; (4013b0 <system_init_flash+0x74>)
  40139a:	4a0d      	ldr	r2, [pc, #52]	; (4013d0 <system_init_flash+0x94>)
  40139c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40139e:	bf00      	nop
  4013a0:	370c      	adds	r7, #12
  4013a2:	46bd      	mov	sp, r7
  4013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013a8:	4770      	bx	lr
  4013aa:	bf00      	nop
  4013ac:	01312cff 	.word	0x01312cff
  4013b0:	400e0c00 	.word	0x400e0c00
  4013b4:	026259ff 	.word	0x026259ff
  4013b8:	04000100 	.word	0x04000100
  4013bc:	039386ff 	.word	0x039386ff
  4013c0:	04000200 	.word	0x04000200
  4013c4:	04c4b3ff 	.word	0x04c4b3ff
  4013c8:	04000300 	.word	0x04000300
  4013cc:	05f5e0ff 	.word	0x05f5e0ff
  4013d0:	04000500 	.word	0x04000500

004013d4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4013d4:	b480      	push	{r7}
  4013d6:	b085      	sub	sp, #20
  4013d8:	af00      	add	r7, sp, #0
  4013da:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4013dc:	4b10      	ldr	r3, [pc, #64]	; (401420 <_sbrk+0x4c>)
  4013de:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4013e0:	4b10      	ldr	r3, [pc, #64]	; (401424 <_sbrk+0x50>)
  4013e2:	681b      	ldr	r3, [r3, #0]
  4013e4:	2b00      	cmp	r3, #0
  4013e6:	d102      	bne.n	4013ee <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4013e8:	4b0e      	ldr	r3, [pc, #56]	; (401424 <_sbrk+0x50>)
  4013ea:	4a0f      	ldr	r2, [pc, #60]	; (401428 <_sbrk+0x54>)
  4013ec:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4013ee:	4b0d      	ldr	r3, [pc, #52]	; (401424 <_sbrk+0x50>)
  4013f0:	681b      	ldr	r3, [r3, #0]
  4013f2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4013f4:	68ba      	ldr	r2, [r7, #8]
  4013f6:	687b      	ldr	r3, [r7, #4]
  4013f8:	441a      	add	r2, r3
  4013fa:	68fb      	ldr	r3, [r7, #12]
  4013fc:	429a      	cmp	r2, r3
  4013fe:	dd02      	ble.n	401406 <_sbrk+0x32>
		return (caddr_t) -1;	
  401400:	f04f 33ff 	mov.w	r3, #4294967295
  401404:	e006      	b.n	401414 <_sbrk+0x40>
	}

	heap += incr;
  401406:	4b07      	ldr	r3, [pc, #28]	; (401424 <_sbrk+0x50>)
  401408:	681a      	ldr	r2, [r3, #0]
  40140a:	687b      	ldr	r3, [r7, #4]
  40140c:	4413      	add	r3, r2
  40140e:	4a05      	ldr	r2, [pc, #20]	; (401424 <_sbrk+0x50>)
  401410:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401412:	68bb      	ldr	r3, [r7, #8]
}
  401414:	4618      	mov	r0, r3
  401416:	3714      	adds	r7, #20
  401418:	46bd      	mov	sp, r7
  40141a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40141e:	4770      	bx	lr
  401420:	2045fffc 	.word	0x2045fffc
  401424:	20400920 	.word	0x20400920
  401428:	20402c28 	.word	0x20402c28

0040142c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40142c:	b480      	push	{r7}
  40142e:	b083      	sub	sp, #12
  401430:	af00      	add	r7, sp, #0
  401432:	4603      	mov	r3, r0
  401434:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401436:	4909      	ldr	r1, [pc, #36]	; (40145c <NVIC_EnableIRQ+0x30>)
  401438:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40143c:	095b      	lsrs	r3, r3, #5
  40143e:	79fa      	ldrb	r2, [r7, #7]
  401440:	f002 021f 	and.w	r2, r2, #31
  401444:	2001      	movs	r0, #1
  401446:	fa00 f202 	lsl.w	r2, r0, r2
  40144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40144e:	bf00      	nop
  401450:	370c      	adds	r7, #12
  401452:	46bd      	mov	sp, r7
  401454:	f85d 7b04 	ldr.w	r7, [sp], #4
  401458:	4770      	bx	lr
  40145a:	bf00      	nop
  40145c:	e000e100 	.word	0xe000e100

00401460 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401460:	b480      	push	{r7}
  401462:	b083      	sub	sp, #12
  401464:	af00      	add	r7, sp, #0
  401466:	4603      	mov	r3, r0
  401468:	6039      	str	r1, [r7, #0]
  40146a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401470:	2b00      	cmp	r3, #0
  401472:	da0b      	bge.n	40148c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401474:	490d      	ldr	r1, [pc, #52]	; (4014ac <NVIC_SetPriority+0x4c>)
  401476:	79fb      	ldrb	r3, [r7, #7]
  401478:	f003 030f 	and.w	r3, r3, #15
  40147c:	3b04      	subs	r3, #4
  40147e:	683a      	ldr	r2, [r7, #0]
  401480:	b2d2      	uxtb	r2, r2
  401482:	0152      	lsls	r2, r2, #5
  401484:	b2d2      	uxtb	r2, r2
  401486:	440b      	add	r3, r1
  401488:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40148a:	e009      	b.n	4014a0 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40148c:	4908      	ldr	r1, [pc, #32]	; (4014b0 <NVIC_SetPriority+0x50>)
  40148e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401492:	683a      	ldr	r2, [r7, #0]
  401494:	b2d2      	uxtb	r2, r2
  401496:	0152      	lsls	r2, r2, #5
  401498:	b2d2      	uxtb	r2, r2
  40149a:	440b      	add	r3, r1
  40149c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4014a0:	bf00      	nop
  4014a2:	370c      	adds	r7, #12
  4014a4:	46bd      	mov	sp, r7
  4014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014aa:	4770      	bx	lr
  4014ac:	e000ed00 	.word	0xe000ed00
  4014b0:	e000e100 	.word	0xe000e100

004014b4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4014b4:	b480      	push	{r7}
  4014b6:	b083      	sub	sp, #12
  4014b8:	af00      	add	r7, sp, #0
  4014ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014bc:	687b      	ldr	r3, [r7, #4]
  4014be:	2b07      	cmp	r3, #7
  4014c0:	d825      	bhi.n	40150e <osc_get_rate+0x5a>
  4014c2:	a201      	add	r2, pc, #4	; (adr r2, 4014c8 <osc_get_rate+0x14>)
  4014c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014c8:	004014e9 	.word	0x004014e9
  4014cc:	004014ef 	.word	0x004014ef
  4014d0:	004014f5 	.word	0x004014f5
  4014d4:	004014fb 	.word	0x004014fb
  4014d8:	004014ff 	.word	0x004014ff
  4014dc:	00401503 	.word	0x00401503
  4014e0:	00401507 	.word	0x00401507
  4014e4:	0040150b 	.word	0x0040150b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4014e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4014ec:	e010      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4014ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014f2:	e00d      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4014f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014f8:	e00a      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4014fa:	4b08      	ldr	r3, [pc, #32]	; (40151c <osc_get_rate+0x68>)
  4014fc:	e008      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4014fe:	4b08      	ldr	r3, [pc, #32]	; (401520 <osc_get_rate+0x6c>)
  401500:	e006      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401502:	4b08      	ldr	r3, [pc, #32]	; (401524 <osc_get_rate+0x70>)
  401504:	e004      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401506:	4b07      	ldr	r3, [pc, #28]	; (401524 <osc_get_rate+0x70>)
  401508:	e002      	b.n	401510 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40150a:	4b06      	ldr	r3, [pc, #24]	; (401524 <osc_get_rate+0x70>)
  40150c:	e000      	b.n	401510 <osc_get_rate+0x5c>
	}

	return 0;
  40150e:	2300      	movs	r3, #0
}
  401510:	4618      	mov	r0, r3
  401512:	370c      	adds	r7, #12
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr
  40151c:	003d0900 	.word	0x003d0900
  401520:	007a1200 	.word	0x007a1200
  401524:	00b71b00 	.word	0x00b71b00

00401528 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401528:	b580      	push	{r7, lr}
  40152a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40152c:	2006      	movs	r0, #6
  40152e:	4b05      	ldr	r3, [pc, #20]	; (401544 <sysclk_get_main_hz+0x1c>)
  401530:	4798      	blx	r3
  401532:	4602      	mov	r2, r0
  401534:	4613      	mov	r3, r2
  401536:	009b      	lsls	r3, r3, #2
  401538:	4413      	add	r3, r2
  40153a:	009a      	lsls	r2, r3, #2
  40153c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40153e:	4618      	mov	r0, r3
  401540:	bd80      	pop	{r7, pc}
  401542:	bf00      	nop
  401544:	004014b5 	.word	0x004014b5

00401548 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401548:	b580      	push	{r7, lr}
  40154a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40154c:	4b02      	ldr	r3, [pc, #8]	; (401558 <sysclk_get_cpu_hz+0x10>)
  40154e:	4798      	blx	r3
  401550:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401552:	4618      	mov	r0, r3
  401554:	bd80      	pop	{r7, pc}
  401556:	bf00      	nop
  401558:	00401529 	.word	0x00401529

0040155c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40155c:	b580      	push	{r7, lr}
  40155e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401560:	4b02      	ldr	r3, [pc, #8]	; (40156c <sysclk_get_peripheral_hz+0x10>)
  401562:	4798      	blx	r3
  401564:	4603      	mov	r3, r0
  401566:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401568:	4618      	mov	r0, r3
  40156a:	bd80      	pop	{r7, pc}
  40156c:	00401529 	.word	0x00401529

00401570 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401570:	b580      	push	{r7, lr}
  401572:	b082      	sub	sp, #8
  401574:	af00      	add	r7, sp, #0
  401576:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401578:	6878      	ldr	r0, [r7, #4]
  40157a:	4b03      	ldr	r3, [pc, #12]	; (401588 <sysclk_enable_peripheral_clock+0x18>)
  40157c:	4798      	blx	r3
}
  40157e:	bf00      	nop
  401580:	3708      	adds	r7, #8
  401582:	46bd      	mov	sp, r7
  401584:	bd80      	pop	{r7, pc}
  401586:	bf00      	nop
  401588:	00400cfd 	.word	0x00400cfd

0040158c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40158c:	b580      	push	{r7, lr}
  40158e:	b082      	sub	sp, #8
  401590:	af00      	add	r7, sp, #0
  401592:	6078      	str	r0, [r7, #4]
  401594:	460b      	mov	r3, r1
  401596:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401598:	687b      	ldr	r3, [r7, #4]
  40159a:	4a36      	ldr	r2, [pc, #216]	; (401674 <usart_serial_putchar+0xe8>)
  40159c:	4293      	cmp	r3, r2
  40159e:	d10a      	bne.n	4015b6 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015a0:	bf00      	nop
  4015a2:	78fb      	ldrb	r3, [r7, #3]
  4015a4:	4619      	mov	r1, r3
  4015a6:	6878      	ldr	r0, [r7, #4]
  4015a8:	4b33      	ldr	r3, [pc, #204]	; (401678 <usart_serial_putchar+0xec>)
  4015aa:	4798      	blx	r3
  4015ac:	4603      	mov	r3, r0
  4015ae:	2b00      	cmp	r3, #0
  4015b0:	d1f7      	bne.n	4015a2 <usart_serial_putchar+0x16>
		return 1;
  4015b2:	2301      	movs	r3, #1
  4015b4:	e05a      	b.n	40166c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4015b6:	687b      	ldr	r3, [r7, #4]
  4015b8:	4a30      	ldr	r2, [pc, #192]	; (40167c <usart_serial_putchar+0xf0>)
  4015ba:	4293      	cmp	r3, r2
  4015bc:	d10a      	bne.n	4015d4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015be:	bf00      	nop
  4015c0:	78fb      	ldrb	r3, [r7, #3]
  4015c2:	4619      	mov	r1, r3
  4015c4:	6878      	ldr	r0, [r7, #4]
  4015c6:	4b2c      	ldr	r3, [pc, #176]	; (401678 <usart_serial_putchar+0xec>)
  4015c8:	4798      	blx	r3
  4015ca:	4603      	mov	r3, r0
  4015cc:	2b00      	cmp	r3, #0
  4015ce:	d1f7      	bne.n	4015c0 <usart_serial_putchar+0x34>
		return 1;
  4015d0:	2301      	movs	r3, #1
  4015d2:	e04b      	b.n	40166c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4015d4:	687b      	ldr	r3, [r7, #4]
  4015d6:	4a2a      	ldr	r2, [pc, #168]	; (401680 <usart_serial_putchar+0xf4>)
  4015d8:	4293      	cmp	r3, r2
  4015da:	d10a      	bne.n	4015f2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015dc:	bf00      	nop
  4015de:	78fb      	ldrb	r3, [r7, #3]
  4015e0:	4619      	mov	r1, r3
  4015e2:	6878      	ldr	r0, [r7, #4]
  4015e4:	4b24      	ldr	r3, [pc, #144]	; (401678 <usart_serial_putchar+0xec>)
  4015e6:	4798      	blx	r3
  4015e8:	4603      	mov	r3, r0
  4015ea:	2b00      	cmp	r3, #0
  4015ec:	d1f7      	bne.n	4015de <usart_serial_putchar+0x52>
		return 1;
  4015ee:	2301      	movs	r3, #1
  4015f0:	e03c      	b.n	40166c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4015f2:	687b      	ldr	r3, [r7, #4]
  4015f4:	4a23      	ldr	r2, [pc, #140]	; (401684 <usart_serial_putchar+0xf8>)
  4015f6:	4293      	cmp	r3, r2
  4015f8:	d10a      	bne.n	401610 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015fa:	bf00      	nop
  4015fc:	78fb      	ldrb	r3, [r7, #3]
  4015fe:	4619      	mov	r1, r3
  401600:	6878      	ldr	r0, [r7, #4]
  401602:	4b1d      	ldr	r3, [pc, #116]	; (401678 <usart_serial_putchar+0xec>)
  401604:	4798      	blx	r3
  401606:	4603      	mov	r3, r0
  401608:	2b00      	cmp	r3, #0
  40160a:	d1f7      	bne.n	4015fc <usart_serial_putchar+0x70>
		return 1;
  40160c:	2301      	movs	r3, #1
  40160e:	e02d      	b.n	40166c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	4a1d      	ldr	r2, [pc, #116]	; (401688 <usart_serial_putchar+0xfc>)
  401614:	4293      	cmp	r3, r2
  401616:	d10a      	bne.n	40162e <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401618:	bf00      	nop
  40161a:	78fb      	ldrb	r3, [r7, #3]
  40161c:	4619      	mov	r1, r3
  40161e:	6878      	ldr	r0, [r7, #4]
  401620:	4b1a      	ldr	r3, [pc, #104]	; (40168c <usart_serial_putchar+0x100>)
  401622:	4798      	blx	r3
  401624:	4603      	mov	r3, r0
  401626:	2b00      	cmp	r3, #0
  401628:	d1f7      	bne.n	40161a <usart_serial_putchar+0x8e>
		return 1;
  40162a:	2301      	movs	r3, #1
  40162c:	e01e      	b.n	40166c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40162e:	687b      	ldr	r3, [r7, #4]
  401630:	4a17      	ldr	r2, [pc, #92]	; (401690 <usart_serial_putchar+0x104>)
  401632:	4293      	cmp	r3, r2
  401634:	d10a      	bne.n	40164c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401636:	bf00      	nop
  401638:	78fb      	ldrb	r3, [r7, #3]
  40163a:	4619      	mov	r1, r3
  40163c:	6878      	ldr	r0, [r7, #4]
  40163e:	4b13      	ldr	r3, [pc, #76]	; (40168c <usart_serial_putchar+0x100>)
  401640:	4798      	blx	r3
  401642:	4603      	mov	r3, r0
  401644:	2b00      	cmp	r3, #0
  401646:	d1f7      	bne.n	401638 <usart_serial_putchar+0xac>
		return 1;
  401648:	2301      	movs	r3, #1
  40164a:	e00f      	b.n	40166c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40164c:	687b      	ldr	r3, [r7, #4]
  40164e:	4a11      	ldr	r2, [pc, #68]	; (401694 <usart_serial_putchar+0x108>)
  401650:	4293      	cmp	r3, r2
  401652:	d10a      	bne.n	40166a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401654:	bf00      	nop
  401656:	78fb      	ldrb	r3, [r7, #3]
  401658:	4619      	mov	r1, r3
  40165a:	6878      	ldr	r0, [r7, #4]
  40165c:	4b0b      	ldr	r3, [pc, #44]	; (40168c <usart_serial_putchar+0x100>)
  40165e:	4798      	blx	r3
  401660:	4603      	mov	r3, r0
  401662:	2b00      	cmp	r3, #0
  401664:	d1f7      	bne.n	401656 <usart_serial_putchar+0xca>
		return 1;
  401666:	2301      	movs	r3, #1
  401668:	e000      	b.n	40166c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40166a:	2300      	movs	r3, #0
}
  40166c:	4618      	mov	r0, r3
  40166e:	3708      	adds	r7, #8
  401670:	46bd      	mov	sp, r7
  401672:	bd80      	pop	{r7, pc}
  401674:	400e0800 	.word	0x400e0800
  401678:	00400d81 	.word	0x00400d81
  40167c:	400e0a00 	.word	0x400e0a00
  401680:	400e1a00 	.word	0x400e1a00
  401684:	400e1c00 	.word	0x400e1c00
  401688:	40024000 	.word	0x40024000
  40168c:	00401009 	.word	0x00401009
  401690:	40028000 	.word	0x40028000
  401694:	4002c000 	.word	0x4002c000

00401698 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401698:	b580      	push	{r7, lr}
  40169a:	b084      	sub	sp, #16
  40169c:	af00      	add	r7, sp, #0
  40169e:	6078      	str	r0, [r7, #4]
  4016a0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4016a2:	2300      	movs	r3, #0
  4016a4:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4016a6:	687b      	ldr	r3, [r7, #4]
  4016a8:	4a34      	ldr	r2, [pc, #208]	; (40177c <usart_serial_getchar+0xe4>)
  4016aa:	4293      	cmp	r3, r2
  4016ac:	d107      	bne.n	4016be <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4016ae:	bf00      	nop
  4016b0:	6839      	ldr	r1, [r7, #0]
  4016b2:	6878      	ldr	r0, [r7, #4]
  4016b4:	4b32      	ldr	r3, [pc, #200]	; (401780 <usart_serial_getchar+0xe8>)
  4016b6:	4798      	blx	r3
  4016b8:	4603      	mov	r3, r0
  4016ba:	2b00      	cmp	r3, #0
  4016bc:	d1f8      	bne.n	4016b0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4016be:	687b      	ldr	r3, [r7, #4]
  4016c0:	4a30      	ldr	r2, [pc, #192]	; (401784 <usart_serial_getchar+0xec>)
  4016c2:	4293      	cmp	r3, r2
  4016c4:	d107      	bne.n	4016d6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4016c6:	bf00      	nop
  4016c8:	6839      	ldr	r1, [r7, #0]
  4016ca:	6878      	ldr	r0, [r7, #4]
  4016cc:	4b2c      	ldr	r3, [pc, #176]	; (401780 <usart_serial_getchar+0xe8>)
  4016ce:	4798      	blx	r3
  4016d0:	4603      	mov	r3, r0
  4016d2:	2b00      	cmp	r3, #0
  4016d4:	d1f8      	bne.n	4016c8 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4016d6:	687b      	ldr	r3, [r7, #4]
  4016d8:	4a2b      	ldr	r2, [pc, #172]	; (401788 <usart_serial_getchar+0xf0>)
  4016da:	4293      	cmp	r3, r2
  4016dc:	d107      	bne.n	4016ee <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4016de:	bf00      	nop
  4016e0:	6839      	ldr	r1, [r7, #0]
  4016e2:	6878      	ldr	r0, [r7, #4]
  4016e4:	4b26      	ldr	r3, [pc, #152]	; (401780 <usart_serial_getchar+0xe8>)
  4016e6:	4798      	blx	r3
  4016e8:	4603      	mov	r3, r0
  4016ea:	2b00      	cmp	r3, #0
  4016ec:	d1f8      	bne.n	4016e0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4016ee:	687b      	ldr	r3, [r7, #4]
  4016f0:	4a26      	ldr	r2, [pc, #152]	; (40178c <usart_serial_getchar+0xf4>)
  4016f2:	4293      	cmp	r3, r2
  4016f4:	d107      	bne.n	401706 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4016f6:	bf00      	nop
  4016f8:	6839      	ldr	r1, [r7, #0]
  4016fa:	6878      	ldr	r0, [r7, #4]
  4016fc:	4b20      	ldr	r3, [pc, #128]	; (401780 <usart_serial_getchar+0xe8>)
  4016fe:	4798      	blx	r3
  401700:	4603      	mov	r3, r0
  401702:	2b00      	cmp	r3, #0
  401704:	d1f8      	bne.n	4016f8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401706:	687b      	ldr	r3, [r7, #4]
  401708:	4a21      	ldr	r2, [pc, #132]	; (401790 <usart_serial_getchar+0xf8>)
  40170a:	4293      	cmp	r3, r2
  40170c:	d10d      	bne.n	40172a <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  40170e:	bf00      	nop
  401710:	f107 030c 	add.w	r3, r7, #12
  401714:	4619      	mov	r1, r3
  401716:	6878      	ldr	r0, [r7, #4]
  401718:	4b1e      	ldr	r3, [pc, #120]	; (401794 <usart_serial_getchar+0xfc>)
  40171a:	4798      	blx	r3
  40171c:	4603      	mov	r3, r0
  40171e:	2b00      	cmp	r3, #0
  401720:	d1f6      	bne.n	401710 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401722:	68fb      	ldr	r3, [r7, #12]
  401724:	b2da      	uxtb	r2, r3
  401726:	683b      	ldr	r3, [r7, #0]
  401728:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40172a:	687b      	ldr	r3, [r7, #4]
  40172c:	4a1a      	ldr	r2, [pc, #104]	; (401798 <usart_serial_getchar+0x100>)
  40172e:	4293      	cmp	r3, r2
  401730:	d10d      	bne.n	40174e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401732:	bf00      	nop
  401734:	f107 030c 	add.w	r3, r7, #12
  401738:	4619      	mov	r1, r3
  40173a:	6878      	ldr	r0, [r7, #4]
  40173c:	4b15      	ldr	r3, [pc, #84]	; (401794 <usart_serial_getchar+0xfc>)
  40173e:	4798      	blx	r3
  401740:	4603      	mov	r3, r0
  401742:	2b00      	cmp	r3, #0
  401744:	d1f6      	bne.n	401734 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401746:	68fb      	ldr	r3, [r7, #12]
  401748:	b2da      	uxtb	r2, r3
  40174a:	683b      	ldr	r3, [r7, #0]
  40174c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40174e:	687b      	ldr	r3, [r7, #4]
  401750:	4a12      	ldr	r2, [pc, #72]	; (40179c <usart_serial_getchar+0x104>)
  401752:	4293      	cmp	r3, r2
  401754:	d10d      	bne.n	401772 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401756:	bf00      	nop
  401758:	f107 030c 	add.w	r3, r7, #12
  40175c:	4619      	mov	r1, r3
  40175e:	6878      	ldr	r0, [r7, #4]
  401760:	4b0c      	ldr	r3, [pc, #48]	; (401794 <usart_serial_getchar+0xfc>)
  401762:	4798      	blx	r3
  401764:	4603      	mov	r3, r0
  401766:	2b00      	cmp	r3, #0
  401768:	d1f6      	bne.n	401758 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40176a:	68fb      	ldr	r3, [r7, #12]
  40176c:	b2da      	uxtb	r2, r3
  40176e:	683b      	ldr	r3, [r7, #0]
  401770:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401772:	bf00      	nop
  401774:	3710      	adds	r7, #16
  401776:	46bd      	mov	sp, r7
  401778:	bd80      	pop	{r7, pc}
  40177a:	bf00      	nop
  40177c:	400e0800 	.word	0x400e0800
  401780:	00400db1 	.word	0x00400db1
  401784:	400e0a00 	.word	0x400e0a00
  401788:	400e1a00 	.word	0x400e1a00
  40178c:	400e1c00 	.word	0x400e1c00
  401790:	40024000 	.word	0x40024000
  401794:	0040103d 	.word	0x0040103d
  401798:	40028000 	.word	0x40028000
  40179c:	4002c000 	.word	0x4002c000

004017a0 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4017a0:	b580      	push	{r7, lr}
  4017a2:	b082      	sub	sp, #8
  4017a4:	af00      	add	r7, sp, #0
  4017a6:	6078      	str	r0, [r7, #4]
  4017a8:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4017aa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017ae:	4806      	ldr	r0, [pc, #24]	; (4017c8 <Button1_Handler+0x28>)
  4017b0:	4b06      	ldr	r3, [pc, #24]	; (4017cc <Button1_Handler+0x2c>)
  4017b2:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4017b4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017b8:	4805      	ldr	r0, [pc, #20]	; (4017d0 <Button1_Handler+0x30>)
  4017ba:	4b04      	ldr	r3, [pc, #16]	; (4017cc <Button1_Handler+0x2c>)
  4017bc:	4798      	blx	r3
}
  4017be:	bf00      	nop
  4017c0:	3708      	adds	r7, #8
  4017c2:	46bd      	mov	sp, r7
  4017c4:	bd80      	pop	{r7, pc}
  4017c6:	bf00      	nop
  4017c8:	400e1400 	.word	0x400e1400
  4017cc:	00401819 	.word	0x00401819
  4017d0:	400e1200 	.word	0x400e1200

004017d4 <USART1_Handler>:

void USART1_Handler(void){
  4017d4:	b580      	push	{r7, lr}
  4017d6:	b082      	sub	sp, #8
  4017d8:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  4017da:	480a      	ldr	r0, [pc, #40]	; (401804 <USART1_Handler+0x30>)
  4017dc:	4b0a      	ldr	r3, [pc, #40]	; (401808 <USART1_Handler+0x34>)
  4017de:	4798      	blx	r3
  4017e0:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  4017e2:	687b      	ldr	r3, [r7, #4]
  4017e4:	f003 0301 	and.w	r3, r3, #1
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	d007      	beq.n	4017fc <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  4017ec:	1cfb      	adds	r3, r7, #3
  4017ee:	4619      	mov	r1, r3
  4017f0:	4804      	ldr	r0, [pc, #16]	; (401804 <USART1_Handler+0x30>)
  4017f2:	4b06      	ldr	r3, [pc, #24]	; (40180c <USART1_Handler+0x38>)
  4017f4:	4798      	blx	r3
    usart_puts(bufferTX);
  4017f6:	4806      	ldr	r0, [pc, #24]	; (401810 <USART1_Handler+0x3c>)
  4017f8:	4b06      	ldr	r3, [pc, #24]	; (401814 <USART1_Handler+0x40>)
  4017fa:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  4017fc:	bf00      	nop
  4017fe:	3708      	adds	r7, #8
  401800:	46bd      	mov	sp, r7
  401802:	bd80      	pop	{r7, pc}
  401804:	40028000 	.word	0x40028000
  401808:	00400fb9 	.word	0x00400fb9
  40180c:	00401699 	.word	0x00401699
  401810:	204009bc 	.word	0x204009bc
  401814:	004019a9 	.word	0x004019a9

00401818 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401818:	b580      	push	{r7, lr}
  40181a:	b082      	sub	sp, #8
  40181c:	af00      	add	r7, sp, #0
  40181e:	6078      	str	r0, [r7, #4]
  401820:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401822:	6839      	ldr	r1, [r7, #0]
  401824:	6878      	ldr	r0, [r7, #4]
  401826:	4b09      	ldr	r3, [pc, #36]	; (40184c <pin_toggle+0x34>)
  401828:	4798      	blx	r3
  40182a:	4603      	mov	r3, r0
  40182c:	2b00      	cmp	r3, #0
  40182e:	d004      	beq.n	40183a <pin_toggle+0x22>
    pio_clear(pio, mask);
  401830:	6839      	ldr	r1, [r7, #0]
  401832:	6878      	ldr	r0, [r7, #4]
  401834:	4b06      	ldr	r3, [pc, #24]	; (401850 <pin_toggle+0x38>)
  401836:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401838:	e003      	b.n	401842 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  40183a:	6839      	ldr	r1, [r7, #0]
  40183c:	6878      	ldr	r0, [r7, #4]
  40183e:	4b05      	ldr	r3, [pc, #20]	; (401854 <pin_toggle+0x3c>)
  401840:	4798      	blx	r3
}
  401842:	bf00      	nop
  401844:	3708      	adds	r7, #8
  401846:	46bd      	mov	sp, r7
  401848:	bd80      	pop	{r7, pc}
  40184a:	bf00      	nop
  40184c:	00400771 	.word	0x00400771
  401850:	00400561 	.word	0x00400561
  401854:	00400545 	.word	0x00400545

00401858 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401858:	b590      	push	{r4, r7, lr}
  40185a:	b083      	sub	sp, #12
  40185c:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40185e:	200a      	movs	r0, #10
  401860:	4b10      	ldr	r3, [pc, #64]	; (4018a4 <BUT_init+0x4c>)
  401862:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401864:	2209      	movs	r2, #9
  401866:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40186a:	480f      	ldr	r0, [pc, #60]	; (4018a8 <BUT_init+0x50>)
  40186c:	4b0f      	ldr	r3, [pc, #60]	; (4018ac <BUT_init+0x54>)
  40186e:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401870:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401874:	480c      	ldr	r0, [pc, #48]	; (4018a8 <BUT_init+0x50>)
  401876:	4b0e      	ldr	r3, [pc, #56]	; (4018b0 <BUT_init+0x58>)
  401878:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  40187a:	4b0e      	ldr	r3, [pc, #56]	; (4018b4 <BUT_init+0x5c>)
  40187c:	9300      	str	r3, [sp, #0]
  40187e:	2350      	movs	r3, #80	; 0x50
  401880:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401884:	210a      	movs	r1, #10
  401886:	4808      	ldr	r0, [pc, #32]	; (4018a8 <BUT_init+0x50>)
  401888:	4c0b      	ldr	r4, [pc, #44]	; (4018b8 <BUT_init+0x60>)
  40188a:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  40188c:	200a      	movs	r0, #10
  40188e:	4b0b      	ldr	r3, [pc, #44]	; (4018bc <BUT_init+0x64>)
  401890:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401892:	2101      	movs	r1, #1
  401894:	200a      	movs	r0, #10
  401896:	4b0a      	ldr	r3, [pc, #40]	; (4018c0 <BUT_init+0x68>)
  401898:	4798      	blx	r3
};
  40189a:	bf00      	nop
  40189c:	3704      	adds	r7, #4
  40189e:	46bd      	mov	sp, r7
  4018a0:	bd90      	pop	{r4, r7, pc}
  4018a2:	bf00      	nop
  4018a4:	00400cfd 	.word	0x00400cfd
  4018a8:	400e0e00 	.word	0x400e0e00
  4018ac:	0040068d 	.word	0x0040068d
  4018b0:	00400805 	.word	0x00400805
  4018b4:	004017a1 	.word	0x004017a1
  4018b8:	00400921 	.word	0x00400921
  4018bc:	0040142d 	.word	0x0040142d
  4018c0:	00401461 	.word	0x00401461

004018c4 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4018c4:	b590      	push	{r4, r7, lr}
  4018c6:	b085      	sub	sp, #20
  4018c8:	af02      	add	r7, sp, #8
  4018ca:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4018cc:	200c      	movs	r0, #12
  4018ce:	4b07      	ldr	r3, [pc, #28]	; (4018ec <LED_init+0x28>)
  4018d0:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4018d2:	687a      	ldr	r2, [r7, #4]
  4018d4:	2300      	movs	r3, #0
  4018d6:	9300      	str	r3, [sp, #0]
  4018d8:	2300      	movs	r3, #0
  4018da:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018de:	4804      	ldr	r0, [pc, #16]	; (4018f0 <LED_init+0x2c>)
  4018e0:	4c04      	ldr	r4, [pc, #16]	; (4018f4 <LED_init+0x30>)
  4018e2:	47a0      	blx	r4
};
  4018e4:	bf00      	nop
  4018e6:	370c      	adds	r7, #12
  4018e8:	46bd      	mov	sp, r7
  4018ea:	bd90      	pop	{r4, r7, pc}
  4018ec:	00400cfd 	.word	0x00400cfd
  4018f0:	400e1200 	.word	0x400e1200
  4018f4:	0040070d 	.word	0x0040070d

004018f8 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  4018f8:	b580      	push	{r7, lr}
  4018fa:	b086      	sub	sp, #24
  4018fc:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  4018fe:	200b      	movs	r0, #11
  401900:	4b1f      	ldr	r3, [pc, #124]	; (401980 <USART1_init+0x88>)
  401902:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401904:	200a      	movs	r0, #10
  401906:	4b1e      	ldr	r3, [pc, #120]	; (401980 <USART1_init+0x88>)
  401908:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  40190a:	2210      	movs	r2, #16
  40190c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401910:	481c      	ldr	r0, [pc, #112]	; (401984 <USART1_init+0x8c>)
  401912:	4b1d      	ldr	r3, [pc, #116]	; (401988 <USART1_init+0x90>)
  401914:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401916:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40191a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40191e:	481b      	ldr	r0, [pc, #108]	; (40198c <USART1_init+0x94>)
  401920:	4b19      	ldr	r3, [pc, #100]	; (401988 <USART1_init+0x90>)
  401922:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401924:	4a1a      	ldr	r2, [pc, #104]	; (401990 <USART1_init+0x98>)
  401926:	4b1a      	ldr	r3, [pc, #104]	; (401990 <USART1_init+0x98>)
  401928:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  40192c:	f043 0310 	orr.w	r3, r3, #16
  401930:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401934:	463b      	mov	r3, r7
  401936:	2200      	movs	r2, #0
  401938:	601a      	str	r2, [r3, #0]
  40193a:	605a      	str	r2, [r3, #4]
  40193c:	609a      	str	r2, [r3, #8]
  40193e:	60da      	str	r2, [r3, #12]
  401940:	611a      	str	r2, [r3, #16]
  401942:	615a      	str	r2, [r3, #20]
  401944:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401948:	603b      	str	r3, [r7, #0]
  40194a:	23c0      	movs	r3, #192	; 0xc0
  40194c:	607b      	str	r3, [r7, #4]
  40194e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401952:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401954:	200e      	movs	r0, #14
  401956:	4b0a      	ldr	r3, [pc, #40]	; (401980 <USART1_init+0x88>)
  401958:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  40195a:	4b0e      	ldr	r3, [pc, #56]	; (401994 <USART1_init+0x9c>)
  40195c:	4798      	blx	r3
  40195e:	4602      	mov	r2, r0
  401960:	463b      	mov	r3, r7
  401962:	4619      	mov	r1, r3
  401964:	480c      	ldr	r0, [pc, #48]	; (401998 <USART1_init+0xa0>)
  401966:	4b0d      	ldr	r3, [pc, #52]	; (40199c <USART1_init+0xa4>)
  401968:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  40196a:	480b      	ldr	r0, [pc, #44]	; (401998 <USART1_init+0xa0>)
  40196c:	4b0c      	ldr	r3, [pc, #48]	; (4019a0 <USART1_init+0xa8>)
  40196e:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401970:	4809      	ldr	r0, [pc, #36]	; (401998 <USART1_init+0xa0>)
  401972:	4b0c      	ldr	r3, [pc, #48]	; (4019a4 <USART1_init+0xac>)
  401974:	4798      	blx	r3
 }
  401976:	bf00      	nop
  401978:	3718      	adds	r7, #24
  40197a:	46bd      	mov	sp, r7
  40197c:	bd80      	pop	{r7, pc}
  40197e:	bf00      	nop
  401980:	00401571 	.word	0x00401571
  401984:	400e1000 	.word	0x400e1000
  401988:	0040057d 	.word	0x0040057d
  40198c:	400e0e00 	.word	0x400e0e00
  401990:	40088000 	.word	0x40088000
  401994:	0040155d 	.word	0x0040155d
  401998:	40028000 	.word	0x40028000
  40199c:	00400ec5 	.word	0x00400ec5
  4019a0:	00400f49 	.word	0x00400f49
  4019a4:	00400f81 	.word	0x00400f81

004019a8 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4019a8:	b480      	push	{r7}
  4019aa:	b085      	sub	sp, #20
  4019ac:	af00      	add	r7, sp, #0
  4019ae:	6078      	str	r0, [r7, #4]
  int i = 100;
  4019b0:	2364      	movs	r3, #100	; 0x64
  4019b2:	60fb      	str	r3, [r7, #12]
  
  while (*(pstring+=i) != NULL){
  4019b4:	e002      	b.n	4019bc <usart_puts+0x14>
	  i++;
  4019b6:	68fb      	ldr	r3, [r7, #12]
  4019b8:	3301      	adds	r3, #1
  4019ba:	60fb      	str	r3, [r7, #12]
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  int i = 100;
  
  while (*(pstring+=i) != NULL){
  4019bc:	68fb      	ldr	r3, [r7, #12]
  4019be:	687a      	ldr	r2, [r7, #4]
  4019c0:	4413      	add	r3, r2
  4019c2:	607b      	str	r3, [r7, #4]
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	781b      	ldrb	r3, [r3, #0]
  4019c8:	2b00      	cmp	r3, #0
  4019ca:	d1f4      	bne.n	4019b6 <usart_puts+0xe>
	  i++;
  }
  return 0;
  4019cc:	2300      	movs	r3, #0
}
  4019ce:	4618      	mov	r0, r3
  4019d0:	3714      	adds	r7, #20
  4019d2:	46bd      	mov	sp, r7
  4019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d8:	4770      	bx	lr
  4019da:	bf00      	nop

004019dc <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4019dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019e0:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  4019e2:	4b28      	ldr	r3, [pc, #160]	; (401a84 <main+0xa8>)
  4019e4:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  4019e6:	4b28      	ldr	r3, [pc, #160]	; (401a88 <main+0xac>)
  4019e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4019ec:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  4019ee:	2001      	movs	r0, #1
  4019f0:	4b26      	ldr	r3, [pc, #152]	; (401a8c <main+0xb0>)
  4019f2:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  4019f4:	4b26      	ldr	r3, [pc, #152]	; (401a90 <main+0xb4>)
  4019f6:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  4019f8:	4b26      	ldr	r3, [pc, #152]	; (401a94 <main+0xb8>)
  4019fa:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  4019fc:	4a26      	ldr	r2, [pc, #152]	; (401a98 <main+0xbc>)
  4019fe:	4927      	ldr	r1, [pc, #156]	; (401a9c <main+0xc0>)
  401a00:	4827      	ldr	r0, [pc, #156]	; (401aa0 <main+0xc4>)
  401a02:	4b28      	ldr	r3, [pc, #160]	; (401aa4 <main+0xc8>)
  401a04:	4798      	blx	r3
    usart_serial_putchar(USART1, 'a');
  401a06:	2161      	movs	r1, #97	; 0x61
  401a08:	4827      	ldr	r0, [pc, #156]	; (401aa8 <main+0xcc>)
  401a0a:	4b28      	ldr	r3, [pc, #160]	; (401aac <main+0xd0>)
  401a0c:	4798      	blx	r3
    usart_puts(bufferTX);
  401a0e:	4824      	ldr	r0, [pc, #144]	; (401aa0 <main+0xc4>)
  401a10:	4b27      	ldr	r3, [pc, #156]	; (401ab0 <main+0xd4>)
  401a12:	4798      	blx	r3
   // usart_gets(bufferRX);
    delay_s(1);
  401a14:	4b27      	ldr	r3, [pc, #156]	; (401ab4 <main+0xd8>)
  401a16:	4798      	blx	r3
  401a18:	4603      	mov	r3, r0
  401a1a:	4618      	mov	r0, r3
  401a1c:	f04f 0100 	mov.w	r1, #0
  401a20:	4602      	mov	r2, r0
  401a22:	460b      	mov	r3, r1
  401a24:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  401a28:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  401a2c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  401a30:	4652      	mov	r2, sl
  401a32:	465b      	mov	r3, fp
  401a34:	015d      	lsls	r5, r3, #5
  401a36:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  401a3a:	0154      	lsls	r4, r2, #5
  401a3c:	1aa4      	subs	r4, r4, r2
  401a3e:	eb65 0503 	sbc.w	r5, r5, r3
  401a42:	1824      	adds	r4, r4, r0
  401a44:	eb45 0501 	adc.w	r5, r5, r1
  401a48:	ea4f 09c5 	mov.w	r9, r5, lsl #3
  401a4c:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
  401a50:	ea4f 08c4 	mov.w	r8, r4, lsl #3
  401a54:	4644      	mov	r4, r8
  401a56:	464d      	mov	r5, r9
  401a58:	4620      	mov	r0, r4
  401a5a:	4629      	mov	r1, r5
  401a5c:	f241 722b 	movw	r2, #5931	; 0x172b
  401a60:	f04f 0300 	mov.w	r3, #0
  401a64:	1880      	adds	r0, r0, r2
  401a66:	eb41 0103 	adc.w	r1, r1, r3
  401a6a:	4e13      	ldr	r6, [pc, #76]	; (401ab8 <main+0xdc>)
  401a6c:	f241 722c 	movw	r2, #5932	; 0x172c
  401a70:	f04f 0300 	mov.w	r3, #0
  401a74:	47b0      	blx	r6
  401a76:	4602      	mov	r2, r0
  401a78:	460b      	mov	r3, r1
  401a7a:	4613      	mov	r3, r2
  401a7c:	4618      	mov	r0, r3
  401a7e:	4b0f      	ldr	r3, [pc, #60]	; (401abc <main+0xe0>)
  401a80:	4798      	blx	r3
	}
  401a82:	e7bb      	b.n	4019fc <main+0x20>
  401a84:	0040049d 	.word	0x0040049d
  401a88:	400e1850 	.word	0x400e1850
  401a8c:	004018c5 	.word	0x004018c5
  401a90:	00401859 	.word	0x00401859
  401a94:	004018f9 	.word	0x004018f9
  401a98:	00406654 	.word	0x00406654
  401a9c:	00406660 	.word	0x00406660
  401aa0:	204009bc 	.word	0x204009bc
  401aa4:	00401ec5 	.word	0x00401ec5
  401aa8:	40028000 	.word	0x40028000
  401aac:	0040158d 	.word	0x0040158d
  401ab0:	004019a9 	.word	0x004019a9
  401ab4:	00401549 	.word	0x00401549
  401ab8:	00401ac1 	.word	0x00401ac1
  401abc:	20400001 	.word	0x20400001

00401ac0 <__aeabi_uldivmod>:
  401ac0:	b953      	cbnz	r3, 401ad8 <__aeabi_uldivmod+0x18>
  401ac2:	b94a      	cbnz	r2, 401ad8 <__aeabi_uldivmod+0x18>
  401ac4:	2900      	cmp	r1, #0
  401ac6:	bf08      	it	eq
  401ac8:	2800      	cmpeq	r0, #0
  401aca:	bf1c      	itt	ne
  401acc:	f04f 31ff 	movne.w	r1, #4294967295
  401ad0:	f04f 30ff 	movne.w	r0, #4294967295
  401ad4:	f000 b97e 	b.w	401dd4 <__aeabi_idiv0>
  401ad8:	f1ad 0c08 	sub.w	ip, sp, #8
  401adc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401ae0:	f000 f806 	bl	401af0 <__udivmoddi4>
  401ae4:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401aec:	b004      	add	sp, #16
  401aee:	4770      	bx	lr

00401af0 <__udivmoddi4>:
  401af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401af4:	468c      	mov	ip, r1
  401af6:	460e      	mov	r6, r1
  401af8:	4604      	mov	r4, r0
  401afa:	9d08      	ldr	r5, [sp, #32]
  401afc:	2b00      	cmp	r3, #0
  401afe:	d150      	bne.n	401ba2 <__udivmoddi4+0xb2>
  401b00:	428a      	cmp	r2, r1
  401b02:	4617      	mov	r7, r2
  401b04:	d96c      	bls.n	401be0 <__udivmoddi4+0xf0>
  401b06:	fab2 fe82 	clz	lr, r2
  401b0a:	f1be 0f00 	cmp.w	lr, #0
  401b0e:	d00b      	beq.n	401b28 <__udivmoddi4+0x38>
  401b10:	f1ce 0420 	rsb	r4, lr, #32
  401b14:	fa20 f404 	lsr.w	r4, r0, r4
  401b18:	fa01 f60e 	lsl.w	r6, r1, lr
  401b1c:	ea44 0c06 	orr.w	ip, r4, r6
  401b20:	fa02 f70e 	lsl.w	r7, r2, lr
  401b24:	fa00 f40e 	lsl.w	r4, r0, lr
  401b28:	ea4f 4917 	mov.w	r9, r7, lsr #16
  401b2c:	0c22      	lsrs	r2, r4, #16
  401b2e:	fbbc f0f9 	udiv	r0, ip, r9
  401b32:	fa1f f887 	uxth.w	r8, r7
  401b36:	fb09 c610 	mls	r6, r9, r0, ip
  401b3a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401b3e:	fb00 f308 	mul.w	r3, r0, r8
  401b42:	42b3      	cmp	r3, r6
  401b44:	d909      	bls.n	401b5a <__udivmoddi4+0x6a>
  401b46:	19f6      	adds	r6, r6, r7
  401b48:	f100 32ff 	add.w	r2, r0, #4294967295
  401b4c:	f080 8122 	bcs.w	401d94 <__udivmoddi4+0x2a4>
  401b50:	42b3      	cmp	r3, r6
  401b52:	f240 811f 	bls.w	401d94 <__udivmoddi4+0x2a4>
  401b56:	3802      	subs	r0, #2
  401b58:	443e      	add	r6, r7
  401b5a:	1af6      	subs	r6, r6, r3
  401b5c:	b2a2      	uxth	r2, r4
  401b5e:	fbb6 f3f9 	udiv	r3, r6, r9
  401b62:	fb09 6613 	mls	r6, r9, r3, r6
  401b66:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401b6a:	fb03 f808 	mul.w	r8, r3, r8
  401b6e:	45a0      	cmp	r8, r4
  401b70:	d909      	bls.n	401b86 <__udivmoddi4+0x96>
  401b72:	19e4      	adds	r4, r4, r7
  401b74:	f103 32ff 	add.w	r2, r3, #4294967295
  401b78:	f080 810a 	bcs.w	401d90 <__udivmoddi4+0x2a0>
  401b7c:	45a0      	cmp	r8, r4
  401b7e:	f240 8107 	bls.w	401d90 <__udivmoddi4+0x2a0>
  401b82:	3b02      	subs	r3, #2
  401b84:	443c      	add	r4, r7
  401b86:	ebc8 0404 	rsb	r4, r8, r4
  401b8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401b8e:	2100      	movs	r1, #0
  401b90:	2d00      	cmp	r5, #0
  401b92:	d062      	beq.n	401c5a <__udivmoddi4+0x16a>
  401b94:	fa24 f40e 	lsr.w	r4, r4, lr
  401b98:	2300      	movs	r3, #0
  401b9a:	602c      	str	r4, [r5, #0]
  401b9c:	606b      	str	r3, [r5, #4]
  401b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ba2:	428b      	cmp	r3, r1
  401ba4:	d907      	bls.n	401bb6 <__udivmoddi4+0xc6>
  401ba6:	2d00      	cmp	r5, #0
  401ba8:	d055      	beq.n	401c56 <__udivmoddi4+0x166>
  401baa:	2100      	movs	r1, #0
  401bac:	e885 0041 	stmia.w	r5, {r0, r6}
  401bb0:	4608      	mov	r0, r1
  401bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bb6:	fab3 f183 	clz	r1, r3
  401bba:	2900      	cmp	r1, #0
  401bbc:	f040 8090 	bne.w	401ce0 <__udivmoddi4+0x1f0>
  401bc0:	42b3      	cmp	r3, r6
  401bc2:	d302      	bcc.n	401bca <__udivmoddi4+0xda>
  401bc4:	4282      	cmp	r2, r0
  401bc6:	f200 80f8 	bhi.w	401dba <__udivmoddi4+0x2ca>
  401bca:	1a84      	subs	r4, r0, r2
  401bcc:	eb66 0603 	sbc.w	r6, r6, r3
  401bd0:	2001      	movs	r0, #1
  401bd2:	46b4      	mov	ip, r6
  401bd4:	2d00      	cmp	r5, #0
  401bd6:	d040      	beq.n	401c5a <__udivmoddi4+0x16a>
  401bd8:	e885 1010 	stmia.w	r5, {r4, ip}
  401bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401be0:	b912      	cbnz	r2, 401be8 <__udivmoddi4+0xf8>
  401be2:	2701      	movs	r7, #1
  401be4:	fbb7 f7f2 	udiv	r7, r7, r2
  401be8:	fab7 fe87 	clz	lr, r7
  401bec:	f1be 0f00 	cmp.w	lr, #0
  401bf0:	d135      	bne.n	401c5e <__udivmoddi4+0x16e>
  401bf2:	1bf3      	subs	r3, r6, r7
  401bf4:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401bf8:	fa1f fc87 	uxth.w	ip, r7
  401bfc:	2101      	movs	r1, #1
  401bfe:	fbb3 f0f8 	udiv	r0, r3, r8
  401c02:	0c22      	lsrs	r2, r4, #16
  401c04:	fb08 3610 	mls	r6, r8, r0, r3
  401c08:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401c0c:	fb0c f300 	mul.w	r3, ip, r0
  401c10:	42b3      	cmp	r3, r6
  401c12:	d907      	bls.n	401c24 <__udivmoddi4+0x134>
  401c14:	19f6      	adds	r6, r6, r7
  401c16:	f100 32ff 	add.w	r2, r0, #4294967295
  401c1a:	d202      	bcs.n	401c22 <__udivmoddi4+0x132>
  401c1c:	42b3      	cmp	r3, r6
  401c1e:	f200 80ce 	bhi.w	401dbe <__udivmoddi4+0x2ce>
  401c22:	4610      	mov	r0, r2
  401c24:	1af6      	subs	r6, r6, r3
  401c26:	b2a2      	uxth	r2, r4
  401c28:	fbb6 f3f8 	udiv	r3, r6, r8
  401c2c:	fb08 6613 	mls	r6, r8, r3, r6
  401c30:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401c34:	fb0c fc03 	mul.w	ip, ip, r3
  401c38:	45a4      	cmp	ip, r4
  401c3a:	d907      	bls.n	401c4c <__udivmoddi4+0x15c>
  401c3c:	19e4      	adds	r4, r4, r7
  401c3e:	f103 32ff 	add.w	r2, r3, #4294967295
  401c42:	d202      	bcs.n	401c4a <__udivmoddi4+0x15a>
  401c44:	45a4      	cmp	ip, r4
  401c46:	f200 80b5 	bhi.w	401db4 <__udivmoddi4+0x2c4>
  401c4a:	4613      	mov	r3, r2
  401c4c:	ebcc 0404 	rsb	r4, ip, r4
  401c50:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401c54:	e79c      	b.n	401b90 <__udivmoddi4+0xa0>
  401c56:	4629      	mov	r1, r5
  401c58:	4628      	mov	r0, r5
  401c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c5e:	f1ce 0120 	rsb	r1, lr, #32
  401c62:	fa06 f30e 	lsl.w	r3, r6, lr
  401c66:	fa07 f70e 	lsl.w	r7, r7, lr
  401c6a:	fa20 f901 	lsr.w	r9, r0, r1
  401c6e:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401c72:	40ce      	lsrs	r6, r1
  401c74:	ea49 0903 	orr.w	r9, r9, r3
  401c78:	fbb6 faf8 	udiv	sl, r6, r8
  401c7c:	ea4f 4419 	mov.w	r4, r9, lsr #16
  401c80:	fb08 661a 	mls	r6, r8, sl, r6
  401c84:	fa1f fc87 	uxth.w	ip, r7
  401c88:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  401c8c:	fb0a f20c 	mul.w	r2, sl, ip
  401c90:	429a      	cmp	r2, r3
  401c92:	fa00 f40e 	lsl.w	r4, r0, lr
  401c96:	d90a      	bls.n	401cae <__udivmoddi4+0x1be>
  401c98:	19db      	adds	r3, r3, r7
  401c9a:	f10a 31ff 	add.w	r1, sl, #4294967295
  401c9e:	f080 8087 	bcs.w	401db0 <__udivmoddi4+0x2c0>
  401ca2:	429a      	cmp	r2, r3
  401ca4:	f240 8084 	bls.w	401db0 <__udivmoddi4+0x2c0>
  401ca8:	f1aa 0a02 	sub.w	sl, sl, #2
  401cac:	443b      	add	r3, r7
  401cae:	1a9b      	subs	r3, r3, r2
  401cb0:	fa1f f989 	uxth.w	r9, r9
  401cb4:	fbb3 f1f8 	udiv	r1, r3, r8
  401cb8:	fb08 3311 	mls	r3, r8, r1, r3
  401cbc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  401cc0:	fb01 f60c 	mul.w	r6, r1, ip
  401cc4:	429e      	cmp	r6, r3
  401cc6:	d907      	bls.n	401cd8 <__udivmoddi4+0x1e8>
  401cc8:	19db      	adds	r3, r3, r7
  401cca:	f101 32ff 	add.w	r2, r1, #4294967295
  401cce:	d26b      	bcs.n	401da8 <__udivmoddi4+0x2b8>
  401cd0:	429e      	cmp	r6, r3
  401cd2:	d969      	bls.n	401da8 <__udivmoddi4+0x2b8>
  401cd4:	3902      	subs	r1, #2
  401cd6:	443b      	add	r3, r7
  401cd8:	1b9b      	subs	r3, r3, r6
  401cda:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  401cde:	e78e      	b.n	401bfe <__udivmoddi4+0x10e>
  401ce0:	f1c1 0e20 	rsb	lr, r1, #32
  401ce4:	fa22 f40e 	lsr.w	r4, r2, lr
  401ce8:	408b      	lsls	r3, r1
  401cea:	4323      	orrs	r3, r4
  401cec:	fa20 f70e 	lsr.w	r7, r0, lr
  401cf0:	fa06 f401 	lsl.w	r4, r6, r1
  401cf4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401cf8:	fa26 f60e 	lsr.w	r6, r6, lr
  401cfc:	433c      	orrs	r4, r7
  401cfe:	fbb6 f9fc 	udiv	r9, r6, ip
  401d02:	0c27      	lsrs	r7, r4, #16
  401d04:	fb0c 6619 	mls	r6, ip, r9, r6
  401d08:	fa1f f883 	uxth.w	r8, r3
  401d0c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  401d10:	fb09 f708 	mul.w	r7, r9, r8
  401d14:	42b7      	cmp	r7, r6
  401d16:	fa02 f201 	lsl.w	r2, r2, r1
  401d1a:	fa00 fa01 	lsl.w	sl, r0, r1
  401d1e:	d908      	bls.n	401d32 <__udivmoddi4+0x242>
  401d20:	18f6      	adds	r6, r6, r3
  401d22:	f109 30ff 	add.w	r0, r9, #4294967295
  401d26:	d241      	bcs.n	401dac <__udivmoddi4+0x2bc>
  401d28:	42b7      	cmp	r7, r6
  401d2a:	d93f      	bls.n	401dac <__udivmoddi4+0x2bc>
  401d2c:	f1a9 0902 	sub.w	r9, r9, #2
  401d30:	441e      	add	r6, r3
  401d32:	1bf6      	subs	r6, r6, r7
  401d34:	b2a0      	uxth	r0, r4
  401d36:	fbb6 f4fc 	udiv	r4, r6, ip
  401d3a:	fb0c 6614 	mls	r6, ip, r4, r6
  401d3e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  401d42:	fb04 f808 	mul.w	r8, r4, r8
  401d46:	45b8      	cmp	r8, r7
  401d48:	d907      	bls.n	401d5a <__udivmoddi4+0x26a>
  401d4a:	18ff      	adds	r7, r7, r3
  401d4c:	f104 30ff 	add.w	r0, r4, #4294967295
  401d50:	d228      	bcs.n	401da4 <__udivmoddi4+0x2b4>
  401d52:	45b8      	cmp	r8, r7
  401d54:	d926      	bls.n	401da4 <__udivmoddi4+0x2b4>
  401d56:	3c02      	subs	r4, #2
  401d58:	441f      	add	r7, r3
  401d5a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  401d5e:	ebc8 0707 	rsb	r7, r8, r7
  401d62:	fba0 8902 	umull	r8, r9, r0, r2
  401d66:	454f      	cmp	r7, r9
  401d68:	4644      	mov	r4, r8
  401d6a:	464e      	mov	r6, r9
  401d6c:	d314      	bcc.n	401d98 <__udivmoddi4+0x2a8>
  401d6e:	d029      	beq.n	401dc4 <__udivmoddi4+0x2d4>
  401d70:	b365      	cbz	r5, 401dcc <__udivmoddi4+0x2dc>
  401d72:	ebba 0304 	subs.w	r3, sl, r4
  401d76:	eb67 0706 	sbc.w	r7, r7, r6
  401d7a:	fa07 fe0e 	lsl.w	lr, r7, lr
  401d7e:	40cb      	lsrs	r3, r1
  401d80:	40cf      	lsrs	r7, r1
  401d82:	ea4e 0303 	orr.w	r3, lr, r3
  401d86:	e885 0088 	stmia.w	r5, {r3, r7}
  401d8a:	2100      	movs	r1, #0
  401d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d90:	4613      	mov	r3, r2
  401d92:	e6f8      	b.n	401b86 <__udivmoddi4+0x96>
  401d94:	4610      	mov	r0, r2
  401d96:	e6e0      	b.n	401b5a <__udivmoddi4+0x6a>
  401d98:	ebb8 0402 	subs.w	r4, r8, r2
  401d9c:	eb69 0603 	sbc.w	r6, r9, r3
  401da0:	3801      	subs	r0, #1
  401da2:	e7e5      	b.n	401d70 <__udivmoddi4+0x280>
  401da4:	4604      	mov	r4, r0
  401da6:	e7d8      	b.n	401d5a <__udivmoddi4+0x26a>
  401da8:	4611      	mov	r1, r2
  401daa:	e795      	b.n	401cd8 <__udivmoddi4+0x1e8>
  401dac:	4681      	mov	r9, r0
  401dae:	e7c0      	b.n	401d32 <__udivmoddi4+0x242>
  401db0:	468a      	mov	sl, r1
  401db2:	e77c      	b.n	401cae <__udivmoddi4+0x1be>
  401db4:	3b02      	subs	r3, #2
  401db6:	443c      	add	r4, r7
  401db8:	e748      	b.n	401c4c <__udivmoddi4+0x15c>
  401dba:	4608      	mov	r0, r1
  401dbc:	e70a      	b.n	401bd4 <__udivmoddi4+0xe4>
  401dbe:	3802      	subs	r0, #2
  401dc0:	443e      	add	r6, r7
  401dc2:	e72f      	b.n	401c24 <__udivmoddi4+0x134>
  401dc4:	45c2      	cmp	sl, r8
  401dc6:	d3e7      	bcc.n	401d98 <__udivmoddi4+0x2a8>
  401dc8:	463e      	mov	r6, r7
  401dca:	e7d1      	b.n	401d70 <__udivmoddi4+0x280>
  401dcc:	4629      	mov	r1, r5
  401dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dd2:	bf00      	nop

00401dd4 <__aeabi_idiv0>:
  401dd4:	4770      	bx	lr
  401dd6:	bf00      	nop

00401dd8 <__libc_init_array>:
  401dd8:	b570      	push	{r4, r5, r6, lr}
  401dda:	4e0f      	ldr	r6, [pc, #60]	; (401e18 <__libc_init_array+0x40>)
  401ddc:	4d0f      	ldr	r5, [pc, #60]	; (401e1c <__libc_init_array+0x44>)
  401dde:	1b76      	subs	r6, r6, r5
  401de0:	10b6      	asrs	r6, r6, #2
  401de2:	bf18      	it	ne
  401de4:	2400      	movne	r4, #0
  401de6:	d005      	beq.n	401df4 <__libc_init_array+0x1c>
  401de8:	3401      	adds	r4, #1
  401dea:	f855 3b04 	ldr.w	r3, [r5], #4
  401dee:	4798      	blx	r3
  401df0:	42a6      	cmp	r6, r4
  401df2:	d1f9      	bne.n	401de8 <__libc_init_array+0x10>
  401df4:	4e0a      	ldr	r6, [pc, #40]	; (401e20 <__libc_init_array+0x48>)
  401df6:	4d0b      	ldr	r5, [pc, #44]	; (401e24 <__libc_init_array+0x4c>)
  401df8:	1b76      	subs	r6, r6, r5
  401dfa:	f004 fcf7 	bl	4067ec <_init>
  401dfe:	10b6      	asrs	r6, r6, #2
  401e00:	bf18      	it	ne
  401e02:	2400      	movne	r4, #0
  401e04:	d006      	beq.n	401e14 <__libc_init_array+0x3c>
  401e06:	3401      	adds	r4, #1
  401e08:	f855 3b04 	ldr.w	r3, [r5], #4
  401e0c:	4798      	blx	r3
  401e0e:	42a6      	cmp	r6, r4
  401e10:	d1f9      	bne.n	401e06 <__libc_init_array+0x2e>
  401e12:	bd70      	pop	{r4, r5, r6, pc}
  401e14:	bd70      	pop	{r4, r5, r6, pc}
  401e16:	bf00      	nop
  401e18:	004067f8 	.word	0x004067f8
  401e1c:	004067f8 	.word	0x004067f8
  401e20:	00406800 	.word	0x00406800
  401e24:	004067f8 	.word	0x004067f8

00401e28 <memset>:
  401e28:	b470      	push	{r4, r5, r6}
  401e2a:	0784      	lsls	r4, r0, #30
  401e2c:	d046      	beq.n	401ebc <memset+0x94>
  401e2e:	1e54      	subs	r4, r2, #1
  401e30:	2a00      	cmp	r2, #0
  401e32:	d041      	beq.n	401eb8 <memset+0x90>
  401e34:	b2cd      	uxtb	r5, r1
  401e36:	4603      	mov	r3, r0
  401e38:	e002      	b.n	401e40 <memset+0x18>
  401e3a:	1e62      	subs	r2, r4, #1
  401e3c:	b3e4      	cbz	r4, 401eb8 <memset+0x90>
  401e3e:	4614      	mov	r4, r2
  401e40:	f803 5b01 	strb.w	r5, [r3], #1
  401e44:	079a      	lsls	r2, r3, #30
  401e46:	d1f8      	bne.n	401e3a <memset+0x12>
  401e48:	2c03      	cmp	r4, #3
  401e4a:	d92e      	bls.n	401eaa <memset+0x82>
  401e4c:	b2cd      	uxtb	r5, r1
  401e4e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e52:	2c0f      	cmp	r4, #15
  401e54:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e58:	d919      	bls.n	401e8e <memset+0x66>
  401e5a:	f103 0210 	add.w	r2, r3, #16
  401e5e:	4626      	mov	r6, r4
  401e60:	3e10      	subs	r6, #16
  401e62:	2e0f      	cmp	r6, #15
  401e64:	f842 5c10 	str.w	r5, [r2, #-16]
  401e68:	f842 5c0c 	str.w	r5, [r2, #-12]
  401e6c:	f842 5c08 	str.w	r5, [r2, #-8]
  401e70:	f842 5c04 	str.w	r5, [r2, #-4]
  401e74:	f102 0210 	add.w	r2, r2, #16
  401e78:	d8f2      	bhi.n	401e60 <memset+0x38>
  401e7a:	f1a4 0210 	sub.w	r2, r4, #16
  401e7e:	f022 020f 	bic.w	r2, r2, #15
  401e82:	f004 040f 	and.w	r4, r4, #15
  401e86:	3210      	adds	r2, #16
  401e88:	2c03      	cmp	r4, #3
  401e8a:	4413      	add	r3, r2
  401e8c:	d90d      	bls.n	401eaa <memset+0x82>
  401e8e:	461e      	mov	r6, r3
  401e90:	4622      	mov	r2, r4
  401e92:	3a04      	subs	r2, #4
  401e94:	2a03      	cmp	r2, #3
  401e96:	f846 5b04 	str.w	r5, [r6], #4
  401e9a:	d8fa      	bhi.n	401e92 <memset+0x6a>
  401e9c:	1f22      	subs	r2, r4, #4
  401e9e:	f022 0203 	bic.w	r2, r2, #3
  401ea2:	3204      	adds	r2, #4
  401ea4:	4413      	add	r3, r2
  401ea6:	f004 0403 	and.w	r4, r4, #3
  401eaa:	b12c      	cbz	r4, 401eb8 <memset+0x90>
  401eac:	b2c9      	uxtb	r1, r1
  401eae:	441c      	add	r4, r3
  401eb0:	f803 1b01 	strb.w	r1, [r3], #1
  401eb4:	42a3      	cmp	r3, r4
  401eb6:	d1fb      	bne.n	401eb0 <memset+0x88>
  401eb8:	bc70      	pop	{r4, r5, r6}
  401eba:	4770      	bx	lr
  401ebc:	4614      	mov	r4, r2
  401ebe:	4603      	mov	r3, r0
  401ec0:	e7c2      	b.n	401e48 <memset+0x20>
  401ec2:	bf00      	nop

00401ec4 <sprintf>:
  401ec4:	b40e      	push	{r1, r2, r3}
  401ec6:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ec8:	b09c      	sub	sp, #112	; 0x70
  401eca:	ab21      	add	r3, sp, #132	; 0x84
  401ecc:	490f      	ldr	r1, [pc, #60]	; (401f0c <sprintf+0x48>)
  401ece:	f853 2b04 	ldr.w	r2, [r3], #4
  401ed2:	9301      	str	r3, [sp, #4]
  401ed4:	4605      	mov	r5, r0
  401ed6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401eda:	6808      	ldr	r0, [r1, #0]
  401edc:	9502      	str	r5, [sp, #8]
  401ede:	f44f 7702 	mov.w	r7, #520	; 0x208
  401ee2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401ee6:	a902      	add	r1, sp, #8
  401ee8:	9506      	str	r5, [sp, #24]
  401eea:	f8ad 7014 	strh.w	r7, [sp, #20]
  401eee:	9404      	str	r4, [sp, #16]
  401ef0:	9407      	str	r4, [sp, #28]
  401ef2:	f8ad 6016 	strh.w	r6, [sp, #22]
  401ef6:	f000 f80b 	bl	401f10 <_svfprintf_r>
  401efa:	9b02      	ldr	r3, [sp, #8]
  401efc:	2200      	movs	r2, #0
  401efe:	701a      	strb	r2, [r3, #0]
  401f00:	b01c      	add	sp, #112	; 0x70
  401f02:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f06:	b003      	add	sp, #12
  401f08:	4770      	bx	lr
  401f0a:	bf00      	nop
  401f0c:	20400440 	.word	0x20400440

00401f10 <_svfprintf_r>:
  401f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f14:	b0c1      	sub	sp, #260	; 0x104
  401f16:	460c      	mov	r4, r1
  401f18:	9109      	str	r1, [sp, #36]	; 0x24
  401f1a:	4615      	mov	r5, r2
  401f1c:	930e      	str	r3, [sp, #56]	; 0x38
  401f1e:	900a      	str	r0, [sp, #40]	; 0x28
  401f20:	f002 fb2a 	bl	404578 <_localeconv_r>
  401f24:	6803      	ldr	r3, [r0, #0]
  401f26:	9317      	str	r3, [sp, #92]	; 0x5c
  401f28:	4618      	mov	r0, r3
  401f2a:	f003 fa09 	bl	405340 <strlen>
  401f2e:	89a3      	ldrh	r3, [r4, #12]
  401f30:	9016      	str	r0, [sp, #88]	; 0x58
  401f32:	061e      	lsls	r6, r3, #24
  401f34:	d503      	bpl.n	401f3e <_svfprintf_r+0x2e>
  401f36:	6923      	ldr	r3, [r4, #16]
  401f38:	2b00      	cmp	r3, #0
  401f3a:	f001 8119 	beq.w	403170 <_svfprintf_r+0x1260>
  401f3e:	2300      	movs	r3, #0
  401f40:	461a      	mov	r2, r3
  401f42:	9312      	str	r3, [sp, #72]	; 0x48
  401f44:	9325      	str	r3, [sp, #148]	; 0x94
  401f46:	9324      	str	r3, [sp, #144]	; 0x90
  401f48:	9319      	str	r3, [sp, #100]	; 0x64
  401f4a:	930b      	str	r3, [sp, #44]	; 0x2c
  401f4c:	f8df a464 	ldr.w	sl, [pc, #1124]	; 4023b4 <_svfprintf_r+0x4a4>
  401f50:	9214      	str	r2, [sp, #80]	; 0x50
  401f52:	ab30      	add	r3, sp, #192	; 0xc0
  401f54:	9323      	str	r3, [sp, #140]	; 0x8c
  401f56:	4699      	mov	r9, r3
  401f58:	9215      	str	r2, [sp, #84]	; 0x54
  401f5a:	46a8      	mov	r8, r5
  401f5c:	f898 3000 	ldrb.w	r3, [r8]
  401f60:	4644      	mov	r4, r8
  401f62:	b1eb      	cbz	r3, 401fa0 <_svfprintf_r+0x90>
  401f64:	2b25      	cmp	r3, #37	; 0x25
  401f66:	d102      	bne.n	401f6e <_svfprintf_r+0x5e>
  401f68:	e01a      	b.n	401fa0 <_svfprintf_r+0x90>
  401f6a:	2b25      	cmp	r3, #37	; 0x25
  401f6c:	d003      	beq.n	401f76 <_svfprintf_r+0x66>
  401f6e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401f72:	2b00      	cmp	r3, #0
  401f74:	d1f9      	bne.n	401f6a <_svfprintf_r+0x5a>
  401f76:	ebc8 0504 	rsb	r5, r8, r4
  401f7a:	b18d      	cbz	r5, 401fa0 <_svfprintf_r+0x90>
  401f7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401f7e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401f80:	f8c9 8000 	str.w	r8, [r9]
  401f84:	3301      	adds	r3, #1
  401f86:	442a      	add	r2, r5
  401f88:	2b07      	cmp	r3, #7
  401f8a:	f8c9 5004 	str.w	r5, [r9, #4]
  401f8e:	9225      	str	r2, [sp, #148]	; 0x94
  401f90:	9324      	str	r3, [sp, #144]	; 0x90
  401f92:	f300 80a6 	bgt.w	4020e2 <_svfprintf_r+0x1d2>
  401f96:	f109 0908 	add.w	r9, r9, #8
  401f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401f9c:	442b      	add	r3, r5
  401f9e:	930b      	str	r3, [sp, #44]	; 0x2c
  401fa0:	7823      	ldrb	r3, [r4, #0]
  401fa2:	2b00      	cmp	r3, #0
  401fa4:	f000 80a6 	beq.w	4020f4 <_svfprintf_r+0x1e4>
  401fa8:	2300      	movs	r3, #0
  401faa:	461a      	mov	r2, r3
  401fac:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401fb0:	4619      	mov	r1, r3
  401fb2:	930c      	str	r3, [sp, #48]	; 0x30
  401fb4:	9307      	str	r3, [sp, #28]
  401fb6:	f04f 3bff 	mov.w	fp, #4294967295
  401fba:	7863      	ldrb	r3, [r4, #1]
  401fbc:	f104 0801 	add.w	r8, r4, #1
  401fc0:	465d      	mov	r5, fp
  401fc2:	f108 0801 	add.w	r8, r8, #1
  401fc6:	f1a3 0020 	sub.w	r0, r3, #32
  401fca:	2858      	cmp	r0, #88	; 0x58
  401fcc:	f200 8425 	bhi.w	40281a <_svfprintf_r+0x90a>
  401fd0:	e8df f010 	tbh	[pc, r0, lsl #1]
  401fd4:	04230388 	.word	0x04230388
  401fd8:	03900423 	.word	0x03900423
  401fdc:	04230423 	.word	0x04230423
  401fe0:	04230423 	.word	0x04230423
  401fe4:	04230423 	.word	0x04230423
  401fe8:	03a50397 	.word	0x03a50397
  401fec:	005d0423 	.word	0x005d0423
  401ff0:	042300e2 	.word	0x042300e2
  401ff4:	010500fe 	.word	0x010500fe
  401ff8:	01050105 	.word	0x01050105
  401ffc:	01050105 	.word	0x01050105
  402000:	01050105 	.word	0x01050105
  402004:	01050105 	.word	0x01050105
  402008:	04230423 	.word	0x04230423
  40200c:	04230423 	.word	0x04230423
  402010:	04230423 	.word	0x04230423
  402014:	04230423 	.word	0x04230423
  402018:	04230423 	.word	0x04230423
  40201c:	02810115 	.word	0x02810115
  402020:	02810423 	.word	0x02810423
  402024:	04230423 	.word	0x04230423
  402028:	04230423 	.word	0x04230423
  40202c:	042302c6 	.word	0x042302c6
  402030:	02cd0423 	.word	0x02cd0423
  402034:	04230423 	.word	0x04230423
  402038:	04230423 	.word	0x04230423
  40203c:	02f70423 	.word	0x02f70423
  402040:	04230423 	.word	0x04230423
  402044:	04230325 	.word	0x04230325
  402048:	04230423 	.word	0x04230423
  40204c:	04230423 	.word	0x04230423
  402050:	04230423 	.word	0x04230423
  402054:	04230423 	.word	0x04230423
  402058:	03660423 	.word	0x03660423
  40205c:	02810379 	.word	0x02810379
  402060:	02810281 	.word	0x02810281
  402064:	03790381 	.word	0x03790381
  402068:	04230423 	.word	0x04230423
  40206c:	042303d1 	.word	0x042303d1
  402070:	00a303db 	.word	0x00a303db
  402074:	03ee0064 	.word	0x03ee0064
  402078:	03f50423 	.word	0x03f50423
  40207c:	03aa0423 	.word	0x03aa0423
  402080:	04230423 	.word	0x04230423
  402084:	03bc      	.short	0x03bc
  402086:	980c      	ldr	r0, [sp, #48]	; 0x30
  402088:	930e      	str	r3, [sp, #56]	; 0x38
  40208a:	4240      	negs	r0, r0
  40208c:	900c      	str	r0, [sp, #48]	; 0x30
  40208e:	9b07      	ldr	r3, [sp, #28]
  402090:	f043 0304 	orr.w	r3, r3, #4
  402094:	9307      	str	r3, [sp, #28]
  402096:	f898 3000 	ldrb.w	r3, [r8]
  40209a:	e792      	b.n	401fc2 <_svfprintf_r+0xb2>
  40209c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40209e:	46ab      	mov	fp, r5
  4020a0:	2100      	movs	r1, #0
  4020a2:	6804      	ldr	r4, [r0, #0]
  4020a4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4020a8:	1d07      	adds	r7, r0, #4
  4020aa:	9807      	ldr	r0, [sp, #28]
  4020ac:	2330      	movs	r3, #48	; 0x30
  4020ae:	2278      	movs	r2, #120	; 0x78
  4020b0:	458b      	cmp	fp, r1
  4020b2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4020b6:	f04f 0500 	mov.w	r5, #0
  4020ba:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4020be:	f040 0302 	orr.w	r3, r0, #2
  4020c2:	f2c0 83c7 	blt.w	402854 <_svfprintf_r+0x944>
  4020c6:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4020ca:	f043 0302 	orr.w	r3, r3, #2
  4020ce:	9307      	str	r3, [sp, #28]
  4020d0:	ea54 0305 	orrs.w	r3, r4, r5
  4020d4:	970e      	str	r7, [sp, #56]	; 0x38
  4020d6:	f000 8393 	beq.w	402800 <_svfprintf_r+0x8f0>
  4020da:	460f      	mov	r7, r1
  4020dc:	9211      	str	r2, [sp, #68]	; 0x44
  4020de:	48b3      	ldr	r0, [pc, #716]	; (4023ac <_svfprintf_r+0x49c>)
  4020e0:	e2ce      	b.n	402680 <_svfprintf_r+0x770>
  4020e2:	aa23      	add	r2, sp, #140	; 0x8c
  4020e4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4020e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4020e8:	f003 f998 	bl	40541c <__ssprint_r>
  4020ec:	b948      	cbnz	r0, 402102 <_svfprintf_r+0x1f2>
  4020ee:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4020f2:	e752      	b.n	401f9a <_svfprintf_r+0x8a>
  4020f4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4020f6:	b123      	cbz	r3, 402102 <_svfprintf_r+0x1f2>
  4020f8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4020fa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4020fc:	aa23      	add	r2, sp, #140	; 0x8c
  4020fe:	f003 f98d 	bl	40541c <__ssprint_r>
  402102:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402104:	899b      	ldrh	r3, [r3, #12]
  402106:	f013 0f40 	tst.w	r3, #64	; 0x40
  40210a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40210c:	bf18      	it	ne
  40210e:	f04f 33ff 	movne.w	r3, #4294967295
  402112:	4618      	mov	r0, r3
  402114:	b041      	add	sp, #260	; 0x104
  402116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40211a:	9311      	str	r3, [sp, #68]	; 0x44
  40211c:	46ab      	mov	fp, r5
  40211e:	2a00      	cmp	r2, #0
  402120:	f041 8223 	bne.w	40356a <_svfprintf_r+0x165a>
  402124:	9a07      	ldr	r2, [sp, #28]
  402126:	f012 0320 	ands.w	r3, r2, #32
  40212a:	f000 822e 	beq.w	40258a <_svfprintf_r+0x67a>
  40212e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402130:	3707      	adds	r7, #7
  402132:	f027 0307 	bic.w	r3, r7, #7
  402136:	2700      	movs	r7, #0
  402138:	f103 0108 	add.w	r1, r3, #8
  40213c:	45bb      	cmp	fp, r7
  40213e:	910e      	str	r1, [sp, #56]	; 0x38
  402140:	e9d3 4500 	ldrd	r4, r5, [r3]
  402144:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402148:	f2c0 8752 	blt.w	402ff0 <_svfprintf_r+0x10e0>
  40214c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402150:	9307      	str	r3, [sp, #28]
  402152:	ea54 0305 	orrs.w	r3, r4, r5
  402156:	f000 8375 	beq.w	402844 <_svfprintf_r+0x934>
  40215a:	ae30      	add	r6, sp, #192	; 0xc0
  40215c:	08e2      	lsrs	r2, r4, #3
  40215e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402162:	08e9      	lsrs	r1, r5, #3
  402164:	f004 0307 	and.w	r3, r4, #7
  402168:	460d      	mov	r5, r1
  40216a:	4614      	mov	r4, r2
  40216c:	3330      	adds	r3, #48	; 0x30
  40216e:	ea54 0205 	orrs.w	r2, r4, r5
  402172:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402176:	d1f1      	bne.n	40215c <_svfprintf_r+0x24c>
  402178:	9a07      	ldr	r2, [sp, #28]
  40217a:	07d1      	lsls	r1, r2, #31
  40217c:	f140 8084 	bpl.w	402288 <_svfprintf_r+0x378>
  402180:	2b30      	cmp	r3, #48	; 0x30
  402182:	f000 8081 	beq.w	402288 <_svfprintf_r+0x378>
  402186:	2230      	movs	r2, #48	; 0x30
  402188:	1e73      	subs	r3, r6, #1
  40218a:	f806 2c01 	strb.w	r2, [r6, #-1]
  40218e:	aa30      	add	r2, sp, #192	; 0xc0
  402190:	1ad2      	subs	r2, r2, r3
  402192:	920d      	str	r2, [sp, #52]	; 0x34
  402194:	461e      	mov	r6, r3
  402196:	e07a      	b.n	40228e <_svfprintf_r+0x37e>
  402198:	f898 3000 	ldrb.w	r3, [r8]
  40219c:	2b2a      	cmp	r3, #42	; 0x2a
  40219e:	f108 0401 	add.w	r4, r8, #1
  4021a2:	f001 81b1 	beq.w	403508 <_svfprintf_r+0x15f8>
  4021a6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4021aa:	2809      	cmp	r0, #9
  4021ac:	bf98      	it	ls
  4021ae:	2500      	movls	r5, #0
  4021b0:	f201 8164 	bhi.w	40347c <_svfprintf_r+0x156c>
  4021b4:	f814 3b01 	ldrb.w	r3, [r4], #1
  4021b8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4021bc:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4021c0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4021c4:	2809      	cmp	r0, #9
  4021c6:	d9f5      	bls.n	4021b4 <_svfprintf_r+0x2a4>
  4021c8:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4021cc:	46a0      	mov	r8, r4
  4021ce:	e6fa      	b.n	401fc6 <_svfprintf_r+0xb6>
  4021d0:	9b07      	ldr	r3, [sp, #28]
  4021d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4021d6:	9307      	str	r3, [sp, #28]
  4021d8:	f898 3000 	ldrb.w	r3, [r8]
  4021dc:	e6f1      	b.n	401fc2 <_svfprintf_r+0xb2>
  4021de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4021e2:	2300      	movs	r3, #0
  4021e4:	461c      	mov	r4, r3
  4021e6:	f818 3b01 	ldrb.w	r3, [r8], #1
  4021ea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4021ee:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4021f2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4021f6:	2809      	cmp	r0, #9
  4021f8:	d9f5      	bls.n	4021e6 <_svfprintf_r+0x2d6>
  4021fa:	940c      	str	r4, [sp, #48]	; 0x30
  4021fc:	e6e3      	b.n	401fc6 <_svfprintf_r+0xb6>
  4021fe:	9311      	str	r3, [sp, #68]	; 0x44
  402200:	46ab      	mov	fp, r5
  402202:	2a00      	cmp	r2, #0
  402204:	f041 81c9 	bne.w	40359a <_svfprintf_r+0x168a>
  402208:	9b07      	ldr	r3, [sp, #28]
  40220a:	f043 0310 	orr.w	r3, r3, #16
  40220e:	9307      	str	r3, [sp, #28]
  402210:	9b07      	ldr	r3, [sp, #28]
  402212:	0698      	lsls	r0, r3, #26
  402214:	f140 8530 	bpl.w	402c78 <_svfprintf_r+0xd68>
  402218:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40221a:	3707      	adds	r7, #7
  40221c:	f027 0707 	bic.w	r7, r7, #7
  402220:	e9d7 2300 	ldrd	r2, r3, [r7]
  402224:	f107 0108 	add.w	r1, r7, #8
  402228:	910e      	str	r1, [sp, #56]	; 0x38
  40222a:	4614      	mov	r4, r2
  40222c:	461d      	mov	r5, r3
  40222e:	2a00      	cmp	r2, #0
  402230:	f173 0300 	sbcs.w	r3, r3, #0
  402234:	f2c0 855b 	blt.w	402cee <_svfprintf_r+0xdde>
  402238:	f1bb 0f00 	cmp.w	fp, #0
  40223c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402240:	f2c0 8538 	blt.w	402cb4 <_svfprintf_r+0xda4>
  402244:	9b07      	ldr	r3, [sp, #28]
  402246:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40224a:	9307      	str	r3, [sp, #28]
  40224c:	ea54 0305 	orrs.w	r3, r4, r5
  402250:	f000 81db 	beq.w	40260a <_svfprintf_r+0x6fa>
  402254:	2d00      	cmp	r5, #0
  402256:	bf08      	it	eq
  402258:	2c0a      	cmpeq	r4, #10
  40225a:	f0c0 81db 	bcc.w	402614 <_svfprintf_r+0x704>
  40225e:	ae30      	add	r6, sp, #192	; 0xc0
  402260:	4620      	mov	r0, r4
  402262:	4629      	mov	r1, r5
  402264:	220a      	movs	r2, #10
  402266:	2300      	movs	r3, #0
  402268:	f7ff fc2a 	bl	401ac0 <__aeabi_uldivmod>
  40226c:	3230      	adds	r2, #48	; 0x30
  40226e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402272:	4620      	mov	r0, r4
  402274:	4629      	mov	r1, r5
  402276:	2300      	movs	r3, #0
  402278:	220a      	movs	r2, #10
  40227a:	f7ff fc21 	bl	401ac0 <__aeabi_uldivmod>
  40227e:	4604      	mov	r4, r0
  402280:	460d      	mov	r5, r1
  402282:	ea54 0305 	orrs.w	r3, r4, r5
  402286:	d1eb      	bne.n	402260 <_svfprintf_r+0x350>
  402288:	ab30      	add	r3, sp, #192	; 0xc0
  40228a:	1b9b      	subs	r3, r3, r6
  40228c:	930d      	str	r3, [sp, #52]	; 0x34
  40228e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402290:	455b      	cmp	r3, fp
  402292:	bfb8      	it	lt
  402294:	465b      	movlt	r3, fp
  402296:	9308      	str	r3, [sp, #32]
  402298:	2300      	movs	r3, #0
  40229a:	9313      	str	r3, [sp, #76]	; 0x4c
  40229c:	b117      	cbz	r7, 4022a4 <_svfprintf_r+0x394>
  40229e:	9b08      	ldr	r3, [sp, #32]
  4022a0:	3301      	adds	r3, #1
  4022a2:	9308      	str	r3, [sp, #32]
  4022a4:	9b07      	ldr	r3, [sp, #28]
  4022a6:	f013 0302 	ands.w	r3, r3, #2
  4022aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4022ac:	d002      	beq.n	4022b4 <_svfprintf_r+0x3a4>
  4022ae:	9b08      	ldr	r3, [sp, #32]
  4022b0:	3302      	adds	r3, #2
  4022b2:	9308      	str	r3, [sp, #32]
  4022b4:	9b07      	ldr	r3, [sp, #28]
  4022b6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4022ba:	9310      	str	r3, [sp, #64]	; 0x40
  4022bc:	f040 82d7 	bne.w	40286e <_svfprintf_r+0x95e>
  4022c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022c2:	9a08      	ldr	r2, [sp, #32]
  4022c4:	1a9d      	subs	r5, r3, r2
  4022c6:	2d00      	cmp	r5, #0
  4022c8:	f340 82d1 	ble.w	40286e <_svfprintf_r+0x95e>
  4022cc:	2d10      	cmp	r5, #16
  4022ce:	9925      	ldr	r1, [sp, #148]	; 0x94
  4022d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4022d2:	4f37      	ldr	r7, [pc, #220]	; (4023b0 <_svfprintf_r+0x4a0>)
  4022d4:	dd27      	ble.n	402326 <_svfprintf_r+0x416>
  4022d6:	9618      	str	r6, [sp, #96]	; 0x60
  4022d8:	4648      	mov	r0, r9
  4022da:	2410      	movs	r4, #16
  4022dc:	46b9      	mov	r9, r7
  4022de:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4022e0:	462f      	mov	r7, r5
  4022e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4022e4:	e004      	b.n	4022f0 <_svfprintf_r+0x3e0>
  4022e6:	3f10      	subs	r7, #16
  4022e8:	2f10      	cmp	r7, #16
  4022ea:	f100 0008 	add.w	r0, r0, #8
  4022ee:	dd16      	ble.n	40231e <_svfprintf_r+0x40e>
  4022f0:	3201      	adds	r2, #1
  4022f2:	4b2f      	ldr	r3, [pc, #188]	; (4023b0 <_svfprintf_r+0x4a0>)
  4022f4:	9224      	str	r2, [sp, #144]	; 0x90
  4022f6:	3110      	adds	r1, #16
  4022f8:	2a07      	cmp	r2, #7
  4022fa:	9125      	str	r1, [sp, #148]	; 0x94
  4022fc:	e880 0018 	stmia.w	r0, {r3, r4}
  402300:	ddf1      	ble.n	4022e6 <_svfprintf_r+0x3d6>
  402302:	aa23      	add	r2, sp, #140	; 0x8c
  402304:	4631      	mov	r1, r6
  402306:	4628      	mov	r0, r5
  402308:	f003 f888 	bl	40541c <__ssprint_r>
  40230c:	2800      	cmp	r0, #0
  40230e:	f47f aef8 	bne.w	402102 <_svfprintf_r+0x1f2>
  402312:	3f10      	subs	r7, #16
  402314:	2f10      	cmp	r7, #16
  402316:	9925      	ldr	r1, [sp, #148]	; 0x94
  402318:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40231a:	a830      	add	r0, sp, #192	; 0xc0
  40231c:	dce8      	bgt.n	4022f0 <_svfprintf_r+0x3e0>
  40231e:	9e18      	ldr	r6, [sp, #96]	; 0x60
  402320:	463d      	mov	r5, r7
  402322:	464f      	mov	r7, r9
  402324:	4681      	mov	r9, r0
  402326:	3201      	adds	r2, #1
  402328:	186c      	adds	r4, r5, r1
  40232a:	2a07      	cmp	r2, #7
  40232c:	9425      	str	r4, [sp, #148]	; 0x94
  40232e:	9224      	str	r2, [sp, #144]	; 0x90
  402330:	f8c9 7000 	str.w	r7, [r9]
  402334:	f8c9 5004 	str.w	r5, [r9, #4]
  402338:	f300 8428 	bgt.w	402b8c <_svfprintf_r+0xc7c>
  40233c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402340:	f109 0908 	add.w	r9, r9, #8
  402344:	b177      	cbz	r7, 402364 <_svfprintf_r+0x454>
  402346:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402348:	3301      	adds	r3, #1
  40234a:	3401      	adds	r4, #1
  40234c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402350:	2201      	movs	r2, #1
  402352:	2b07      	cmp	r3, #7
  402354:	9425      	str	r4, [sp, #148]	; 0x94
  402356:	9324      	str	r3, [sp, #144]	; 0x90
  402358:	e889 0006 	stmia.w	r9, {r1, r2}
  40235c:	f300 83a0 	bgt.w	402aa0 <_svfprintf_r+0xb90>
  402360:	f109 0908 	add.w	r9, r9, #8
  402364:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402366:	b16b      	cbz	r3, 402384 <_svfprintf_r+0x474>
  402368:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40236a:	3301      	adds	r3, #1
  40236c:	3402      	adds	r4, #2
  40236e:	a91c      	add	r1, sp, #112	; 0x70
  402370:	2202      	movs	r2, #2
  402372:	2b07      	cmp	r3, #7
  402374:	9425      	str	r4, [sp, #148]	; 0x94
  402376:	9324      	str	r3, [sp, #144]	; 0x90
  402378:	e889 0006 	stmia.w	r9, {r1, r2}
  40237c:	f300 839c 	bgt.w	402ab8 <_svfprintf_r+0xba8>
  402380:	f109 0908 	add.w	r9, r9, #8
  402384:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402386:	2b80      	cmp	r3, #128	; 0x80
  402388:	f000 82d5 	beq.w	402936 <_svfprintf_r+0xa26>
  40238c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40238e:	ebc3 070b 	rsb	r7, r3, fp
  402392:	2f00      	cmp	r7, #0
  402394:	dd39      	ble.n	40240a <_svfprintf_r+0x4fa>
  402396:	4a07      	ldr	r2, [pc, #28]	; (4023b4 <_svfprintf_r+0x4a4>)
  402398:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40239a:	920f      	str	r2, [sp, #60]	; 0x3c
  40239c:	2f10      	cmp	r7, #16
  40239e:	dd28      	ble.n	4023f2 <_svfprintf_r+0x4e2>
  4023a0:	4622      	mov	r2, r4
  4023a2:	f04f 0b10 	mov.w	fp, #16
  4023a6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4023a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4023aa:	e00a      	b.n	4023c2 <_svfprintf_r+0x4b2>
  4023ac:	004066a4 	.word	0x004066a4
  4023b0:	004066c4 	.word	0x004066c4
  4023b4:	00406670 	.word	0x00406670
  4023b8:	3f10      	subs	r7, #16
  4023ba:	2f10      	cmp	r7, #16
  4023bc:	f109 0908 	add.w	r9, r9, #8
  4023c0:	dd16      	ble.n	4023f0 <_svfprintf_r+0x4e0>
  4023c2:	3301      	adds	r3, #1
  4023c4:	3210      	adds	r2, #16
  4023c6:	2b07      	cmp	r3, #7
  4023c8:	9225      	str	r2, [sp, #148]	; 0x94
  4023ca:	9324      	str	r3, [sp, #144]	; 0x90
  4023cc:	e889 0c00 	stmia.w	r9, {sl, fp}
  4023d0:	ddf2      	ble.n	4023b8 <_svfprintf_r+0x4a8>
  4023d2:	aa23      	add	r2, sp, #140	; 0x8c
  4023d4:	4621      	mov	r1, r4
  4023d6:	4628      	mov	r0, r5
  4023d8:	f003 f820 	bl	40541c <__ssprint_r>
  4023dc:	2800      	cmp	r0, #0
  4023de:	f47f ae90 	bne.w	402102 <_svfprintf_r+0x1f2>
  4023e2:	3f10      	subs	r7, #16
  4023e4:	2f10      	cmp	r7, #16
  4023e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4023e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023ea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4023ee:	dce8      	bgt.n	4023c2 <_svfprintf_r+0x4b2>
  4023f0:	4614      	mov	r4, r2
  4023f2:	3301      	adds	r3, #1
  4023f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023f6:	9324      	str	r3, [sp, #144]	; 0x90
  4023f8:	443c      	add	r4, r7
  4023fa:	2b07      	cmp	r3, #7
  4023fc:	9425      	str	r4, [sp, #148]	; 0x94
  4023fe:	e889 0084 	stmia.w	r9, {r2, r7}
  402402:	f300 8341 	bgt.w	402a88 <_svfprintf_r+0xb78>
  402406:	f109 0908 	add.w	r9, r9, #8
  40240a:	9b07      	ldr	r3, [sp, #28]
  40240c:	05da      	lsls	r2, r3, #23
  40240e:	f100 8230 	bmi.w	402872 <_svfprintf_r+0x962>
  402412:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402414:	990d      	ldr	r1, [sp, #52]	; 0x34
  402416:	f8c9 6000 	str.w	r6, [r9]
  40241a:	3301      	adds	r3, #1
  40241c:	440c      	add	r4, r1
  40241e:	2b07      	cmp	r3, #7
  402420:	9425      	str	r4, [sp, #148]	; 0x94
  402422:	f8c9 1004 	str.w	r1, [r9, #4]
  402426:	9324      	str	r3, [sp, #144]	; 0x90
  402428:	f300 8318 	bgt.w	402a5c <_svfprintf_r+0xb4c>
  40242c:	f109 0908 	add.w	r9, r9, #8
  402430:	9b07      	ldr	r3, [sp, #28]
  402432:	0759      	lsls	r1, r3, #29
  402434:	d53f      	bpl.n	4024b6 <_svfprintf_r+0x5a6>
  402436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402438:	9a08      	ldr	r2, [sp, #32]
  40243a:	1a9d      	subs	r5, r3, r2
  40243c:	2d00      	cmp	r5, #0
  40243e:	dd3a      	ble.n	4024b6 <_svfprintf_r+0x5a6>
  402440:	2d10      	cmp	r5, #16
  402442:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402444:	4fbc      	ldr	r7, [pc, #752]	; (402738 <_svfprintf_r+0x828>)
  402446:	dd23      	ble.n	402490 <_svfprintf_r+0x580>
  402448:	4622      	mov	r2, r4
  40244a:	2610      	movs	r6, #16
  40244c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402450:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402452:	e004      	b.n	40245e <_svfprintf_r+0x54e>
  402454:	3d10      	subs	r5, #16
  402456:	2d10      	cmp	r5, #16
  402458:	f109 0908 	add.w	r9, r9, #8
  40245c:	dd17      	ble.n	40248e <_svfprintf_r+0x57e>
  40245e:	3301      	adds	r3, #1
  402460:	49b5      	ldr	r1, [pc, #724]	; (402738 <_svfprintf_r+0x828>)
  402462:	9324      	str	r3, [sp, #144]	; 0x90
  402464:	3210      	adds	r2, #16
  402466:	2b07      	cmp	r3, #7
  402468:	9225      	str	r2, [sp, #148]	; 0x94
  40246a:	e889 0042 	stmia.w	r9, {r1, r6}
  40246e:	ddf1      	ble.n	402454 <_svfprintf_r+0x544>
  402470:	aa23      	add	r2, sp, #140	; 0x8c
  402472:	4621      	mov	r1, r4
  402474:	4658      	mov	r0, fp
  402476:	f002 ffd1 	bl	40541c <__ssprint_r>
  40247a:	2800      	cmp	r0, #0
  40247c:	f47f ae41 	bne.w	402102 <_svfprintf_r+0x1f2>
  402480:	3d10      	subs	r5, #16
  402482:	2d10      	cmp	r5, #16
  402484:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402488:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40248c:	dce7      	bgt.n	40245e <_svfprintf_r+0x54e>
  40248e:	4614      	mov	r4, r2
  402490:	3301      	adds	r3, #1
  402492:	442c      	add	r4, r5
  402494:	2b07      	cmp	r3, #7
  402496:	9425      	str	r4, [sp, #148]	; 0x94
  402498:	9324      	str	r3, [sp, #144]	; 0x90
  40249a:	f8c9 7000 	str.w	r7, [r9]
  40249e:	f8c9 5004 	str.w	r5, [r9, #4]
  4024a2:	dd08      	ble.n	4024b6 <_svfprintf_r+0x5a6>
  4024a4:	aa23      	add	r2, sp, #140	; 0x8c
  4024a6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4024a8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024aa:	f002 ffb7 	bl	40541c <__ssprint_r>
  4024ae:	2800      	cmp	r0, #0
  4024b0:	f47f ae27 	bne.w	402102 <_svfprintf_r+0x1f2>
  4024b4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4024b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4024b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4024ba:	9908      	ldr	r1, [sp, #32]
  4024bc:	428a      	cmp	r2, r1
  4024be:	bfac      	ite	ge
  4024c0:	189b      	addge	r3, r3, r2
  4024c2:	185b      	addlt	r3, r3, r1
  4024c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4024c6:	2c00      	cmp	r4, #0
  4024c8:	f040 82d4 	bne.w	402a74 <_svfprintf_r+0xb64>
  4024cc:	2300      	movs	r3, #0
  4024ce:	9324      	str	r3, [sp, #144]	; 0x90
  4024d0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4024d4:	e542      	b.n	401f5c <_svfprintf_r+0x4c>
  4024d6:	9311      	str	r3, [sp, #68]	; 0x44
  4024d8:	46ab      	mov	fp, r5
  4024da:	2a00      	cmp	r2, #0
  4024dc:	f041 8059 	bne.w	403592 <_svfprintf_r+0x1682>
  4024e0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4024e2:	3707      	adds	r7, #7
  4024e4:	f027 0307 	bic.w	r3, r7, #7
  4024e8:	f103 0208 	add.w	r2, r3, #8
  4024ec:	920e      	str	r2, [sp, #56]	; 0x38
  4024ee:	681a      	ldr	r2, [r3, #0]
  4024f0:	9214      	str	r2, [sp, #80]	; 0x50
  4024f2:	685b      	ldr	r3, [r3, #4]
  4024f4:	9315      	str	r3, [sp, #84]	; 0x54
  4024f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4024f8:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4024fa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4024fe:	4628      	mov	r0, r5
  402500:	4621      	mov	r1, r4
  402502:	f04f 32ff 	mov.w	r2, #4294967295
  402506:	4b8d      	ldr	r3, [pc, #564]	; (40273c <_svfprintf_r+0x82c>)
  402508:	f004 f866 	bl	4065d8 <__aeabi_dcmpun>
  40250c:	2800      	cmp	r0, #0
  40250e:	f040 84c1 	bne.w	402e94 <_svfprintf_r+0xf84>
  402512:	4628      	mov	r0, r5
  402514:	4621      	mov	r1, r4
  402516:	f04f 32ff 	mov.w	r2, #4294967295
  40251a:	4b88      	ldr	r3, [pc, #544]	; (40273c <_svfprintf_r+0x82c>)
  40251c:	f004 f83e 	bl	40659c <__aeabi_dcmple>
  402520:	2800      	cmp	r0, #0
  402522:	f040 84b7 	bne.w	402e94 <_svfprintf_r+0xf84>
  402526:	9814      	ldr	r0, [sp, #80]	; 0x50
  402528:	9915      	ldr	r1, [sp, #84]	; 0x54
  40252a:	2200      	movs	r2, #0
  40252c:	2300      	movs	r3, #0
  40252e:	f004 f82b 	bl	406588 <__aeabi_dcmplt>
  402532:	2800      	cmp	r0, #0
  402534:	f040 874b 	bne.w	4033ce <_svfprintf_r+0x14be>
  402538:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40253c:	4e80      	ldr	r6, [pc, #512]	; (402740 <_svfprintf_r+0x830>)
  40253e:	4b81      	ldr	r3, [pc, #516]	; (402744 <_svfprintf_r+0x834>)
  402540:	9907      	ldr	r1, [sp, #28]
  402542:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  402546:	9107      	str	r1, [sp, #28]
  402548:	9911      	ldr	r1, [sp, #68]	; 0x44
  40254a:	2203      	movs	r2, #3
  40254c:	f04f 0b00 	mov.w	fp, #0
  402550:	9208      	str	r2, [sp, #32]
  402552:	2947      	cmp	r1, #71	; 0x47
  402554:	bfd8      	it	le
  402556:	461e      	movle	r6, r3
  402558:	920d      	str	r2, [sp, #52]	; 0x34
  40255a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40255e:	e69d      	b.n	40229c <_svfprintf_r+0x38c>
  402560:	9b07      	ldr	r3, [sp, #28]
  402562:	f043 0308 	orr.w	r3, r3, #8
  402566:	9307      	str	r3, [sp, #28]
  402568:	f898 3000 	ldrb.w	r3, [r8]
  40256c:	e529      	b.n	401fc2 <_svfprintf_r+0xb2>
  40256e:	9311      	str	r3, [sp, #68]	; 0x44
  402570:	46ab      	mov	fp, r5
  402572:	2a00      	cmp	r2, #0
  402574:	f041 8009 	bne.w	40358a <_svfprintf_r+0x167a>
  402578:	9b07      	ldr	r3, [sp, #28]
  40257a:	f043 0310 	orr.w	r3, r3, #16
  40257e:	9307      	str	r3, [sp, #28]
  402580:	9a07      	ldr	r2, [sp, #28]
  402582:	f012 0320 	ands.w	r3, r2, #32
  402586:	f47f add2 	bne.w	40212e <_svfprintf_r+0x21e>
  40258a:	9907      	ldr	r1, [sp, #28]
  40258c:	f011 0210 	ands.w	r2, r1, #16
  402590:	f000 8507 	beq.w	402fa2 <_svfprintf_r+0x1092>
  402594:	980e      	ldr	r0, [sp, #56]	; 0x38
  402596:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40259a:	f1bb 0f00 	cmp.w	fp, #0
  40259e:	6804      	ldr	r4, [r0, #0]
  4025a0:	f100 0704 	add.w	r7, r0, #4
  4025a4:	f04f 0500 	mov.w	r5, #0
  4025a8:	f2c0 8521 	blt.w	402fee <_svfprintf_r+0x10de>
  4025ac:	460a      	mov	r2, r1
  4025ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4025b2:	9207      	str	r2, [sp, #28]
  4025b4:	ea54 0205 	orrs.w	r2, r4, r5
  4025b8:	970e      	str	r7, [sp, #56]	; 0x38
  4025ba:	f000 8143 	beq.w	402844 <_svfprintf_r+0x934>
  4025be:	461f      	mov	r7, r3
  4025c0:	e5cb      	b.n	40215a <_svfprintf_r+0x24a>
  4025c2:	9311      	str	r3, [sp, #68]	; 0x44
  4025c4:	46ab      	mov	fp, r5
  4025c6:	2a00      	cmp	r2, #0
  4025c8:	f040 87d7 	bne.w	40357a <_svfprintf_r+0x166a>
  4025cc:	9b07      	ldr	r3, [sp, #28]
  4025ce:	f043 0310 	orr.w	r3, r3, #16
  4025d2:	9307      	str	r3, [sp, #28]
  4025d4:	9a07      	ldr	r2, [sp, #28]
  4025d6:	f012 0320 	ands.w	r3, r2, #32
  4025da:	f000 8332 	beq.w	402c42 <_svfprintf_r+0xd32>
  4025de:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4025e0:	3707      	adds	r7, #7
  4025e2:	f027 0307 	bic.w	r3, r7, #7
  4025e6:	2700      	movs	r7, #0
  4025e8:	f103 0108 	add.w	r1, r3, #8
  4025ec:	45bb      	cmp	fp, r7
  4025ee:	910e      	str	r1, [sp, #56]	; 0x38
  4025f0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4025f4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4025f8:	f2c0 835c 	blt.w	402cb4 <_svfprintf_r+0xda4>
  4025fc:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402600:	9307      	str	r3, [sp, #28]
  402602:	ea54 0305 	orrs.w	r3, r4, r5
  402606:	f47f ae25 	bne.w	402254 <_svfprintf_r+0x344>
  40260a:	f1bb 0f00 	cmp.w	fp, #0
  40260e:	f000 80fe 	beq.w	40280e <_svfprintf_r+0x8fe>
  402612:	2400      	movs	r4, #0
  402614:	ae40      	add	r6, sp, #256	; 0x100
  402616:	3430      	adds	r4, #48	; 0x30
  402618:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40261c:	e634      	b.n	402288 <_svfprintf_r+0x378>
  40261e:	9311      	str	r3, [sp, #68]	; 0x44
  402620:	46ab      	mov	fp, r5
  402622:	2a00      	cmp	r2, #0
  402624:	f040 87a5 	bne.w	403572 <_svfprintf_r+0x1662>
  402628:	9b07      	ldr	r3, [sp, #28]
  40262a:	4847      	ldr	r0, [pc, #284]	; (402748 <_svfprintf_r+0x838>)
  40262c:	069d      	lsls	r5, r3, #26
  40262e:	f140 8097 	bpl.w	402760 <_svfprintf_r+0x850>
  402632:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402634:	3707      	adds	r7, #7
  402636:	f027 0307 	bic.w	r3, r7, #7
  40263a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40263e:	f103 0208 	add.w	r2, r3, #8
  402642:	920e      	str	r2, [sp, #56]	; 0x38
  402644:	9a07      	ldr	r2, [sp, #28]
  402646:	f012 0701 	ands.w	r7, r2, #1
  40264a:	f000 8241 	beq.w	402ad0 <_svfprintf_r+0xbc0>
  40264e:	ea54 0305 	orrs.w	r3, r4, r5
  402652:	f000 84f5 	beq.w	403040 <_svfprintf_r+0x1130>
  402656:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40265a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40265e:	2700      	movs	r7, #0
  402660:	9a07      	ldr	r2, [sp, #28]
  402662:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402666:	2330      	movs	r3, #48	; 0x30
  402668:	45bb      	cmp	fp, r7
  40266a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40266e:	f042 0302 	orr.w	r3, r2, #2
  402672:	f2c0 86a9 	blt.w	4033c8 <_svfprintf_r+0x14b8>
  402676:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40267a:	f043 0302 	orr.w	r3, r3, #2
  40267e:	9307      	str	r3, [sp, #28]
  402680:	ae30      	add	r6, sp, #192	; 0xc0
  402682:	0923      	lsrs	r3, r4, #4
  402684:	f004 010f 	and.w	r1, r4, #15
  402688:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40268c:	092a      	lsrs	r2, r5, #4
  40268e:	461c      	mov	r4, r3
  402690:	4615      	mov	r5, r2
  402692:	5c43      	ldrb	r3, [r0, r1]
  402694:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402698:	ea54 0305 	orrs.w	r3, r4, r5
  40269c:	d1f1      	bne.n	402682 <_svfprintf_r+0x772>
  40269e:	e5f3      	b.n	402288 <_svfprintf_r+0x378>
  4026a0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4026a2:	9311      	str	r3, [sp, #68]	; 0x44
  4026a4:	680a      	ldr	r2, [r1, #0]
  4026a6:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4026aa:	2300      	movs	r3, #0
  4026ac:	460a      	mov	r2, r1
  4026ae:	461f      	mov	r7, r3
  4026b0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4026b4:	3204      	adds	r2, #4
  4026b6:	2301      	movs	r3, #1
  4026b8:	9308      	str	r3, [sp, #32]
  4026ba:	46bb      	mov	fp, r7
  4026bc:	9713      	str	r7, [sp, #76]	; 0x4c
  4026be:	920e      	str	r2, [sp, #56]	; 0x38
  4026c0:	930d      	str	r3, [sp, #52]	; 0x34
  4026c2:	ae26      	add	r6, sp, #152	; 0x98
  4026c4:	e5ee      	b.n	4022a4 <_svfprintf_r+0x394>
  4026c6:	9311      	str	r3, [sp, #68]	; 0x44
  4026c8:	46ab      	mov	fp, r5
  4026ca:	2a00      	cmp	r2, #0
  4026cc:	f43f ada0 	beq.w	402210 <_svfprintf_r+0x300>
  4026d0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4026d4:	e59c      	b.n	402210 <_svfprintf_r+0x300>
  4026d6:	9b07      	ldr	r3, [sp, #28]
  4026d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026dc:	9307      	str	r3, [sp, #28]
  4026de:	f898 3000 	ldrb.w	r3, [r8]
  4026e2:	e46e      	b.n	401fc2 <_svfprintf_r+0xb2>
  4026e4:	f898 3000 	ldrb.w	r3, [r8]
  4026e8:	2900      	cmp	r1, #0
  4026ea:	f47f ac6a 	bne.w	401fc2 <_svfprintf_r+0xb2>
  4026ee:	2201      	movs	r2, #1
  4026f0:	2120      	movs	r1, #32
  4026f2:	e466      	b.n	401fc2 <_svfprintf_r+0xb2>
  4026f4:	9b07      	ldr	r3, [sp, #28]
  4026f6:	f043 0301 	orr.w	r3, r3, #1
  4026fa:	9307      	str	r3, [sp, #28]
  4026fc:	f898 3000 	ldrb.w	r3, [r8]
  402700:	e45f      	b.n	401fc2 <_svfprintf_r+0xb2>
  402702:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402704:	6823      	ldr	r3, [r4, #0]
  402706:	930c      	str	r3, [sp, #48]	; 0x30
  402708:	4618      	mov	r0, r3
  40270a:	2800      	cmp	r0, #0
  40270c:	4623      	mov	r3, r4
  40270e:	f103 0304 	add.w	r3, r3, #4
  402712:	f6ff acb8 	blt.w	402086 <_svfprintf_r+0x176>
  402716:	930e      	str	r3, [sp, #56]	; 0x38
  402718:	f898 3000 	ldrb.w	r3, [r8]
  40271c:	e451      	b.n	401fc2 <_svfprintf_r+0xb2>
  40271e:	f898 3000 	ldrb.w	r3, [r8]
  402722:	2201      	movs	r2, #1
  402724:	212b      	movs	r1, #43	; 0x2b
  402726:	e44c      	b.n	401fc2 <_svfprintf_r+0xb2>
  402728:	9311      	str	r3, [sp, #68]	; 0x44
  40272a:	46ab      	mov	fp, r5
  40272c:	2a00      	cmp	r2, #0
  40272e:	f43f af51 	beq.w	4025d4 <_svfprintf_r+0x6c4>
  402732:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402736:	e74d      	b.n	4025d4 <_svfprintf_r+0x6c4>
  402738:	004066c4 	.word	0x004066c4
  40273c:	7fefffff 	.word	0x7fefffff
  402740:	00406684 	.word	0x00406684
  402744:	00406680 	.word	0x00406680
  402748:	00406690 	.word	0x00406690
  40274c:	9311      	str	r3, [sp, #68]	; 0x44
  40274e:	46ab      	mov	fp, r5
  402750:	2a00      	cmp	r2, #0
  402752:	f040 8703 	bne.w	40355c <_svfprintf_r+0x164c>
  402756:	9b07      	ldr	r3, [sp, #28]
  402758:	4899      	ldr	r0, [pc, #612]	; (4029c0 <_svfprintf_r+0xab0>)
  40275a:	069d      	lsls	r5, r3, #26
  40275c:	f53f af69 	bmi.w	402632 <_svfprintf_r+0x722>
  402760:	9b07      	ldr	r3, [sp, #28]
  402762:	06dc      	lsls	r4, r3, #27
  402764:	f140 845e 	bpl.w	403024 <_svfprintf_r+0x1114>
  402768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40276a:	4613      	mov	r3, r2
  40276c:	3304      	adds	r3, #4
  40276e:	6814      	ldr	r4, [r2, #0]
  402770:	930e      	str	r3, [sp, #56]	; 0x38
  402772:	2500      	movs	r5, #0
  402774:	e766      	b.n	402644 <_svfprintf_r+0x734>
  402776:	f898 3000 	ldrb.w	r3, [r8]
  40277a:	2b6c      	cmp	r3, #108	; 0x6c
  40277c:	f000 84e1 	beq.w	403142 <_svfprintf_r+0x1232>
  402780:	9807      	ldr	r0, [sp, #28]
  402782:	f040 0010 	orr.w	r0, r0, #16
  402786:	9007      	str	r0, [sp, #28]
  402788:	e41b      	b.n	401fc2 <_svfprintf_r+0xb2>
  40278a:	2a00      	cmp	r2, #0
  40278c:	f040 86db 	bne.w	403546 <_svfprintf_r+0x1636>
  402790:	9b07      	ldr	r3, [sp, #28]
  402792:	069b      	lsls	r3, r3, #26
  402794:	f140 842f 	bpl.w	402ff6 <_svfprintf_r+0x10e6>
  402798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40279a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40279c:	6813      	ldr	r3, [r2, #0]
  40279e:	17cd      	asrs	r5, r1, #31
  4027a0:	4608      	mov	r0, r1
  4027a2:	3204      	adds	r2, #4
  4027a4:	4629      	mov	r1, r5
  4027a6:	920e      	str	r2, [sp, #56]	; 0x38
  4027a8:	e9c3 0100 	strd	r0, r1, [r3]
  4027ac:	f7ff bbd6 	b.w	401f5c <_svfprintf_r+0x4c>
  4027b0:	9b07      	ldr	r3, [sp, #28]
  4027b2:	f043 0320 	orr.w	r3, r3, #32
  4027b6:	9307      	str	r3, [sp, #28]
  4027b8:	f898 3000 	ldrb.w	r3, [r8]
  4027bc:	e401      	b.n	401fc2 <_svfprintf_r+0xb2>
  4027be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4027c0:	9311      	str	r3, [sp, #68]	; 0x44
  4027c2:	6816      	ldr	r6, [r2, #0]
  4027c4:	2400      	movs	r4, #0
  4027c6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4027ca:	1d17      	adds	r7, r2, #4
  4027cc:	2e00      	cmp	r6, #0
  4027ce:	f000 85bd 	beq.w	40334c <_svfprintf_r+0x143c>
  4027d2:	2d00      	cmp	r5, #0
  4027d4:	f2c0 850f 	blt.w	4031f6 <_svfprintf_r+0x12e6>
  4027d8:	462a      	mov	r2, r5
  4027da:	4621      	mov	r1, r4
  4027dc:	4630      	mov	r0, r6
  4027de:	f002 f987 	bl	404af0 <memchr>
  4027e2:	2800      	cmp	r0, #0
  4027e4:	f000 8604 	beq.w	4033f0 <_svfprintf_r+0x14e0>
  4027e8:	1b83      	subs	r3, r0, r6
  4027ea:	930d      	str	r3, [sp, #52]	; 0x34
  4027ec:	46a3      	mov	fp, r4
  4027ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027f2:	970e      	str	r7, [sp, #56]	; 0x38
  4027f4:	9308      	str	r3, [sp, #32]
  4027f6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4027fa:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4027fe:	e54d      	b.n	40229c <_svfprintf_r+0x38c>
  402800:	486f      	ldr	r0, [pc, #444]	; (4029c0 <_svfprintf_r+0xab0>)
  402802:	9211      	str	r2, [sp, #68]	; 0x44
  402804:	f1bb 0f00 	cmp.w	fp, #0
  402808:	f040 8173 	bne.w	402af2 <_svfprintf_r+0xbe2>
  40280c:	465f      	mov	r7, fp
  40280e:	f04f 0b00 	mov.w	fp, #0
  402812:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402816:	ae30      	add	r6, sp, #192	; 0xc0
  402818:	e539      	b.n	40228e <_svfprintf_r+0x37e>
  40281a:	9311      	str	r3, [sp, #68]	; 0x44
  40281c:	2a00      	cmp	r2, #0
  40281e:	f040 86b0 	bne.w	403582 <_svfprintf_r+0x1672>
  402822:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402824:	2a00      	cmp	r2, #0
  402826:	f43f ac65 	beq.w	4020f4 <_svfprintf_r+0x1e4>
  40282a:	2300      	movs	r3, #0
  40282c:	2101      	movs	r1, #1
  40282e:	461f      	mov	r7, r3
  402830:	9108      	str	r1, [sp, #32]
  402832:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402836:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40283a:	469b      	mov	fp, r3
  40283c:	9313      	str	r3, [sp, #76]	; 0x4c
  40283e:	910d      	str	r1, [sp, #52]	; 0x34
  402840:	ae26      	add	r6, sp, #152	; 0x98
  402842:	e52f      	b.n	4022a4 <_svfprintf_r+0x394>
  402844:	f1bb 0f00 	cmp.w	fp, #0
  402848:	f000 85dd 	beq.w	403406 <_svfprintf_r+0x14f6>
  40284c:	2700      	movs	r7, #0
  40284e:	2400      	movs	r4, #0
  402850:	2500      	movs	r5, #0
  402852:	e482      	b.n	40215a <_svfprintf_r+0x24a>
  402854:	485a      	ldr	r0, [pc, #360]	; (4029c0 <_svfprintf_r+0xab0>)
  402856:	9307      	str	r3, [sp, #28]
  402858:	9211      	str	r2, [sp, #68]	; 0x44
  40285a:	ea54 0305 	orrs.w	r3, r4, r5
  40285e:	970e      	str	r7, [sp, #56]	; 0x38
  402860:	f04f 0700 	mov.w	r7, #0
  402864:	f47f af0c 	bne.w	402680 <_svfprintf_r+0x770>
  402868:	2400      	movs	r4, #0
  40286a:	2500      	movs	r5, #0
  40286c:	e708      	b.n	402680 <_svfprintf_r+0x770>
  40286e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402870:	e568      	b.n	402344 <_svfprintf_r+0x434>
  402872:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402874:	2b65      	cmp	r3, #101	; 0x65
  402876:	f340 80a9 	ble.w	4029cc <_svfprintf_r+0xabc>
  40287a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40287c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40287e:	2200      	movs	r2, #0
  402880:	2300      	movs	r3, #0
  402882:	f003 fe77 	bl	406574 <__aeabi_dcmpeq>
  402886:	2800      	cmp	r0, #0
  402888:	f000 8135 	beq.w	402af6 <_svfprintf_r+0xbe6>
  40288c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40288e:	4a4d      	ldr	r2, [pc, #308]	; (4029c4 <_svfprintf_r+0xab4>)
  402890:	f8c9 2000 	str.w	r2, [r9]
  402894:	3301      	adds	r3, #1
  402896:	3401      	adds	r4, #1
  402898:	2201      	movs	r2, #1
  40289a:	2b07      	cmp	r3, #7
  40289c:	9425      	str	r4, [sp, #148]	; 0x94
  40289e:	9324      	str	r3, [sp, #144]	; 0x90
  4028a0:	f8c9 2004 	str.w	r2, [r9, #4]
  4028a4:	f300 83e6 	bgt.w	403074 <_svfprintf_r+0x1164>
  4028a8:	f109 0908 	add.w	r9, r9, #8
  4028ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4028ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4028b0:	4293      	cmp	r3, r2
  4028b2:	db03      	blt.n	4028bc <_svfprintf_r+0x9ac>
  4028b4:	9b07      	ldr	r3, [sp, #28]
  4028b6:	07db      	lsls	r3, r3, #31
  4028b8:	f57f adba 	bpl.w	402430 <_svfprintf_r+0x520>
  4028bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028be:	9916      	ldr	r1, [sp, #88]	; 0x58
  4028c0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4028c2:	f8c9 2000 	str.w	r2, [r9]
  4028c6:	3301      	adds	r3, #1
  4028c8:	440c      	add	r4, r1
  4028ca:	2b07      	cmp	r3, #7
  4028cc:	9425      	str	r4, [sp, #148]	; 0x94
  4028ce:	f8c9 1004 	str.w	r1, [r9, #4]
  4028d2:	9324      	str	r3, [sp, #144]	; 0x90
  4028d4:	f300 843f 	bgt.w	403156 <_svfprintf_r+0x1246>
  4028d8:	f109 0908 	add.w	r9, r9, #8
  4028dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028de:	1e5d      	subs	r5, r3, #1
  4028e0:	2d00      	cmp	r5, #0
  4028e2:	f77f ada5 	ble.w	402430 <_svfprintf_r+0x520>
  4028e6:	4a38      	ldr	r2, [pc, #224]	; (4029c8 <_svfprintf_r+0xab8>)
  4028e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4028ec:	2d10      	cmp	r5, #16
  4028ee:	f340 81e6 	ble.w	402cbe <_svfprintf_r+0xdae>
  4028f2:	2610      	movs	r6, #16
  4028f4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4028f6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4028fa:	e005      	b.n	402908 <_svfprintf_r+0x9f8>
  4028fc:	f109 0908 	add.w	r9, r9, #8
  402900:	3d10      	subs	r5, #16
  402902:	2d10      	cmp	r5, #16
  402904:	f340 81db 	ble.w	402cbe <_svfprintf_r+0xdae>
  402908:	3301      	adds	r3, #1
  40290a:	3410      	adds	r4, #16
  40290c:	2b07      	cmp	r3, #7
  40290e:	9425      	str	r4, [sp, #148]	; 0x94
  402910:	9324      	str	r3, [sp, #144]	; 0x90
  402912:	f8c9 a000 	str.w	sl, [r9]
  402916:	f8c9 6004 	str.w	r6, [r9, #4]
  40291a:	ddef      	ble.n	4028fc <_svfprintf_r+0x9ec>
  40291c:	aa23      	add	r2, sp, #140	; 0x8c
  40291e:	4659      	mov	r1, fp
  402920:	4638      	mov	r0, r7
  402922:	f002 fd7b 	bl	40541c <__ssprint_r>
  402926:	2800      	cmp	r0, #0
  402928:	f47f abeb 	bne.w	402102 <_svfprintf_r+0x1f2>
  40292c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40292e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402930:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402934:	e7e4      	b.n	402900 <_svfprintf_r+0x9f0>
  402936:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402938:	9a08      	ldr	r2, [sp, #32]
  40293a:	1a9f      	subs	r7, r3, r2
  40293c:	2f00      	cmp	r7, #0
  40293e:	f77f ad25 	ble.w	40238c <_svfprintf_r+0x47c>
  402942:	4a21      	ldr	r2, [pc, #132]	; (4029c8 <_svfprintf_r+0xab8>)
  402944:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402946:	920f      	str	r2, [sp, #60]	; 0x3c
  402948:	2f10      	cmp	r7, #16
  40294a:	dd2b      	ble.n	4029a4 <_svfprintf_r+0xa94>
  40294c:	464a      	mov	r2, r9
  40294e:	4621      	mov	r1, r4
  402950:	46b9      	mov	r9, r7
  402952:	2510      	movs	r5, #16
  402954:	4637      	mov	r7, r6
  402956:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402958:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40295a:	e006      	b.n	40296a <_svfprintf_r+0xa5a>
  40295c:	f1a9 0910 	sub.w	r9, r9, #16
  402960:	f1b9 0f10 	cmp.w	r9, #16
  402964:	f102 0208 	add.w	r2, r2, #8
  402968:	dd18      	ble.n	40299c <_svfprintf_r+0xa8c>
  40296a:	3301      	adds	r3, #1
  40296c:	3110      	adds	r1, #16
  40296e:	2b07      	cmp	r3, #7
  402970:	9125      	str	r1, [sp, #148]	; 0x94
  402972:	9324      	str	r3, [sp, #144]	; 0x90
  402974:	f8c2 a000 	str.w	sl, [r2]
  402978:	6055      	str	r5, [r2, #4]
  40297a:	ddef      	ble.n	40295c <_svfprintf_r+0xa4c>
  40297c:	aa23      	add	r2, sp, #140	; 0x8c
  40297e:	4631      	mov	r1, r6
  402980:	4620      	mov	r0, r4
  402982:	f002 fd4b 	bl	40541c <__ssprint_r>
  402986:	2800      	cmp	r0, #0
  402988:	f47f abbb 	bne.w	402102 <_svfprintf_r+0x1f2>
  40298c:	f1a9 0910 	sub.w	r9, r9, #16
  402990:	f1b9 0f10 	cmp.w	r9, #16
  402994:	9925      	ldr	r1, [sp, #148]	; 0x94
  402996:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402998:	aa30      	add	r2, sp, #192	; 0xc0
  40299a:	dce6      	bgt.n	40296a <_svfprintf_r+0xa5a>
  40299c:	463e      	mov	r6, r7
  40299e:	460c      	mov	r4, r1
  4029a0:	464f      	mov	r7, r9
  4029a2:	4691      	mov	r9, r2
  4029a4:	3301      	adds	r3, #1
  4029a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029a8:	9324      	str	r3, [sp, #144]	; 0x90
  4029aa:	443c      	add	r4, r7
  4029ac:	2b07      	cmp	r3, #7
  4029ae:	9425      	str	r4, [sp, #148]	; 0x94
  4029b0:	e889 0084 	stmia.w	r9, {r2, r7}
  4029b4:	f300 8245 	bgt.w	402e42 <_svfprintf_r+0xf32>
  4029b8:	f109 0908 	add.w	r9, r9, #8
  4029bc:	e4e6      	b.n	40238c <_svfprintf_r+0x47c>
  4029be:	bf00      	nop
  4029c0:	004066a4 	.word	0x004066a4
  4029c4:	004066c0 	.word	0x004066c0
  4029c8:	00406670 	.word	0x00406670
  4029cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4029ce:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4029d0:	2b01      	cmp	r3, #1
  4029d2:	f340 8208 	ble.w	402de6 <_svfprintf_r+0xed6>
  4029d6:	3501      	adds	r5, #1
  4029d8:	3401      	adds	r4, #1
  4029da:	2301      	movs	r3, #1
  4029dc:	2d07      	cmp	r5, #7
  4029de:	9425      	str	r4, [sp, #148]	; 0x94
  4029e0:	9524      	str	r5, [sp, #144]	; 0x90
  4029e2:	f8c9 6000 	str.w	r6, [r9]
  4029e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4029ea:	f300 820d 	bgt.w	402e08 <_svfprintf_r+0xef8>
  4029ee:	f109 0908 	add.w	r9, r9, #8
  4029f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4029f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4029f6:	f8c9 3000 	str.w	r3, [r9]
  4029fa:	3501      	adds	r5, #1
  4029fc:	4414      	add	r4, r2
  4029fe:	2d07      	cmp	r5, #7
  402a00:	9425      	str	r4, [sp, #148]	; 0x94
  402a02:	9524      	str	r5, [sp, #144]	; 0x90
  402a04:	f8c9 2004 	str.w	r2, [r9, #4]
  402a08:	f300 820e 	bgt.w	402e28 <_svfprintf_r+0xf18>
  402a0c:	f109 0908 	add.w	r9, r9, #8
  402a10:	2300      	movs	r3, #0
  402a12:	9814      	ldr	r0, [sp, #80]	; 0x50
  402a14:	9915      	ldr	r1, [sp, #84]	; 0x54
  402a16:	2200      	movs	r2, #0
  402a18:	f003 fdac 	bl	406574 <__aeabi_dcmpeq>
  402a1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a1e:	2800      	cmp	r0, #0
  402a20:	f040 80c3 	bne.w	402baa <_svfprintf_r+0xc9a>
  402a24:	3b01      	subs	r3, #1
  402a26:	3501      	adds	r5, #1
  402a28:	3601      	adds	r6, #1
  402a2a:	441c      	add	r4, r3
  402a2c:	2d07      	cmp	r5, #7
  402a2e:	9524      	str	r5, [sp, #144]	; 0x90
  402a30:	9425      	str	r4, [sp, #148]	; 0x94
  402a32:	f8c9 6000 	str.w	r6, [r9]
  402a36:	f8c9 3004 	str.w	r3, [r9, #4]
  402a3a:	f300 80f5 	bgt.w	402c28 <_svfprintf_r+0xd18>
  402a3e:	f109 0908 	add.w	r9, r9, #8
  402a42:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a44:	f8c9 2004 	str.w	r2, [r9, #4]
  402a48:	3501      	adds	r5, #1
  402a4a:	4414      	add	r4, r2
  402a4c:	ab1f      	add	r3, sp, #124	; 0x7c
  402a4e:	2d07      	cmp	r5, #7
  402a50:	9425      	str	r4, [sp, #148]	; 0x94
  402a52:	9524      	str	r5, [sp, #144]	; 0x90
  402a54:	f8c9 3000 	str.w	r3, [r9]
  402a58:	f77f ace8 	ble.w	40242c <_svfprintf_r+0x51c>
  402a5c:	aa23      	add	r2, sp, #140	; 0x8c
  402a5e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a60:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a62:	f002 fcdb 	bl	40541c <__ssprint_r>
  402a66:	2800      	cmp	r0, #0
  402a68:	f47f ab4b 	bne.w	402102 <_svfprintf_r+0x1f2>
  402a6c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a6e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a72:	e4dd      	b.n	402430 <_svfprintf_r+0x520>
  402a74:	aa23      	add	r2, sp, #140	; 0x8c
  402a76:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a78:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a7a:	f002 fccf 	bl	40541c <__ssprint_r>
  402a7e:	2800      	cmp	r0, #0
  402a80:	f43f ad24 	beq.w	4024cc <_svfprintf_r+0x5bc>
  402a84:	f7ff bb3d 	b.w	402102 <_svfprintf_r+0x1f2>
  402a88:	aa23      	add	r2, sp, #140	; 0x8c
  402a8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a8c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a8e:	f002 fcc5 	bl	40541c <__ssprint_r>
  402a92:	2800      	cmp	r0, #0
  402a94:	f47f ab35 	bne.w	402102 <_svfprintf_r+0x1f2>
  402a98:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402a9a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402a9e:	e4b4      	b.n	40240a <_svfprintf_r+0x4fa>
  402aa0:	aa23      	add	r2, sp, #140	; 0x8c
  402aa2:	9909      	ldr	r1, [sp, #36]	; 0x24
  402aa4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402aa6:	f002 fcb9 	bl	40541c <__ssprint_r>
  402aaa:	2800      	cmp	r0, #0
  402aac:	f47f ab29 	bne.w	402102 <_svfprintf_r+0x1f2>
  402ab0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ab2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ab6:	e455      	b.n	402364 <_svfprintf_r+0x454>
  402ab8:	aa23      	add	r2, sp, #140	; 0x8c
  402aba:	9909      	ldr	r1, [sp, #36]	; 0x24
  402abc:	980a      	ldr	r0, [sp, #40]	; 0x28
  402abe:	f002 fcad 	bl	40541c <__ssprint_r>
  402ac2:	2800      	cmp	r0, #0
  402ac4:	f47f ab1d 	bne.w	402102 <_svfprintf_r+0x1f2>
  402ac8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402aca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ace:	e459      	b.n	402384 <_svfprintf_r+0x474>
  402ad0:	f1bb 0f00 	cmp.w	fp, #0
  402ad4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402ad8:	f2c0 82d8 	blt.w	40308c <_svfprintf_r+0x117c>
  402adc:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402ae0:	9307      	str	r3, [sp, #28]
  402ae2:	ea54 0305 	orrs.w	r3, r4, r5
  402ae6:	f47f adcb 	bne.w	402680 <_svfprintf_r+0x770>
  402aea:	f1bb 0f00 	cmp.w	fp, #0
  402aee:	f43f ae8d 	beq.w	40280c <_svfprintf_r+0x8fc>
  402af2:	2700      	movs	r7, #0
  402af4:	e6b8      	b.n	402868 <_svfprintf_r+0x958>
  402af6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402af8:	2d00      	cmp	r5, #0
  402afa:	f340 82ca 	ble.w	403092 <_svfprintf_r+0x1182>
  402afe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b00:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402b02:	4293      	cmp	r3, r2
  402b04:	bfa8      	it	ge
  402b06:	4613      	movge	r3, r2
  402b08:	2b00      	cmp	r3, #0
  402b0a:	461d      	mov	r5, r3
  402b0c:	dd0d      	ble.n	402b2a <_svfprintf_r+0xc1a>
  402b0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b10:	f8c9 6000 	str.w	r6, [r9]
  402b14:	3301      	adds	r3, #1
  402b16:	442c      	add	r4, r5
  402b18:	2b07      	cmp	r3, #7
  402b1a:	9425      	str	r4, [sp, #148]	; 0x94
  402b1c:	f8c9 5004 	str.w	r5, [r9, #4]
  402b20:	9324      	str	r3, [sp, #144]	; 0x90
  402b22:	f300 839c 	bgt.w	40325e <_svfprintf_r+0x134e>
  402b26:	f109 0908 	add.w	r9, r9, #8
  402b2a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b2c:	2d00      	cmp	r5, #0
  402b2e:	bfa8      	it	ge
  402b30:	1b5b      	subge	r3, r3, r5
  402b32:	2b00      	cmp	r3, #0
  402b34:	461d      	mov	r5, r3
  402b36:	f340 80f6 	ble.w	402d26 <_svfprintf_r+0xe16>
  402b3a:	4aba      	ldr	r2, [pc, #744]	; (402e24 <_svfprintf_r+0xf14>)
  402b3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b3e:	920f      	str	r2, [sp, #60]	; 0x3c
  402b40:	2d10      	cmp	r5, #16
  402b42:	f340 828a 	ble.w	40305a <_svfprintf_r+0x114a>
  402b46:	4622      	mov	r2, r4
  402b48:	2710      	movs	r7, #16
  402b4a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402b4e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402b50:	e005      	b.n	402b5e <_svfprintf_r+0xc4e>
  402b52:	f109 0908 	add.w	r9, r9, #8
  402b56:	3d10      	subs	r5, #16
  402b58:	2d10      	cmp	r5, #16
  402b5a:	f340 827d 	ble.w	403058 <_svfprintf_r+0x1148>
  402b5e:	3301      	adds	r3, #1
  402b60:	3210      	adds	r2, #16
  402b62:	2b07      	cmp	r3, #7
  402b64:	9225      	str	r2, [sp, #148]	; 0x94
  402b66:	9324      	str	r3, [sp, #144]	; 0x90
  402b68:	f8c9 a000 	str.w	sl, [r9]
  402b6c:	f8c9 7004 	str.w	r7, [r9, #4]
  402b70:	ddef      	ble.n	402b52 <_svfprintf_r+0xc42>
  402b72:	aa23      	add	r2, sp, #140	; 0x8c
  402b74:	4621      	mov	r1, r4
  402b76:	4658      	mov	r0, fp
  402b78:	f002 fc50 	bl	40541c <__ssprint_r>
  402b7c:	2800      	cmp	r0, #0
  402b7e:	f47f aac0 	bne.w	402102 <_svfprintf_r+0x1f2>
  402b82:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402b84:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b86:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402b8a:	e7e4      	b.n	402b56 <_svfprintf_r+0xc46>
  402b8c:	aa23      	add	r2, sp, #140	; 0x8c
  402b8e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402b90:	980a      	ldr	r0, [sp, #40]	; 0x28
  402b92:	f002 fc43 	bl	40541c <__ssprint_r>
  402b96:	2800      	cmp	r0, #0
  402b98:	f47f aab3 	bne.w	402102 <_svfprintf_r+0x1f2>
  402b9c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402ba0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ba2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ba6:	f7ff bbcd 	b.w	402344 <_svfprintf_r+0x434>
  402baa:	1e5e      	subs	r6, r3, #1
  402bac:	2e00      	cmp	r6, #0
  402bae:	f77f af48 	ble.w	402a42 <_svfprintf_r+0xb32>
  402bb2:	4b9c      	ldr	r3, [pc, #624]	; (402e24 <_svfprintf_r+0xf14>)
  402bb4:	930f      	str	r3, [sp, #60]	; 0x3c
  402bb6:	2e10      	cmp	r6, #16
  402bb8:	dd2c      	ble.n	402c14 <_svfprintf_r+0xd04>
  402bba:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  402bbe:	2710      	movs	r7, #16
  402bc0:	46b0      	mov	r8, r6
  402bc2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402bc6:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402bc8:	e006      	b.n	402bd8 <_svfprintf_r+0xcc8>
  402bca:	f1a8 0810 	sub.w	r8, r8, #16
  402bce:	f1b8 0f10 	cmp.w	r8, #16
  402bd2:	f109 0908 	add.w	r9, r9, #8
  402bd6:	dd1a      	ble.n	402c0e <_svfprintf_r+0xcfe>
  402bd8:	3501      	adds	r5, #1
  402bda:	3410      	adds	r4, #16
  402bdc:	2d07      	cmp	r5, #7
  402bde:	9425      	str	r4, [sp, #148]	; 0x94
  402be0:	9524      	str	r5, [sp, #144]	; 0x90
  402be2:	f8c9 a000 	str.w	sl, [r9]
  402be6:	f8c9 7004 	str.w	r7, [r9, #4]
  402bea:	ddee      	ble.n	402bca <_svfprintf_r+0xcba>
  402bec:	aa23      	add	r2, sp, #140	; 0x8c
  402bee:	4631      	mov	r1, r6
  402bf0:	4658      	mov	r0, fp
  402bf2:	f002 fc13 	bl	40541c <__ssprint_r>
  402bf6:	2800      	cmp	r0, #0
  402bf8:	f47f aa83 	bne.w	402102 <_svfprintf_r+0x1f2>
  402bfc:	f1a8 0810 	sub.w	r8, r8, #16
  402c00:	f1b8 0f10 	cmp.w	r8, #16
  402c04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c06:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402c08:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c0c:	dce4      	bgt.n	402bd8 <_svfprintf_r+0xcc8>
  402c0e:	4646      	mov	r6, r8
  402c10:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402c14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c16:	3501      	adds	r5, #1
  402c18:	4434      	add	r4, r6
  402c1a:	2d07      	cmp	r5, #7
  402c1c:	9425      	str	r4, [sp, #148]	; 0x94
  402c1e:	9524      	str	r5, [sp, #144]	; 0x90
  402c20:	e889 0048 	stmia.w	r9, {r3, r6}
  402c24:	f77f af0b 	ble.w	402a3e <_svfprintf_r+0xb2e>
  402c28:	aa23      	add	r2, sp, #140	; 0x8c
  402c2a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c2c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c2e:	f002 fbf5 	bl	40541c <__ssprint_r>
  402c32:	2800      	cmp	r0, #0
  402c34:	f47f aa65 	bne.w	402102 <_svfprintf_r+0x1f2>
  402c38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c3a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402c3c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c40:	e6ff      	b.n	402a42 <_svfprintf_r+0xb32>
  402c42:	9907      	ldr	r1, [sp, #28]
  402c44:	f011 0210 	ands.w	r2, r1, #16
  402c48:	f000 8108 	beq.w	402e5c <_svfprintf_r+0xf4c>
  402c4c:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c4e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c52:	f1bb 0f00 	cmp.w	fp, #0
  402c56:	6804      	ldr	r4, [r0, #0]
  402c58:	f100 0704 	add.w	r7, r0, #4
  402c5c:	f04f 0500 	mov.w	r5, #0
  402c60:	db26      	blt.n	402cb0 <_svfprintf_r+0xda0>
  402c62:	460a      	mov	r2, r1
  402c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402c68:	9207      	str	r2, [sp, #28]
  402c6a:	ea54 0205 	orrs.w	r2, r4, r5
  402c6e:	970e      	str	r7, [sp, #56]	; 0x38
  402c70:	461f      	mov	r7, r3
  402c72:	f47f aaef 	bne.w	402254 <_svfprintf_r+0x344>
  402c76:	e4c8      	b.n	40260a <_svfprintf_r+0x6fa>
  402c78:	9b07      	ldr	r3, [sp, #28]
  402c7a:	06d9      	lsls	r1, r3, #27
  402c7c:	d42a      	bmi.n	402cd4 <_svfprintf_r+0xdc4>
  402c7e:	9b07      	ldr	r3, [sp, #28]
  402c80:	065a      	lsls	r2, r3, #25
  402c82:	d527      	bpl.n	402cd4 <_svfprintf_r+0xdc4>
  402c84:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c86:	f9b1 4000 	ldrsh.w	r4, [r1]
  402c8a:	3104      	adds	r1, #4
  402c8c:	17e5      	asrs	r5, r4, #31
  402c8e:	4622      	mov	r2, r4
  402c90:	462b      	mov	r3, r5
  402c92:	910e      	str	r1, [sp, #56]	; 0x38
  402c94:	f7ff bacb 	b.w	40222e <_svfprintf_r+0x31e>
  402c98:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c9a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c9e:	f1bb 0f00 	cmp.w	fp, #0
  402ca2:	680c      	ldr	r4, [r1, #0]
  402ca4:	f101 0704 	add.w	r7, r1, #4
  402ca8:	f04f 0500 	mov.w	r5, #0
  402cac:	f280 8247 	bge.w	40313e <_svfprintf_r+0x122e>
  402cb0:	970e      	str	r7, [sp, #56]	; 0x38
  402cb2:	461f      	mov	r7, r3
  402cb4:	ea54 0305 	orrs.w	r3, r4, r5
  402cb8:	f47f aacc 	bne.w	402254 <_svfprintf_r+0x344>
  402cbc:	e4aa      	b.n	402614 <_svfprintf_r+0x704>
  402cbe:	3301      	adds	r3, #1
  402cc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cc2:	9324      	str	r3, [sp, #144]	; 0x90
  402cc4:	442c      	add	r4, r5
  402cc6:	2b07      	cmp	r3, #7
  402cc8:	9425      	str	r4, [sp, #148]	; 0x94
  402cca:	e889 0024 	stmia.w	r9, {r2, r5}
  402cce:	f77f abad 	ble.w	40242c <_svfprintf_r+0x51c>
  402cd2:	e6c3      	b.n	402a5c <_svfprintf_r+0xb4c>
  402cd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402cd6:	6814      	ldr	r4, [r2, #0]
  402cd8:	4613      	mov	r3, r2
  402cda:	3304      	adds	r3, #4
  402cdc:	17e5      	asrs	r5, r4, #31
  402cde:	4622      	mov	r2, r4
  402ce0:	930e      	str	r3, [sp, #56]	; 0x38
  402ce2:	2a00      	cmp	r2, #0
  402ce4:	462b      	mov	r3, r5
  402ce6:	f173 0300 	sbcs.w	r3, r3, #0
  402cea:	f6bf aaa5 	bge.w	402238 <_svfprintf_r+0x328>
  402cee:	4264      	negs	r4, r4
  402cf0:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402cf4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402cf8:	f1bb 0f00 	cmp.w	fp, #0
  402cfc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402d00:	f6ff aaa8 	blt.w	402254 <_svfprintf_r+0x344>
  402d04:	9b07      	ldr	r3, [sp, #28]
  402d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402d0a:	9307      	str	r3, [sp, #28]
  402d0c:	f7ff baa2 	b.w	402254 <_svfprintf_r+0x344>
  402d10:	aa23      	add	r2, sp, #140	; 0x8c
  402d12:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d14:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d16:	f002 fb81 	bl	40541c <__ssprint_r>
  402d1a:	2800      	cmp	r0, #0
  402d1c:	f47f a9f1 	bne.w	402102 <_svfprintf_r+0x1f2>
  402d20:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d22:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d26:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402d2a:	4432      	add	r2, r6
  402d2c:	4617      	mov	r7, r2
  402d2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d30:	4293      	cmp	r3, r2
  402d32:	db47      	blt.n	402dc4 <_svfprintf_r+0xeb4>
  402d34:	9a07      	ldr	r2, [sp, #28]
  402d36:	07d5      	lsls	r5, r2, #31
  402d38:	d444      	bmi.n	402dc4 <_svfprintf_r+0xeb4>
  402d3a:	9912      	ldr	r1, [sp, #72]	; 0x48
  402d3c:	440e      	add	r6, r1
  402d3e:	1bf5      	subs	r5, r6, r7
  402d40:	1acb      	subs	r3, r1, r3
  402d42:	429d      	cmp	r5, r3
  402d44:	bfa8      	it	ge
  402d46:	461d      	movge	r5, r3
  402d48:	2d00      	cmp	r5, #0
  402d4a:	462e      	mov	r6, r5
  402d4c:	dd0d      	ble.n	402d6a <_svfprintf_r+0xe5a>
  402d4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402d50:	f8c9 7000 	str.w	r7, [r9]
  402d54:	3201      	adds	r2, #1
  402d56:	442c      	add	r4, r5
  402d58:	2a07      	cmp	r2, #7
  402d5a:	9425      	str	r4, [sp, #148]	; 0x94
  402d5c:	f8c9 5004 	str.w	r5, [r9, #4]
  402d60:	9224      	str	r2, [sp, #144]	; 0x90
  402d62:	f300 830b 	bgt.w	40337c <_svfprintf_r+0x146c>
  402d66:	f109 0908 	add.w	r9, r9, #8
  402d6a:	2e00      	cmp	r6, #0
  402d6c:	bfac      	ite	ge
  402d6e:	1b9d      	subge	r5, r3, r6
  402d70:	461d      	movlt	r5, r3
  402d72:	2d00      	cmp	r5, #0
  402d74:	f77f ab5c 	ble.w	402430 <_svfprintf_r+0x520>
  402d78:	4a2a      	ldr	r2, [pc, #168]	; (402e24 <_svfprintf_r+0xf14>)
  402d7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d7c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d7e:	2d10      	cmp	r5, #16
  402d80:	dd9d      	ble.n	402cbe <_svfprintf_r+0xdae>
  402d82:	2610      	movs	r6, #16
  402d84:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402d86:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402d8a:	e004      	b.n	402d96 <_svfprintf_r+0xe86>
  402d8c:	f109 0908 	add.w	r9, r9, #8
  402d90:	3d10      	subs	r5, #16
  402d92:	2d10      	cmp	r5, #16
  402d94:	dd93      	ble.n	402cbe <_svfprintf_r+0xdae>
  402d96:	3301      	adds	r3, #1
  402d98:	3410      	adds	r4, #16
  402d9a:	2b07      	cmp	r3, #7
  402d9c:	9425      	str	r4, [sp, #148]	; 0x94
  402d9e:	9324      	str	r3, [sp, #144]	; 0x90
  402da0:	f8c9 a000 	str.w	sl, [r9]
  402da4:	f8c9 6004 	str.w	r6, [r9, #4]
  402da8:	ddf0      	ble.n	402d8c <_svfprintf_r+0xe7c>
  402daa:	aa23      	add	r2, sp, #140	; 0x8c
  402dac:	4659      	mov	r1, fp
  402dae:	4638      	mov	r0, r7
  402db0:	f002 fb34 	bl	40541c <__ssprint_r>
  402db4:	2800      	cmp	r0, #0
  402db6:	f47f a9a4 	bne.w	402102 <_svfprintf_r+0x1f2>
  402dba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dbc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dbe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402dc2:	e7e5      	b.n	402d90 <_svfprintf_r+0xe80>
  402dc4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402dc6:	9816      	ldr	r0, [sp, #88]	; 0x58
  402dc8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402dca:	f8c9 1000 	str.w	r1, [r9]
  402dce:	3201      	adds	r2, #1
  402dd0:	4404      	add	r4, r0
  402dd2:	2a07      	cmp	r2, #7
  402dd4:	9425      	str	r4, [sp, #148]	; 0x94
  402dd6:	f8c9 0004 	str.w	r0, [r9, #4]
  402dda:	9224      	str	r2, [sp, #144]	; 0x90
  402ddc:	f300 82a9 	bgt.w	403332 <_svfprintf_r+0x1422>
  402de0:	f109 0908 	add.w	r9, r9, #8
  402de4:	e7a9      	b.n	402d3a <_svfprintf_r+0xe2a>
  402de6:	9b07      	ldr	r3, [sp, #28]
  402de8:	07d8      	lsls	r0, r3, #31
  402dea:	f53f adf4 	bmi.w	4029d6 <_svfprintf_r+0xac6>
  402dee:	3501      	adds	r5, #1
  402df0:	3401      	adds	r4, #1
  402df2:	2301      	movs	r3, #1
  402df4:	2d07      	cmp	r5, #7
  402df6:	9425      	str	r4, [sp, #148]	; 0x94
  402df8:	9524      	str	r5, [sp, #144]	; 0x90
  402dfa:	f8c9 6000 	str.w	r6, [r9]
  402dfe:	f8c9 3004 	str.w	r3, [r9, #4]
  402e02:	f77f ae1c 	ble.w	402a3e <_svfprintf_r+0xb2e>
  402e06:	e70f      	b.n	402c28 <_svfprintf_r+0xd18>
  402e08:	aa23      	add	r2, sp, #140	; 0x8c
  402e0a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e0c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e0e:	f002 fb05 	bl	40541c <__ssprint_r>
  402e12:	2800      	cmp	r0, #0
  402e14:	f47f a975 	bne.w	402102 <_svfprintf_r+0x1f2>
  402e18:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e1a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402e1c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e20:	e5e7      	b.n	4029f2 <_svfprintf_r+0xae2>
  402e22:	bf00      	nop
  402e24:	00406670 	.word	0x00406670
  402e28:	aa23      	add	r2, sp, #140	; 0x8c
  402e2a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e2c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e2e:	f002 faf5 	bl	40541c <__ssprint_r>
  402e32:	2800      	cmp	r0, #0
  402e34:	f47f a965 	bne.w	402102 <_svfprintf_r+0x1f2>
  402e38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e3a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402e3c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e40:	e5e6      	b.n	402a10 <_svfprintf_r+0xb00>
  402e42:	aa23      	add	r2, sp, #140	; 0x8c
  402e44:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e46:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e48:	f002 fae8 	bl	40541c <__ssprint_r>
  402e4c:	2800      	cmp	r0, #0
  402e4e:	f47f a958 	bne.w	402102 <_svfprintf_r+0x1f2>
  402e52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e54:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e58:	f7ff ba98 	b.w	40238c <_svfprintf_r+0x47c>
  402e5c:	9907      	ldr	r1, [sp, #28]
  402e5e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402e62:	f43f af19 	beq.w	402c98 <_svfprintf_r+0xd88>
  402e66:	980e      	ldr	r0, [sp, #56]	; 0x38
  402e68:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402e6c:	f1bb 0f00 	cmp.w	fp, #0
  402e70:	8804      	ldrh	r4, [r0, #0]
  402e72:	f100 0704 	add.w	r7, r0, #4
  402e76:	f04f 0500 	mov.w	r5, #0
  402e7a:	f2c0 81b9 	blt.w	4031f0 <_svfprintf_r+0x12e0>
  402e7e:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402e82:	9307      	str	r3, [sp, #28]
  402e84:	ea54 0305 	orrs.w	r3, r4, r5
  402e88:	970e      	str	r7, [sp, #56]	; 0x38
  402e8a:	4617      	mov	r7, r2
  402e8c:	f47f a9e2 	bne.w	402254 <_svfprintf_r+0x344>
  402e90:	f7ff bbbb 	b.w	40260a <_svfprintf_r+0x6fa>
  402e94:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402e96:	4622      	mov	r2, r4
  402e98:	4620      	mov	r0, r4
  402e9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402e9c:	4623      	mov	r3, r4
  402e9e:	4621      	mov	r1, r4
  402ea0:	f003 fb9a 	bl	4065d8 <__aeabi_dcmpun>
  402ea4:	2800      	cmp	r0, #0
  402ea6:	f040 8317 	bne.w	4034d8 <_svfprintf_r+0x15c8>
  402eaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402eac:	f1bb 3fff 	cmp.w	fp, #4294967295
  402eb0:	f023 0320 	bic.w	r3, r3, #32
  402eb4:	930d      	str	r3, [sp, #52]	; 0x34
  402eb6:	f000 8270 	beq.w	40339a <_svfprintf_r+0x148a>
  402eba:	2b47      	cmp	r3, #71	; 0x47
  402ebc:	f000 8192 	beq.w	4031e4 <_svfprintf_r+0x12d4>
  402ec0:	9b07      	ldr	r3, [sp, #28]
  402ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402ec6:	9310      	str	r3, [sp, #64]	; 0x40
  402ec8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402eca:	1e1f      	subs	r7, r3, #0
  402ecc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402ece:	9308      	str	r3, [sp, #32]
  402ed0:	bfbb      	ittet	lt
  402ed2:	463b      	movlt	r3, r7
  402ed4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402ed8:	2300      	movge	r3, #0
  402eda:	232d      	movlt	r3, #45	; 0x2d
  402edc:	930f      	str	r3, [sp, #60]	; 0x3c
  402ede:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ee0:	2b66      	cmp	r3, #102	; 0x66
  402ee2:	f000 825d 	beq.w	4033a0 <_svfprintf_r+0x1490>
  402ee6:	2b46      	cmp	r3, #70	; 0x46
  402ee8:	f000 8151 	beq.w	40318e <_svfprintf_r+0x127e>
  402eec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402eee:	9a08      	ldr	r2, [sp, #32]
  402ef0:	2b45      	cmp	r3, #69	; 0x45
  402ef2:	a821      	add	r0, sp, #132	; 0x84
  402ef4:	a91e      	add	r1, sp, #120	; 0x78
  402ef6:	bf0c      	ite	eq
  402ef8:	f10b 0501 	addeq.w	r5, fp, #1
  402efc:	465d      	movne	r5, fp
  402efe:	9004      	str	r0, [sp, #16]
  402f00:	9103      	str	r1, [sp, #12]
  402f02:	a81d      	add	r0, sp, #116	; 0x74
  402f04:	2102      	movs	r1, #2
  402f06:	463b      	mov	r3, r7
  402f08:	9002      	str	r0, [sp, #8]
  402f0a:	9501      	str	r5, [sp, #4]
  402f0c:	9100      	str	r1, [sp, #0]
  402f0e:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f10:	f000 fbf2 	bl	4036f8 <_dtoa_r>
  402f14:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f16:	2b67      	cmp	r3, #103	; 0x67
  402f18:	4606      	mov	r6, r0
  402f1a:	f040 8290 	bne.w	40343e <_svfprintf_r+0x152e>
  402f1e:	9b07      	ldr	r3, [sp, #28]
  402f20:	07da      	lsls	r2, r3, #31
  402f22:	f140 82af 	bpl.w	403484 <_svfprintf_r+0x1574>
  402f26:	1974      	adds	r4, r6, r5
  402f28:	9808      	ldr	r0, [sp, #32]
  402f2a:	4639      	mov	r1, r7
  402f2c:	2200      	movs	r2, #0
  402f2e:	2300      	movs	r3, #0
  402f30:	f003 fb20 	bl	406574 <__aeabi_dcmpeq>
  402f34:	2800      	cmp	r0, #0
  402f36:	f040 8190 	bne.w	40325a <_svfprintf_r+0x134a>
  402f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f3c:	429c      	cmp	r4, r3
  402f3e:	d906      	bls.n	402f4e <_svfprintf_r+0x103e>
  402f40:	2130      	movs	r1, #48	; 0x30
  402f42:	1c5a      	adds	r2, r3, #1
  402f44:	9221      	str	r2, [sp, #132]	; 0x84
  402f46:	7019      	strb	r1, [r3, #0]
  402f48:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f4a:	429c      	cmp	r4, r3
  402f4c:	d8f9      	bhi.n	402f42 <_svfprintf_r+0x1032>
  402f4e:	1b9b      	subs	r3, r3, r6
  402f50:	9312      	str	r3, [sp, #72]	; 0x48
  402f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f54:	2b47      	cmp	r3, #71	; 0x47
  402f56:	f000 8179 	beq.w	40324c <_svfprintf_r+0x133c>
  402f5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f5c:	2b65      	cmp	r3, #101	; 0x65
  402f5e:	f340 827d 	ble.w	40345c <_svfprintf_r+0x154c>
  402f62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f64:	2b66      	cmp	r3, #102	; 0x66
  402f66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f68:	9313      	str	r3, [sp, #76]	; 0x4c
  402f6a:	f000 825b 	beq.w	403424 <_svfprintf_r+0x1514>
  402f6e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f70:	9912      	ldr	r1, [sp, #72]	; 0x48
  402f72:	428a      	cmp	r2, r1
  402f74:	f2c0 8230 	blt.w	4033d8 <_svfprintf_r+0x14c8>
  402f78:	9b07      	ldr	r3, [sp, #28]
  402f7a:	07d9      	lsls	r1, r3, #31
  402f7c:	f100 8284 	bmi.w	403488 <_svfprintf_r+0x1578>
  402f80:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402f84:	920d      	str	r2, [sp, #52]	; 0x34
  402f86:	2267      	movs	r2, #103	; 0x67
  402f88:	9211      	str	r2, [sp, #68]	; 0x44
  402f8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f8c:	2a00      	cmp	r2, #0
  402f8e:	f040 8153 	bne.w	403238 <_svfprintf_r+0x1328>
  402f92:	9308      	str	r3, [sp, #32]
  402f94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f96:	9307      	str	r3, [sp, #28]
  402f98:	4693      	mov	fp, r2
  402f9a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402f9e:	f7ff b97d 	b.w	40229c <_svfprintf_r+0x38c>
  402fa2:	9907      	ldr	r1, [sp, #28]
  402fa4:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402fa8:	d015      	beq.n	402fd6 <_svfprintf_r+0x10c6>
  402faa:	980e      	ldr	r0, [sp, #56]	; 0x38
  402fac:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402fb0:	f1bb 0f00 	cmp.w	fp, #0
  402fb4:	8804      	ldrh	r4, [r0, #0]
  402fb6:	f100 0704 	add.w	r7, r0, #4
  402fba:	f04f 0500 	mov.w	r5, #0
  402fbe:	db16      	blt.n	402fee <_svfprintf_r+0x10de>
  402fc0:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402fc4:	9307      	str	r3, [sp, #28]
  402fc6:	ea54 0305 	orrs.w	r3, r4, r5
  402fca:	970e      	str	r7, [sp, #56]	; 0x38
  402fcc:	f43f ac3a 	beq.w	402844 <_svfprintf_r+0x934>
  402fd0:	4617      	mov	r7, r2
  402fd2:	f7ff b8c2 	b.w	40215a <_svfprintf_r+0x24a>
  402fd6:	990e      	ldr	r1, [sp, #56]	; 0x38
  402fd8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402fdc:	f1bb 0f00 	cmp.w	fp, #0
  402fe0:	680c      	ldr	r4, [r1, #0]
  402fe2:	f101 0704 	add.w	r7, r1, #4
  402fe6:	f04f 0500 	mov.w	r5, #0
  402fea:	f280 80a5 	bge.w	403138 <_svfprintf_r+0x1228>
  402fee:	970e      	str	r7, [sp, #56]	; 0x38
  402ff0:	2700      	movs	r7, #0
  402ff2:	f7ff b8b2 	b.w	40215a <_svfprintf_r+0x24a>
  402ff6:	9b07      	ldr	r3, [sp, #28]
  402ff8:	06df      	lsls	r7, r3, #27
  402ffa:	d40b      	bmi.n	403014 <_svfprintf_r+0x1104>
  402ffc:	9b07      	ldr	r3, [sp, #28]
  402ffe:	065e      	lsls	r6, r3, #25
  403000:	d508      	bpl.n	403014 <_svfprintf_r+0x1104>
  403002:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403004:	6813      	ldr	r3, [r2, #0]
  403006:	3204      	adds	r2, #4
  403008:	920e      	str	r2, [sp, #56]	; 0x38
  40300a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40300e:	801a      	strh	r2, [r3, #0]
  403010:	f7fe bfa4 	b.w	401f5c <_svfprintf_r+0x4c>
  403014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403016:	6813      	ldr	r3, [r2, #0]
  403018:	3204      	adds	r2, #4
  40301a:	920e      	str	r2, [sp, #56]	; 0x38
  40301c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40301e:	601a      	str	r2, [r3, #0]
  403020:	f7fe bf9c 	b.w	401f5c <_svfprintf_r+0x4c>
  403024:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403026:	9b07      	ldr	r3, [sp, #28]
  403028:	f013 0f40 	tst.w	r3, #64	; 0x40
  40302c:	4613      	mov	r3, r2
  40302e:	f103 0304 	add.w	r3, r3, #4
  403032:	bf0c      	ite	eq
  403034:	6814      	ldreq	r4, [r2, #0]
  403036:	8814      	ldrhne	r4, [r2, #0]
  403038:	930e      	str	r3, [sp, #56]	; 0x38
  40303a:	2500      	movs	r5, #0
  40303c:	f7ff bb02 	b.w	402644 <_svfprintf_r+0x734>
  403040:	2700      	movs	r7, #0
  403042:	45bb      	cmp	fp, r7
  403044:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403048:	f6ff ac0e 	blt.w	402868 <_svfprintf_r+0x958>
  40304c:	9b07      	ldr	r3, [sp, #28]
  40304e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403052:	9307      	str	r3, [sp, #28]
  403054:	f7ff bbd6 	b.w	402804 <_svfprintf_r+0x8f4>
  403058:	4614      	mov	r4, r2
  40305a:	3301      	adds	r3, #1
  40305c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40305e:	9324      	str	r3, [sp, #144]	; 0x90
  403060:	442c      	add	r4, r5
  403062:	2b07      	cmp	r3, #7
  403064:	9425      	str	r4, [sp, #148]	; 0x94
  403066:	e889 0024 	stmia.w	r9, {r2, r5}
  40306a:	f73f ae51 	bgt.w	402d10 <_svfprintf_r+0xe00>
  40306e:	f109 0908 	add.w	r9, r9, #8
  403072:	e658      	b.n	402d26 <_svfprintf_r+0xe16>
  403074:	aa23      	add	r2, sp, #140	; 0x8c
  403076:	9909      	ldr	r1, [sp, #36]	; 0x24
  403078:	980a      	ldr	r0, [sp, #40]	; 0x28
  40307a:	f002 f9cf 	bl	40541c <__ssprint_r>
  40307e:	2800      	cmp	r0, #0
  403080:	f47f a83f 	bne.w	402102 <_svfprintf_r+0x1f2>
  403084:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403086:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40308a:	e40f      	b.n	4028ac <_svfprintf_r+0x99c>
  40308c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40308e:	f7ff bbe4 	b.w	40285a <_svfprintf_r+0x94a>
  403092:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403094:	4ab5      	ldr	r2, [pc, #724]	; (40336c <_svfprintf_r+0x145c>)
  403096:	f8c9 2000 	str.w	r2, [r9]
  40309a:	3301      	adds	r3, #1
  40309c:	3401      	adds	r4, #1
  40309e:	2201      	movs	r2, #1
  4030a0:	2b07      	cmp	r3, #7
  4030a2:	9425      	str	r4, [sp, #148]	; 0x94
  4030a4:	9324      	str	r3, [sp, #144]	; 0x90
  4030a6:	f8c9 2004 	str.w	r2, [r9, #4]
  4030aa:	f300 808e 	bgt.w	4031ca <_svfprintf_r+0x12ba>
  4030ae:	f109 0908 	add.w	r9, r9, #8
  4030b2:	b92d      	cbnz	r5, 4030c0 <_svfprintf_r+0x11b0>
  4030b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030b6:	b91b      	cbnz	r3, 4030c0 <_svfprintf_r+0x11b0>
  4030b8:	9b07      	ldr	r3, [sp, #28]
  4030ba:	07df      	lsls	r7, r3, #31
  4030bc:	f57f a9b8 	bpl.w	402430 <_svfprintf_r+0x520>
  4030c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030c2:	9916      	ldr	r1, [sp, #88]	; 0x58
  4030c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4030c6:	f8c9 2000 	str.w	r2, [r9]
  4030ca:	3301      	adds	r3, #1
  4030cc:	440c      	add	r4, r1
  4030ce:	2b07      	cmp	r3, #7
  4030d0:	9425      	str	r4, [sp, #148]	; 0x94
  4030d2:	f8c9 1004 	str.w	r1, [r9, #4]
  4030d6:	9324      	str	r3, [sp, #144]	; 0x90
  4030d8:	f300 81c2 	bgt.w	403460 <_svfprintf_r+0x1550>
  4030dc:	f109 0908 	add.w	r9, r9, #8
  4030e0:	426d      	negs	r5, r5
  4030e2:	2d00      	cmp	r5, #0
  4030e4:	f340 809b 	ble.w	40321e <_svfprintf_r+0x130e>
  4030e8:	4aa1      	ldr	r2, [pc, #644]	; (403370 <_svfprintf_r+0x1460>)
  4030ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4030ec:	2d10      	cmp	r5, #16
  4030ee:	f340 80c3 	ble.w	403278 <_svfprintf_r+0x1368>
  4030f2:	4622      	mov	r2, r4
  4030f4:	2710      	movs	r7, #16
  4030f6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4030fa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4030fc:	e005      	b.n	40310a <_svfprintf_r+0x11fa>
  4030fe:	f109 0908 	add.w	r9, r9, #8
  403102:	3d10      	subs	r5, #16
  403104:	2d10      	cmp	r5, #16
  403106:	f340 80b6 	ble.w	403276 <_svfprintf_r+0x1366>
  40310a:	3301      	adds	r3, #1
  40310c:	3210      	adds	r2, #16
  40310e:	2b07      	cmp	r3, #7
  403110:	9225      	str	r2, [sp, #148]	; 0x94
  403112:	9324      	str	r3, [sp, #144]	; 0x90
  403114:	f8c9 a000 	str.w	sl, [r9]
  403118:	f8c9 7004 	str.w	r7, [r9, #4]
  40311c:	ddef      	ble.n	4030fe <_svfprintf_r+0x11ee>
  40311e:	aa23      	add	r2, sp, #140	; 0x8c
  403120:	4621      	mov	r1, r4
  403122:	4658      	mov	r0, fp
  403124:	f002 f97a 	bl	40541c <__ssprint_r>
  403128:	2800      	cmp	r0, #0
  40312a:	f47e afea 	bne.w	402102 <_svfprintf_r+0x1f2>
  40312e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403130:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403132:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403136:	e7e4      	b.n	403102 <_svfprintf_r+0x11f2>
  403138:	9a07      	ldr	r2, [sp, #28]
  40313a:	f7ff ba38 	b.w	4025ae <_svfprintf_r+0x69e>
  40313e:	9a07      	ldr	r2, [sp, #28]
  403140:	e590      	b.n	402c64 <_svfprintf_r+0xd54>
  403142:	9b07      	ldr	r3, [sp, #28]
  403144:	f043 0320 	orr.w	r3, r3, #32
  403148:	9307      	str	r3, [sp, #28]
  40314a:	f108 0801 	add.w	r8, r8, #1
  40314e:	f898 3000 	ldrb.w	r3, [r8]
  403152:	f7fe bf36 	b.w	401fc2 <_svfprintf_r+0xb2>
  403156:	aa23      	add	r2, sp, #140	; 0x8c
  403158:	9909      	ldr	r1, [sp, #36]	; 0x24
  40315a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40315c:	f002 f95e 	bl	40541c <__ssprint_r>
  403160:	2800      	cmp	r0, #0
  403162:	f47e afce 	bne.w	402102 <_svfprintf_r+0x1f2>
  403166:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403168:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40316c:	f7ff bbb6 	b.w	4028dc <_svfprintf_r+0x9cc>
  403170:	2140      	movs	r1, #64	; 0x40
  403172:	980a      	ldr	r0, [sp, #40]	; 0x28
  403174:	f001 fa04 	bl	404580 <_malloc_r>
  403178:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40317a:	6010      	str	r0, [r2, #0]
  40317c:	6110      	str	r0, [r2, #16]
  40317e:	2800      	cmp	r0, #0
  403180:	f000 81e5 	beq.w	40354e <_svfprintf_r+0x163e>
  403184:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403186:	2340      	movs	r3, #64	; 0x40
  403188:	6153      	str	r3, [r2, #20]
  40318a:	f7fe bed8 	b.w	401f3e <_svfprintf_r+0x2e>
  40318e:	a821      	add	r0, sp, #132	; 0x84
  403190:	a91e      	add	r1, sp, #120	; 0x78
  403192:	9004      	str	r0, [sp, #16]
  403194:	9103      	str	r1, [sp, #12]
  403196:	a81d      	add	r0, sp, #116	; 0x74
  403198:	2103      	movs	r1, #3
  40319a:	9002      	str	r0, [sp, #8]
  40319c:	9a08      	ldr	r2, [sp, #32]
  40319e:	f8cd b004 	str.w	fp, [sp, #4]
  4031a2:	463b      	mov	r3, r7
  4031a4:	9100      	str	r1, [sp, #0]
  4031a6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031a8:	f000 faa6 	bl	4036f8 <_dtoa_r>
  4031ac:	465d      	mov	r5, fp
  4031ae:	4606      	mov	r6, r0
  4031b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031b2:	2b46      	cmp	r3, #70	; 0x46
  4031b4:	eb06 0405 	add.w	r4, r6, r5
  4031b8:	f47f aeb6 	bne.w	402f28 <_svfprintf_r+0x1018>
  4031bc:	7833      	ldrb	r3, [r6, #0]
  4031be:	2b30      	cmp	r3, #48	; 0x30
  4031c0:	f000 817c 	beq.w	4034bc <_svfprintf_r+0x15ac>
  4031c4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4031c6:	442c      	add	r4, r5
  4031c8:	e6ae      	b.n	402f28 <_svfprintf_r+0x1018>
  4031ca:	aa23      	add	r2, sp, #140	; 0x8c
  4031cc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4031ce:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031d0:	f002 f924 	bl	40541c <__ssprint_r>
  4031d4:	2800      	cmp	r0, #0
  4031d6:	f47e af94 	bne.w	402102 <_svfprintf_r+0x1f2>
  4031da:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4031dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4031de:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4031e2:	e766      	b.n	4030b2 <_svfprintf_r+0x11a2>
  4031e4:	f1bb 0f00 	cmp.w	fp, #0
  4031e8:	bf08      	it	eq
  4031ea:	f04f 0b01 	moveq.w	fp, #1
  4031ee:	e667      	b.n	402ec0 <_svfprintf_r+0xfb0>
  4031f0:	970e      	str	r7, [sp, #56]	; 0x38
  4031f2:	4617      	mov	r7, r2
  4031f4:	e55e      	b.n	402cb4 <_svfprintf_r+0xda4>
  4031f6:	4630      	mov	r0, r6
  4031f8:	f002 f8a2 	bl	405340 <strlen>
  4031fc:	46a3      	mov	fp, r4
  4031fe:	4603      	mov	r3, r0
  403200:	900d      	str	r0, [sp, #52]	; 0x34
  403202:	f7ff baf4 	b.w	4027ee <_svfprintf_r+0x8de>
  403206:	aa23      	add	r2, sp, #140	; 0x8c
  403208:	9909      	ldr	r1, [sp, #36]	; 0x24
  40320a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40320c:	f002 f906 	bl	40541c <__ssprint_r>
  403210:	2800      	cmp	r0, #0
  403212:	f47e af76 	bne.w	402102 <_svfprintf_r+0x1f2>
  403216:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403218:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40321a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40321e:	9912      	ldr	r1, [sp, #72]	; 0x48
  403220:	f8c9 6000 	str.w	r6, [r9]
  403224:	3301      	adds	r3, #1
  403226:	440c      	add	r4, r1
  403228:	2b07      	cmp	r3, #7
  40322a:	9425      	str	r4, [sp, #148]	; 0x94
  40322c:	9324      	str	r3, [sp, #144]	; 0x90
  40322e:	f8c9 1004 	str.w	r1, [r9, #4]
  403232:	f77f a8fb 	ble.w	40242c <_svfprintf_r+0x51c>
  403236:	e411      	b.n	402a5c <_svfprintf_r+0xb4c>
  403238:	272d      	movs	r7, #45	; 0x2d
  40323a:	9308      	str	r3, [sp, #32]
  40323c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40323e:	9307      	str	r3, [sp, #28]
  403240:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403244:	f04f 0b00 	mov.w	fp, #0
  403248:	f7ff b829 	b.w	40229e <_svfprintf_r+0x38e>
  40324c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40324e:	1cdd      	adds	r5, r3, #3
  403250:	db1e      	blt.n	403290 <_svfprintf_r+0x1380>
  403252:	459b      	cmp	fp, r3
  403254:	db1c      	blt.n	403290 <_svfprintf_r+0x1380>
  403256:	9313      	str	r3, [sp, #76]	; 0x4c
  403258:	e689      	b.n	402f6e <_svfprintf_r+0x105e>
  40325a:	4623      	mov	r3, r4
  40325c:	e677      	b.n	402f4e <_svfprintf_r+0x103e>
  40325e:	aa23      	add	r2, sp, #140	; 0x8c
  403260:	9909      	ldr	r1, [sp, #36]	; 0x24
  403262:	980a      	ldr	r0, [sp, #40]	; 0x28
  403264:	f002 f8da 	bl	40541c <__ssprint_r>
  403268:	2800      	cmp	r0, #0
  40326a:	f47e af4a 	bne.w	402102 <_svfprintf_r+0x1f2>
  40326e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403270:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403274:	e459      	b.n	402b2a <_svfprintf_r+0xc1a>
  403276:	4614      	mov	r4, r2
  403278:	3301      	adds	r3, #1
  40327a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40327c:	9324      	str	r3, [sp, #144]	; 0x90
  40327e:	442c      	add	r4, r5
  403280:	2b07      	cmp	r3, #7
  403282:	9425      	str	r4, [sp, #148]	; 0x94
  403284:	e889 0024 	stmia.w	r9, {r2, r5}
  403288:	dcbd      	bgt.n	403206 <_svfprintf_r+0x12f6>
  40328a:	f109 0908 	add.w	r9, r9, #8
  40328e:	e7c6      	b.n	40321e <_svfprintf_r+0x130e>
  403290:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403292:	3a02      	subs	r2, #2
  403294:	9211      	str	r2, [sp, #68]	; 0x44
  403296:	3b01      	subs	r3, #1
  403298:	2b00      	cmp	r3, #0
  40329a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40329e:	931d      	str	r3, [sp, #116]	; 0x74
  4032a0:	bfb8      	it	lt
  4032a2:	425b      	neglt	r3, r3
  4032a4:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4032a8:	bfb4      	ite	lt
  4032aa:	222d      	movlt	r2, #45	; 0x2d
  4032ac:	222b      	movge	r2, #43	; 0x2b
  4032ae:	2b09      	cmp	r3, #9
  4032b0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4032b4:	f340 80f1 	ble.w	40349a <_svfprintf_r+0x158a>
  4032b8:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4032bc:	4604      	mov	r4, r0
  4032be:	4a2d      	ldr	r2, [pc, #180]	; (403374 <_svfprintf_r+0x1464>)
  4032c0:	fb82 2103 	smull	r2, r1, r2, r3
  4032c4:	17da      	asrs	r2, r3, #31
  4032c6:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4032ca:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4032ce:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4032d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4032d6:	2a09      	cmp	r2, #9
  4032d8:	4613      	mov	r3, r2
  4032da:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4032de:	dcee      	bgt.n	4032be <_svfprintf_r+0x13ae>
  4032e0:	4621      	mov	r1, r4
  4032e2:	3330      	adds	r3, #48	; 0x30
  4032e4:	b2da      	uxtb	r2, r3
  4032e6:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4032ea:	4288      	cmp	r0, r1
  4032ec:	f240 813a 	bls.w	403564 <_svfprintf_r+0x1654>
  4032f0:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  4032f4:	4623      	mov	r3, r4
  4032f6:	e001      	b.n	4032fc <_svfprintf_r+0x13ec>
  4032f8:	f813 2b01 	ldrb.w	r2, [r3], #1
  4032fc:	f801 2b01 	strb.w	r2, [r1], #1
  403300:	4298      	cmp	r0, r3
  403302:	d1f9      	bne.n	4032f8 <_svfprintf_r+0x13e8>
  403304:	1c43      	adds	r3, r0, #1
  403306:	1b1b      	subs	r3, r3, r4
  403308:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40330c:	4413      	add	r3, r2
  40330e:	aa1f      	add	r2, sp, #124	; 0x7c
  403310:	1a9b      	subs	r3, r3, r2
  403312:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403314:	9319      	str	r3, [sp, #100]	; 0x64
  403316:	2a01      	cmp	r2, #1
  403318:	4413      	add	r3, r2
  40331a:	930d      	str	r3, [sp, #52]	; 0x34
  40331c:	f340 80ea 	ble.w	4034f4 <_svfprintf_r+0x15e4>
  403320:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403322:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403324:	4413      	add	r3, r2
  403326:	2200      	movs	r2, #0
  403328:	930d      	str	r3, [sp, #52]	; 0x34
  40332a:	9213      	str	r2, [sp, #76]	; 0x4c
  40332c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403330:	e62b      	b.n	402f8a <_svfprintf_r+0x107a>
  403332:	aa23      	add	r2, sp, #140	; 0x8c
  403334:	9909      	ldr	r1, [sp, #36]	; 0x24
  403336:	980a      	ldr	r0, [sp, #40]	; 0x28
  403338:	f002 f870 	bl	40541c <__ssprint_r>
  40333c:	2800      	cmp	r0, #0
  40333e:	f47e aee0 	bne.w	402102 <_svfprintf_r+0x1f2>
  403342:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403344:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403346:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40334a:	e4f6      	b.n	402d3a <_svfprintf_r+0xe2a>
  40334c:	2d06      	cmp	r5, #6
  40334e:	462b      	mov	r3, r5
  403350:	bf28      	it	cs
  403352:	2306      	movcs	r3, #6
  403354:	930d      	str	r3, [sp, #52]	; 0x34
  403356:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40335a:	46b3      	mov	fp, r6
  40335c:	970e      	str	r7, [sp, #56]	; 0x38
  40335e:	9613      	str	r6, [sp, #76]	; 0x4c
  403360:	4637      	mov	r7, r6
  403362:	9308      	str	r3, [sp, #32]
  403364:	4e04      	ldr	r6, [pc, #16]	; (403378 <_svfprintf_r+0x1468>)
  403366:	f7fe bf99 	b.w	40229c <_svfprintf_r+0x38c>
  40336a:	bf00      	nop
  40336c:	004066c0 	.word	0x004066c0
  403370:	00406670 	.word	0x00406670
  403374:	66666667 	.word	0x66666667
  403378:	004066b8 	.word	0x004066b8
  40337c:	aa23      	add	r2, sp, #140	; 0x8c
  40337e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403380:	980a      	ldr	r0, [sp, #40]	; 0x28
  403382:	f002 f84b 	bl	40541c <__ssprint_r>
  403386:	2800      	cmp	r0, #0
  403388:	f47e aebb 	bne.w	402102 <_svfprintf_r+0x1f2>
  40338c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40338e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403390:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403392:	1ad3      	subs	r3, r2, r3
  403394:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403398:	e4e7      	b.n	402d6a <_svfprintf_r+0xe5a>
  40339a:	f04f 0b06 	mov.w	fp, #6
  40339e:	e58f      	b.n	402ec0 <_svfprintf_r+0xfb0>
  4033a0:	a821      	add	r0, sp, #132	; 0x84
  4033a2:	a91e      	add	r1, sp, #120	; 0x78
  4033a4:	9004      	str	r0, [sp, #16]
  4033a6:	9103      	str	r1, [sp, #12]
  4033a8:	a81d      	add	r0, sp, #116	; 0x74
  4033aa:	2103      	movs	r1, #3
  4033ac:	9002      	str	r0, [sp, #8]
  4033ae:	9a08      	ldr	r2, [sp, #32]
  4033b0:	f8cd b004 	str.w	fp, [sp, #4]
  4033b4:	463b      	mov	r3, r7
  4033b6:	9100      	str	r1, [sp, #0]
  4033b8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033ba:	f000 f99d 	bl	4036f8 <_dtoa_r>
  4033be:	465d      	mov	r5, fp
  4033c0:	4606      	mov	r6, r0
  4033c2:	eb00 040b 	add.w	r4, r0, fp
  4033c6:	e6f9      	b.n	4031bc <_svfprintf_r+0x12ac>
  4033c8:	9307      	str	r3, [sp, #28]
  4033ca:	f7ff b959 	b.w	402680 <_svfprintf_r+0x770>
  4033ce:	272d      	movs	r7, #45	; 0x2d
  4033d0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4033d4:	f7ff b8b2 	b.w	40253c <_svfprintf_r+0x62c>
  4033d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4033da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033dc:	4413      	add	r3, r2
  4033de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4033e0:	930d      	str	r3, [sp, #52]	; 0x34
  4033e2:	2a00      	cmp	r2, #0
  4033e4:	dd7e      	ble.n	4034e4 <_svfprintf_r+0x15d4>
  4033e6:	2267      	movs	r2, #103	; 0x67
  4033e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4033ec:	9211      	str	r2, [sp, #68]	; 0x44
  4033ee:	e5cc      	b.n	402f8a <_svfprintf_r+0x107a>
  4033f0:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4033f4:	970e      	str	r7, [sp, #56]	; 0x38
  4033f6:	9308      	str	r3, [sp, #32]
  4033f8:	950d      	str	r5, [sp, #52]	; 0x34
  4033fa:	4683      	mov	fp, r0
  4033fc:	9013      	str	r0, [sp, #76]	; 0x4c
  4033fe:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403402:	f7fe bf4b 	b.w	40229c <_svfprintf_r+0x38c>
  403406:	9b07      	ldr	r3, [sp, #28]
  403408:	07db      	lsls	r3, r3, #31
  40340a:	465f      	mov	r7, fp
  40340c:	d505      	bpl.n	40341a <_svfprintf_r+0x150a>
  40340e:	ae40      	add	r6, sp, #256	; 0x100
  403410:	2330      	movs	r3, #48	; 0x30
  403412:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403416:	f7fe bf37 	b.w	402288 <_svfprintf_r+0x378>
  40341a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40341e:	ae30      	add	r6, sp, #192	; 0xc0
  403420:	f7fe bf35 	b.w	40228e <_svfprintf_r+0x37e>
  403424:	2b00      	cmp	r3, #0
  403426:	dd7d      	ble.n	403524 <_svfprintf_r+0x1614>
  403428:	f1bb 0f00 	cmp.w	fp, #0
  40342c:	d13d      	bne.n	4034aa <_svfprintf_r+0x159a>
  40342e:	9a07      	ldr	r2, [sp, #28]
  403430:	07d4      	lsls	r4, r2, #31
  403432:	d43a      	bmi.n	4034aa <_svfprintf_r+0x159a>
  403434:	461a      	mov	r2, r3
  403436:	920d      	str	r2, [sp, #52]	; 0x34
  403438:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40343c:	e5a5      	b.n	402f8a <_svfprintf_r+0x107a>
  40343e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403440:	2b47      	cmp	r3, #71	; 0x47
  403442:	f47f ad70 	bne.w	402f26 <_svfprintf_r+0x1016>
  403446:	9b07      	ldr	r3, [sp, #28]
  403448:	07db      	lsls	r3, r3, #31
  40344a:	f53f aeb1 	bmi.w	4031b0 <_svfprintf_r+0x12a0>
  40344e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403450:	1b9b      	subs	r3, r3, r6
  403452:	9312      	str	r3, [sp, #72]	; 0x48
  403454:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403456:	2b47      	cmp	r3, #71	; 0x47
  403458:	f43f aef8 	beq.w	40324c <_svfprintf_r+0x133c>
  40345c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40345e:	e71a      	b.n	403296 <_svfprintf_r+0x1386>
  403460:	aa23      	add	r2, sp, #140	; 0x8c
  403462:	9909      	ldr	r1, [sp, #36]	; 0x24
  403464:	980a      	ldr	r0, [sp, #40]	; 0x28
  403466:	f001 ffd9 	bl	40541c <__ssprint_r>
  40346a:	2800      	cmp	r0, #0
  40346c:	f47e ae49 	bne.w	402102 <_svfprintf_r+0x1f2>
  403470:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403472:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403474:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403476:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40347a:	e631      	b.n	4030e0 <_svfprintf_r+0x11d0>
  40347c:	46a0      	mov	r8, r4
  40347e:	2500      	movs	r5, #0
  403480:	f7fe bda1 	b.w	401fc6 <_svfprintf_r+0xb6>
  403484:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403486:	e562      	b.n	402f4e <_svfprintf_r+0x103e>
  403488:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40348a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40348c:	4413      	add	r3, r2
  40348e:	2267      	movs	r2, #103	; 0x67
  403490:	930d      	str	r3, [sp, #52]	; 0x34
  403492:	9211      	str	r2, [sp, #68]	; 0x44
  403494:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403498:	e577      	b.n	402f8a <_svfprintf_r+0x107a>
  40349a:	3330      	adds	r3, #48	; 0x30
  40349c:	2230      	movs	r2, #48	; 0x30
  40349e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4034a2:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4034a6:	ab20      	add	r3, sp, #128	; 0x80
  4034a8:	e731      	b.n	40330e <_svfprintf_r+0x13fe>
  4034aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4034ae:	189d      	adds	r5, r3, r2
  4034b0:	eb05 030b 	add.w	r3, r5, fp
  4034b4:	930d      	str	r3, [sp, #52]	; 0x34
  4034b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034ba:	e566      	b.n	402f8a <_svfprintf_r+0x107a>
  4034bc:	9808      	ldr	r0, [sp, #32]
  4034be:	4639      	mov	r1, r7
  4034c0:	2200      	movs	r2, #0
  4034c2:	2300      	movs	r3, #0
  4034c4:	f003 f856 	bl	406574 <__aeabi_dcmpeq>
  4034c8:	2800      	cmp	r0, #0
  4034ca:	f47f ae7b 	bne.w	4031c4 <_svfprintf_r+0x12b4>
  4034ce:	f1c5 0501 	rsb	r5, r5, #1
  4034d2:	951d      	str	r5, [sp, #116]	; 0x74
  4034d4:	442c      	add	r4, r5
  4034d6:	e527      	b.n	402f28 <_svfprintf_r+0x1018>
  4034d8:	4e32      	ldr	r6, [pc, #200]	; (4035a4 <_svfprintf_r+0x1694>)
  4034da:	4b33      	ldr	r3, [pc, #204]	; (4035a8 <_svfprintf_r+0x1698>)
  4034dc:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4034e0:	f7ff b82e 	b.w	402540 <_svfprintf_r+0x630>
  4034e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4034e8:	f1c3 0301 	rsb	r3, r3, #1
  4034ec:	441a      	add	r2, r3
  4034ee:	4613      	mov	r3, r2
  4034f0:	920d      	str	r2, [sp, #52]	; 0x34
  4034f2:	e778      	b.n	4033e6 <_svfprintf_r+0x14d6>
  4034f4:	9b07      	ldr	r3, [sp, #28]
  4034f6:	f013 0301 	ands.w	r3, r3, #1
  4034fa:	f47f af11 	bne.w	403320 <_svfprintf_r+0x1410>
  4034fe:	9313      	str	r3, [sp, #76]	; 0x4c
  403500:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403502:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403506:	e540      	b.n	402f8a <_svfprintf_r+0x107a>
  403508:	980e      	ldr	r0, [sp, #56]	; 0x38
  40350a:	f898 3001 	ldrb.w	r3, [r8, #1]
  40350e:	6805      	ldr	r5, [r0, #0]
  403510:	3004      	adds	r0, #4
  403512:	2d00      	cmp	r5, #0
  403514:	900e      	str	r0, [sp, #56]	; 0x38
  403516:	46a0      	mov	r8, r4
  403518:	f6be ad53 	bge.w	401fc2 <_svfprintf_r+0xb2>
  40351c:	f04f 35ff 	mov.w	r5, #4294967295
  403520:	f7fe bd4f 	b.w	401fc2 <_svfprintf_r+0xb2>
  403524:	f1bb 0f00 	cmp.w	fp, #0
  403528:	d102      	bne.n	403530 <_svfprintf_r+0x1620>
  40352a:	9b07      	ldr	r3, [sp, #28]
  40352c:	07d8      	lsls	r0, r3, #31
  40352e:	d507      	bpl.n	403540 <_svfprintf_r+0x1630>
  403530:	9b16      	ldr	r3, [sp, #88]	; 0x58
  403532:	1c5d      	adds	r5, r3, #1
  403534:	eb05 030b 	add.w	r3, r5, fp
  403538:	930d      	str	r3, [sp, #52]	; 0x34
  40353a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40353e:	e524      	b.n	402f8a <_svfprintf_r+0x107a>
  403540:	2301      	movs	r3, #1
  403542:	930d      	str	r3, [sp, #52]	; 0x34
  403544:	e521      	b.n	402f8a <_svfprintf_r+0x107a>
  403546:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40354a:	f7ff b921 	b.w	402790 <_svfprintf_r+0x880>
  40354e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403550:	230c      	movs	r3, #12
  403552:	6013      	str	r3, [r2, #0]
  403554:	f04f 30ff 	mov.w	r0, #4294967295
  403558:	f7fe bddc 	b.w	402114 <_svfprintf_r+0x204>
  40355c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403560:	f7ff b8f9 	b.w	402756 <_svfprintf_r+0x846>
  403564:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403568:	e6d1      	b.n	40330e <_svfprintf_r+0x13fe>
  40356a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40356e:	f7fe bdd9 	b.w	402124 <_svfprintf_r+0x214>
  403572:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403576:	f7ff b857 	b.w	402628 <_svfprintf_r+0x718>
  40357a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40357e:	f7ff b825 	b.w	4025cc <_svfprintf_r+0x6bc>
  403582:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403586:	f7ff b94c 	b.w	402822 <_svfprintf_r+0x912>
  40358a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40358e:	f7fe bff3 	b.w	402578 <_svfprintf_r+0x668>
  403592:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403596:	f7fe bfa3 	b.w	4024e0 <_svfprintf_r+0x5d0>
  40359a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40359e:	f7fe be33 	b.w	402208 <_svfprintf_r+0x2f8>
  4035a2:	bf00      	nop
  4035a4:	0040668c 	.word	0x0040668c
  4035a8:	00406688 	.word	0x00406688

004035ac <register_fini>:
  4035ac:	4b02      	ldr	r3, [pc, #8]	; (4035b8 <register_fini+0xc>)
  4035ae:	b113      	cbz	r3, 4035b6 <register_fini+0xa>
  4035b0:	4802      	ldr	r0, [pc, #8]	; (4035bc <register_fini+0x10>)
  4035b2:	f000 b805 	b.w	4035c0 <atexit>
  4035b6:	4770      	bx	lr
  4035b8:	00000000 	.word	0x00000000
  4035bc:	00404551 	.word	0x00404551

004035c0 <atexit>:
  4035c0:	2300      	movs	r3, #0
  4035c2:	4601      	mov	r1, r0
  4035c4:	461a      	mov	r2, r3
  4035c6:	4618      	mov	r0, r3
  4035c8:	f001 bfa8 	b.w	40551c <__register_exitproc>

004035cc <quorem>:
  4035cc:	6902      	ldr	r2, [r0, #16]
  4035ce:	690b      	ldr	r3, [r1, #16]
  4035d0:	4293      	cmp	r3, r2
  4035d2:	f300 808d 	bgt.w	4036f0 <quorem+0x124>
  4035d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035da:	f103 38ff 	add.w	r8, r3, #4294967295
  4035de:	f101 0714 	add.w	r7, r1, #20
  4035e2:	f100 0b14 	add.w	fp, r0, #20
  4035e6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4035ea:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4035ee:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4035f2:	b083      	sub	sp, #12
  4035f4:	3201      	adds	r2, #1
  4035f6:	fbb3 f9f2 	udiv	r9, r3, r2
  4035fa:	eb0b 0304 	add.w	r3, fp, r4
  4035fe:	9400      	str	r4, [sp, #0]
  403600:	eb07 0a04 	add.w	sl, r7, r4
  403604:	9301      	str	r3, [sp, #4]
  403606:	f1b9 0f00 	cmp.w	r9, #0
  40360a:	d039      	beq.n	403680 <quorem+0xb4>
  40360c:	2500      	movs	r5, #0
  40360e:	46bc      	mov	ip, r7
  403610:	46de      	mov	lr, fp
  403612:	462b      	mov	r3, r5
  403614:	f85c 6b04 	ldr.w	r6, [ip], #4
  403618:	f8de 2000 	ldr.w	r2, [lr]
  40361c:	b2b4      	uxth	r4, r6
  40361e:	fb09 5504 	mla	r5, r9, r4, r5
  403622:	0c36      	lsrs	r6, r6, #16
  403624:	0c2c      	lsrs	r4, r5, #16
  403626:	fb09 4406 	mla	r4, r9, r6, r4
  40362a:	b2ad      	uxth	r5, r5
  40362c:	1b5b      	subs	r3, r3, r5
  40362e:	b2a6      	uxth	r6, r4
  403630:	fa13 f382 	uxtah	r3, r3, r2
  403634:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  403638:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40363c:	b29b      	uxth	r3, r3
  40363e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403642:	45e2      	cmp	sl, ip
  403644:	f84e 3b04 	str.w	r3, [lr], #4
  403648:	ea4f 4514 	mov.w	r5, r4, lsr #16
  40364c:	ea4f 4326 	mov.w	r3, r6, asr #16
  403650:	d2e0      	bcs.n	403614 <quorem+0x48>
  403652:	9b00      	ldr	r3, [sp, #0]
  403654:	f85b 3003 	ldr.w	r3, [fp, r3]
  403658:	b993      	cbnz	r3, 403680 <quorem+0xb4>
  40365a:	9c01      	ldr	r4, [sp, #4]
  40365c:	1f23      	subs	r3, r4, #4
  40365e:	459b      	cmp	fp, r3
  403660:	d20c      	bcs.n	40367c <quorem+0xb0>
  403662:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403666:	b94b      	cbnz	r3, 40367c <quorem+0xb0>
  403668:	f1a4 0308 	sub.w	r3, r4, #8
  40366c:	e002      	b.n	403674 <quorem+0xa8>
  40366e:	681a      	ldr	r2, [r3, #0]
  403670:	3b04      	subs	r3, #4
  403672:	b91a      	cbnz	r2, 40367c <quorem+0xb0>
  403674:	459b      	cmp	fp, r3
  403676:	f108 38ff 	add.w	r8, r8, #4294967295
  40367a:	d3f8      	bcc.n	40366e <quorem+0xa2>
  40367c:	f8c0 8010 	str.w	r8, [r0, #16]
  403680:	4604      	mov	r4, r0
  403682:	f001 fd2b 	bl	4050dc <__mcmp>
  403686:	2800      	cmp	r0, #0
  403688:	db2e      	blt.n	4036e8 <quorem+0x11c>
  40368a:	f109 0901 	add.w	r9, r9, #1
  40368e:	465d      	mov	r5, fp
  403690:	2300      	movs	r3, #0
  403692:	f857 1b04 	ldr.w	r1, [r7], #4
  403696:	6828      	ldr	r0, [r5, #0]
  403698:	b28a      	uxth	r2, r1
  40369a:	1a9a      	subs	r2, r3, r2
  40369c:	0c09      	lsrs	r1, r1, #16
  40369e:	fa12 f280 	uxtah	r2, r2, r0
  4036a2:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4036a6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4036aa:	b291      	uxth	r1, r2
  4036ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4036b0:	45ba      	cmp	sl, r7
  4036b2:	f845 1b04 	str.w	r1, [r5], #4
  4036b6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4036ba:	d2ea      	bcs.n	403692 <quorem+0xc6>
  4036bc:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4036c0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4036c4:	b982      	cbnz	r2, 4036e8 <quorem+0x11c>
  4036c6:	1f1a      	subs	r2, r3, #4
  4036c8:	4593      	cmp	fp, r2
  4036ca:	d20b      	bcs.n	4036e4 <quorem+0x118>
  4036cc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4036d0:	b942      	cbnz	r2, 4036e4 <quorem+0x118>
  4036d2:	3b08      	subs	r3, #8
  4036d4:	e002      	b.n	4036dc <quorem+0x110>
  4036d6:	681a      	ldr	r2, [r3, #0]
  4036d8:	3b04      	subs	r3, #4
  4036da:	b91a      	cbnz	r2, 4036e4 <quorem+0x118>
  4036dc:	459b      	cmp	fp, r3
  4036de:	f108 38ff 	add.w	r8, r8, #4294967295
  4036e2:	d3f8      	bcc.n	4036d6 <quorem+0x10a>
  4036e4:	f8c4 8010 	str.w	r8, [r4, #16]
  4036e8:	4648      	mov	r0, r9
  4036ea:	b003      	add	sp, #12
  4036ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036f0:	2000      	movs	r0, #0
  4036f2:	4770      	bx	lr
  4036f4:	0000      	movs	r0, r0
	...

004036f8 <_dtoa_r>:
  4036f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4036fe:	b097      	sub	sp, #92	; 0x5c
  403700:	4681      	mov	r9, r0
  403702:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  403704:	4692      	mov	sl, r2
  403706:	469b      	mov	fp, r3
  403708:	b149      	cbz	r1, 40371e <_dtoa_r+0x26>
  40370a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40370c:	604a      	str	r2, [r1, #4]
  40370e:	2301      	movs	r3, #1
  403710:	4093      	lsls	r3, r2
  403712:	608b      	str	r3, [r1, #8]
  403714:	f001 fb00 	bl	404d18 <_Bfree>
  403718:	2300      	movs	r3, #0
  40371a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  40371e:	f1bb 0f00 	cmp.w	fp, #0
  403722:	46d8      	mov	r8, fp
  403724:	db33      	blt.n	40378e <_dtoa_r+0x96>
  403726:	2300      	movs	r3, #0
  403728:	6023      	str	r3, [r4, #0]
  40372a:	4ba5      	ldr	r3, [pc, #660]	; (4039c0 <_dtoa_r+0x2c8>)
  40372c:	461a      	mov	r2, r3
  40372e:	ea08 0303 	and.w	r3, r8, r3
  403732:	4293      	cmp	r3, r2
  403734:	d014      	beq.n	403760 <_dtoa_r+0x68>
  403736:	4650      	mov	r0, sl
  403738:	4659      	mov	r1, fp
  40373a:	2200      	movs	r2, #0
  40373c:	2300      	movs	r3, #0
  40373e:	f002 ff19 	bl	406574 <__aeabi_dcmpeq>
  403742:	4605      	mov	r5, r0
  403744:	b348      	cbz	r0, 40379a <_dtoa_r+0xa2>
  403746:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403748:	2301      	movs	r3, #1
  40374a:	6013      	str	r3, [r2, #0]
  40374c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40374e:	2b00      	cmp	r3, #0
  403750:	f000 80c5 	beq.w	4038de <_dtoa_r+0x1e6>
  403754:	489b      	ldr	r0, [pc, #620]	; (4039c4 <_dtoa_r+0x2cc>)
  403756:	6018      	str	r0, [r3, #0]
  403758:	3801      	subs	r0, #1
  40375a:	b017      	add	sp, #92	; 0x5c
  40375c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403760:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403762:	f242 730f 	movw	r3, #9999	; 0x270f
  403766:	6013      	str	r3, [r2, #0]
  403768:	f1ba 0f00 	cmp.w	sl, #0
  40376c:	f000 80a2 	beq.w	4038b4 <_dtoa_r+0x1bc>
  403770:	4895      	ldr	r0, [pc, #596]	; (4039c8 <_dtoa_r+0x2d0>)
  403772:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403774:	2b00      	cmp	r3, #0
  403776:	d0f0      	beq.n	40375a <_dtoa_r+0x62>
  403778:	78c3      	ldrb	r3, [r0, #3]
  40377a:	2b00      	cmp	r3, #0
  40377c:	f000 80b1 	beq.w	4038e2 <_dtoa_r+0x1ea>
  403780:	f100 0308 	add.w	r3, r0, #8
  403784:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403786:	6013      	str	r3, [r2, #0]
  403788:	b017      	add	sp, #92	; 0x5c
  40378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40378e:	2301      	movs	r3, #1
  403790:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  403794:	6023      	str	r3, [r4, #0]
  403796:	46c3      	mov	fp, r8
  403798:	e7c7      	b.n	40372a <_dtoa_r+0x32>
  40379a:	aa14      	add	r2, sp, #80	; 0x50
  40379c:	ab15      	add	r3, sp, #84	; 0x54
  40379e:	9201      	str	r2, [sp, #4]
  4037a0:	9300      	str	r3, [sp, #0]
  4037a2:	4652      	mov	r2, sl
  4037a4:	465b      	mov	r3, fp
  4037a6:	4648      	mov	r0, r9
  4037a8:	f001 fd42 	bl	405230 <__d2b>
  4037ac:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4037b0:	9008      	str	r0, [sp, #32]
  4037b2:	f040 8088 	bne.w	4038c6 <_dtoa_r+0x1ce>
  4037b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4037b8:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4037ba:	442c      	add	r4, r5
  4037bc:	f204 4332 	addw	r3, r4, #1074	; 0x432
  4037c0:	2b20      	cmp	r3, #32
  4037c2:	f340 8291 	ble.w	403ce8 <_dtoa_r+0x5f0>
  4037c6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4037ca:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4037ce:	fa08 f803 	lsl.w	r8, r8, r3
  4037d2:	fa2a f000 	lsr.w	r0, sl, r0
  4037d6:	ea40 0008 	orr.w	r0, r0, r8
  4037da:	f002 fbed 	bl	405fb8 <__aeabi_ui2d>
  4037de:	2301      	movs	r3, #1
  4037e0:	3c01      	subs	r4, #1
  4037e2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4037e6:	9310      	str	r3, [sp, #64]	; 0x40
  4037e8:	2200      	movs	r2, #0
  4037ea:	4b78      	ldr	r3, [pc, #480]	; (4039cc <_dtoa_r+0x2d4>)
  4037ec:	f002 faa6 	bl	405d3c <__aeabi_dsub>
  4037f0:	a36d      	add	r3, pc, #436	; (adr r3, 4039a8 <_dtoa_r+0x2b0>)
  4037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037f6:	f002 fc55 	bl	4060a4 <__aeabi_dmul>
  4037fa:	a36d      	add	r3, pc, #436	; (adr r3, 4039b0 <_dtoa_r+0x2b8>)
  4037fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403800:	f002 fa9e 	bl	405d40 <__adddf3>
  403804:	4606      	mov	r6, r0
  403806:	4620      	mov	r0, r4
  403808:	460f      	mov	r7, r1
  40380a:	f002 fbe5 	bl	405fd8 <__aeabi_i2d>
  40380e:	a36a      	add	r3, pc, #424	; (adr r3, 4039b8 <_dtoa_r+0x2c0>)
  403810:	e9d3 2300 	ldrd	r2, r3, [r3]
  403814:	f002 fc46 	bl	4060a4 <__aeabi_dmul>
  403818:	4602      	mov	r2, r0
  40381a:	460b      	mov	r3, r1
  40381c:	4630      	mov	r0, r6
  40381e:	4639      	mov	r1, r7
  403820:	f002 fa8e 	bl	405d40 <__adddf3>
  403824:	4606      	mov	r6, r0
  403826:	460f      	mov	r7, r1
  403828:	f002 feec 	bl	406604 <__aeabi_d2iz>
  40382c:	2200      	movs	r2, #0
  40382e:	9004      	str	r0, [sp, #16]
  403830:	2300      	movs	r3, #0
  403832:	4630      	mov	r0, r6
  403834:	4639      	mov	r1, r7
  403836:	f002 fea7 	bl	406588 <__aeabi_dcmplt>
  40383a:	2800      	cmp	r0, #0
  40383c:	f040 8230 	bne.w	403ca0 <_dtoa_r+0x5a8>
  403840:	9e04      	ldr	r6, [sp, #16]
  403842:	2e16      	cmp	r6, #22
  403844:	f200 8229 	bhi.w	403c9a <_dtoa_r+0x5a2>
  403848:	4b61      	ldr	r3, [pc, #388]	; (4039d0 <_dtoa_r+0x2d8>)
  40384a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40384e:	e9d3 0100 	ldrd	r0, r1, [r3]
  403852:	4652      	mov	r2, sl
  403854:	465b      	mov	r3, fp
  403856:	f002 feb5 	bl	4065c4 <__aeabi_dcmpgt>
  40385a:	2800      	cmp	r0, #0
  40385c:	f000 8249 	beq.w	403cf2 <_dtoa_r+0x5fa>
  403860:	1e73      	subs	r3, r6, #1
  403862:	9304      	str	r3, [sp, #16]
  403864:	2300      	movs	r3, #0
  403866:	930c      	str	r3, [sp, #48]	; 0x30
  403868:	1b2c      	subs	r4, r5, r4
  40386a:	1e63      	subs	r3, r4, #1
  40386c:	9302      	str	r3, [sp, #8]
  40386e:	f100 8232 	bmi.w	403cd6 <_dtoa_r+0x5de>
  403872:	2300      	movs	r3, #0
  403874:	9305      	str	r3, [sp, #20]
  403876:	9b04      	ldr	r3, [sp, #16]
  403878:	2b00      	cmp	r3, #0
  40387a:	f2c0 8223 	blt.w	403cc4 <_dtoa_r+0x5cc>
  40387e:	9a02      	ldr	r2, [sp, #8]
  403880:	930b      	str	r3, [sp, #44]	; 0x2c
  403882:	4611      	mov	r1, r2
  403884:	4419      	add	r1, r3
  403886:	2300      	movs	r3, #0
  403888:	9102      	str	r1, [sp, #8]
  40388a:	930a      	str	r3, [sp, #40]	; 0x28
  40388c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40388e:	2b09      	cmp	r3, #9
  403890:	d829      	bhi.n	4038e6 <_dtoa_r+0x1ee>
  403892:	2b05      	cmp	r3, #5
  403894:	f340 8658 	ble.w	404548 <_dtoa_r+0xe50>
  403898:	3b04      	subs	r3, #4
  40389a:	9320      	str	r3, [sp, #128]	; 0x80
  40389c:	2500      	movs	r5, #0
  40389e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038a0:	3b02      	subs	r3, #2
  4038a2:	2b03      	cmp	r3, #3
  4038a4:	f200 8635 	bhi.w	404512 <_dtoa_r+0xe1a>
  4038a8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4038ac:	0228032c 	.word	0x0228032c
  4038b0:	04590337 	.word	0x04590337
  4038b4:	4b44      	ldr	r3, [pc, #272]	; (4039c8 <_dtoa_r+0x2d0>)
  4038b6:	4a47      	ldr	r2, [pc, #284]	; (4039d4 <_dtoa_r+0x2dc>)
  4038b8:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4038bc:	2800      	cmp	r0, #0
  4038be:	bf14      	ite	ne
  4038c0:	4618      	movne	r0, r3
  4038c2:	4610      	moveq	r0, r2
  4038c4:	e755      	b.n	403772 <_dtoa_r+0x7a>
  4038c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4038ca:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4038ce:	9510      	str	r5, [sp, #64]	; 0x40
  4038d0:	4650      	mov	r0, sl
  4038d2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4038d6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4038da:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4038dc:	e784      	b.n	4037e8 <_dtoa_r+0xf0>
  4038de:	483e      	ldr	r0, [pc, #248]	; (4039d8 <_dtoa_r+0x2e0>)
  4038e0:	e73b      	b.n	40375a <_dtoa_r+0x62>
  4038e2:	1cc3      	adds	r3, r0, #3
  4038e4:	e74e      	b.n	403784 <_dtoa_r+0x8c>
  4038e6:	2100      	movs	r1, #0
  4038e8:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4038ec:	4648      	mov	r0, r9
  4038ee:	9120      	str	r1, [sp, #128]	; 0x80
  4038f0:	f001 f9ec 	bl	404ccc <_Balloc>
  4038f4:	f04f 33ff 	mov.w	r3, #4294967295
  4038f8:	9306      	str	r3, [sp, #24]
  4038fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4038fc:	930d      	str	r3, [sp, #52]	; 0x34
  4038fe:	2301      	movs	r3, #1
  403900:	9007      	str	r0, [sp, #28]
  403902:	9221      	str	r2, [sp, #132]	; 0x84
  403904:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403908:	9309      	str	r3, [sp, #36]	; 0x24
  40390a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40390c:	2b00      	cmp	r3, #0
  40390e:	f2c0 80d1 	blt.w	403ab4 <_dtoa_r+0x3bc>
  403912:	9a04      	ldr	r2, [sp, #16]
  403914:	2a0e      	cmp	r2, #14
  403916:	f300 80cd 	bgt.w	403ab4 <_dtoa_r+0x3bc>
  40391a:	4b2d      	ldr	r3, [pc, #180]	; (4039d0 <_dtoa_r+0x2d8>)
  40391c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403920:	e9d3 3400 	ldrd	r3, r4, [r3]
  403924:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403928:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40392a:	2b00      	cmp	r3, #0
  40392c:	f2c0 8300 	blt.w	403f30 <_dtoa_r+0x838>
  403930:	4656      	mov	r6, sl
  403932:	465f      	mov	r7, fp
  403934:	4650      	mov	r0, sl
  403936:	4659      	mov	r1, fp
  403938:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  40393c:	4652      	mov	r2, sl
  40393e:	465b      	mov	r3, fp
  403940:	f002 fcda 	bl	4062f8 <__aeabi_ddiv>
  403944:	f002 fe5e 	bl	406604 <__aeabi_d2iz>
  403948:	4604      	mov	r4, r0
  40394a:	f002 fb45 	bl	405fd8 <__aeabi_i2d>
  40394e:	4652      	mov	r2, sl
  403950:	465b      	mov	r3, fp
  403952:	f002 fba7 	bl	4060a4 <__aeabi_dmul>
  403956:	460b      	mov	r3, r1
  403958:	4602      	mov	r2, r0
  40395a:	4639      	mov	r1, r7
  40395c:	4630      	mov	r0, r6
  40395e:	f002 f9ed 	bl	405d3c <__aeabi_dsub>
  403962:	9d07      	ldr	r5, [sp, #28]
  403964:	f104 0330 	add.w	r3, r4, #48	; 0x30
  403968:	702b      	strb	r3, [r5, #0]
  40396a:	9b06      	ldr	r3, [sp, #24]
  40396c:	2b01      	cmp	r3, #1
  40396e:	4606      	mov	r6, r0
  403970:	460f      	mov	r7, r1
  403972:	f105 0501 	add.w	r5, r5, #1
  403976:	d062      	beq.n	403a3e <_dtoa_r+0x346>
  403978:	2200      	movs	r2, #0
  40397a:	4b18      	ldr	r3, [pc, #96]	; (4039dc <_dtoa_r+0x2e4>)
  40397c:	f002 fb92 	bl	4060a4 <__aeabi_dmul>
  403980:	2200      	movs	r2, #0
  403982:	2300      	movs	r3, #0
  403984:	4606      	mov	r6, r0
  403986:	460f      	mov	r7, r1
  403988:	f002 fdf4 	bl	406574 <__aeabi_dcmpeq>
  40398c:	2800      	cmp	r0, #0
  40398e:	d17e      	bne.n	403a8e <_dtoa_r+0x396>
  403990:	f8cd 9014 	str.w	r9, [sp, #20]
  403994:	f8dd a018 	ldr.w	sl, [sp, #24]
  403998:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40399c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4039a0:	e029      	b.n	4039f6 <_dtoa_r+0x2fe>
  4039a2:	bf00      	nop
  4039a4:	f3af 8000 	nop.w
  4039a8:	636f4361 	.word	0x636f4361
  4039ac:	3fd287a7 	.word	0x3fd287a7
  4039b0:	8b60c8b3 	.word	0x8b60c8b3
  4039b4:	3fc68a28 	.word	0x3fc68a28
  4039b8:	509f79fb 	.word	0x509f79fb
  4039bc:	3fd34413 	.word	0x3fd34413
  4039c0:	7ff00000 	.word	0x7ff00000
  4039c4:	004066c1 	.word	0x004066c1
  4039c8:	004066e0 	.word	0x004066e0
  4039cc:	3ff80000 	.word	0x3ff80000
  4039d0:	004066f0 	.word	0x004066f0
  4039d4:	004066d4 	.word	0x004066d4
  4039d8:	004066c0 	.word	0x004066c0
  4039dc:	40240000 	.word	0x40240000
  4039e0:	f002 fb60 	bl	4060a4 <__aeabi_dmul>
  4039e4:	2200      	movs	r2, #0
  4039e6:	2300      	movs	r3, #0
  4039e8:	4606      	mov	r6, r0
  4039ea:	460f      	mov	r7, r1
  4039ec:	f002 fdc2 	bl	406574 <__aeabi_dcmpeq>
  4039f0:	2800      	cmp	r0, #0
  4039f2:	f040 83b7 	bne.w	404164 <_dtoa_r+0xa6c>
  4039f6:	4642      	mov	r2, r8
  4039f8:	464b      	mov	r3, r9
  4039fa:	4630      	mov	r0, r6
  4039fc:	4639      	mov	r1, r7
  4039fe:	f002 fc7b 	bl	4062f8 <__aeabi_ddiv>
  403a02:	f002 fdff 	bl	406604 <__aeabi_d2iz>
  403a06:	4604      	mov	r4, r0
  403a08:	f002 fae6 	bl	405fd8 <__aeabi_i2d>
  403a0c:	4642      	mov	r2, r8
  403a0e:	464b      	mov	r3, r9
  403a10:	f002 fb48 	bl	4060a4 <__aeabi_dmul>
  403a14:	4602      	mov	r2, r0
  403a16:	460b      	mov	r3, r1
  403a18:	4630      	mov	r0, r6
  403a1a:	4639      	mov	r1, r7
  403a1c:	f002 f98e 	bl	405d3c <__aeabi_dsub>
  403a20:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403a24:	f805 eb01 	strb.w	lr, [r5], #1
  403a28:	ebcb 0e05 	rsb	lr, fp, r5
  403a2c:	45d6      	cmp	lr, sl
  403a2e:	4606      	mov	r6, r0
  403a30:	460f      	mov	r7, r1
  403a32:	f04f 0200 	mov.w	r2, #0
  403a36:	4bb0      	ldr	r3, [pc, #704]	; (403cf8 <_dtoa_r+0x600>)
  403a38:	d1d2      	bne.n	4039e0 <_dtoa_r+0x2e8>
  403a3a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403a3e:	4632      	mov	r2, r6
  403a40:	463b      	mov	r3, r7
  403a42:	4630      	mov	r0, r6
  403a44:	4639      	mov	r1, r7
  403a46:	f002 f97b 	bl	405d40 <__adddf3>
  403a4a:	4606      	mov	r6, r0
  403a4c:	460f      	mov	r7, r1
  403a4e:	4602      	mov	r2, r0
  403a50:	460b      	mov	r3, r1
  403a52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a56:	f002 fd97 	bl	406588 <__aeabi_dcmplt>
  403a5a:	b940      	cbnz	r0, 403a6e <_dtoa_r+0x376>
  403a5c:	4632      	mov	r2, r6
  403a5e:	463b      	mov	r3, r7
  403a60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a64:	f002 fd86 	bl	406574 <__aeabi_dcmpeq>
  403a68:	b188      	cbz	r0, 403a8e <_dtoa_r+0x396>
  403a6a:	07e3      	lsls	r3, r4, #31
  403a6c:	d50f      	bpl.n	403a8e <_dtoa_r+0x396>
  403a6e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403a72:	9a07      	ldr	r2, [sp, #28]
  403a74:	1e6b      	subs	r3, r5, #1
  403a76:	e004      	b.n	403a82 <_dtoa_r+0x38a>
  403a78:	429a      	cmp	r2, r3
  403a7a:	f000 842c 	beq.w	4042d6 <_dtoa_r+0xbde>
  403a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a82:	2c39      	cmp	r4, #57	; 0x39
  403a84:	f103 0501 	add.w	r5, r3, #1
  403a88:	d0f6      	beq.n	403a78 <_dtoa_r+0x380>
  403a8a:	3401      	adds	r4, #1
  403a8c:	701c      	strb	r4, [r3, #0]
  403a8e:	9908      	ldr	r1, [sp, #32]
  403a90:	4648      	mov	r0, r9
  403a92:	f001 f941 	bl	404d18 <_Bfree>
  403a96:	2200      	movs	r2, #0
  403a98:	9b04      	ldr	r3, [sp, #16]
  403a9a:	702a      	strb	r2, [r5, #0]
  403a9c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a9e:	3301      	adds	r3, #1
  403aa0:	6013      	str	r3, [r2, #0]
  403aa2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403aa4:	2b00      	cmp	r3, #0
  403aa6:	f000 83a7 	beq.w	4041f8 <_dtoa_r+0xb00>
  403aaa:	9807      	ldr	r0, [sp, #28]
  403aac:	601d      	str	r5, [r3, #0]
  403aae:	b017      	add	sp, #92	; 0x5c
  403ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403ab6:	2a00      	cmp	r2, #0
  403ab8:	f000 8112 	beq.w	403ce0 <_dtoa_r+0x5e8>
  403abc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403abe:	2a01      	cmp	r2, #1
  403ac0:	f340 8258 	ble.w	403f74 <_dtoa_r+0x87c>
  403ac4:	9b06      	ldr	r3, [sp, #24]
  403ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ac8:	1e5f      	subs	r7, r3, #1
  403aca:	42ba      	cmp	r2, r7
  403acc:	f2c0 8397 	blt.w	4041fe <_dtoa_r+0xb06>
  403ad0:	1bd7      	subs	r7, r2, r7
  403ad2:	9b06      	ldr	r3, [sp, #24]
  403ad4:	2b00      	cmp	r3, #0
  403ad6:	f2c0 848a 	blt.w	4043ee <_dtoa_r+0xcf6>
  403ada:	9d05      	ldr	r5, [sp, #20]
  403adc:	9b06      	ldr	r3, [sp, #24]
  403ade:	9a05      	ldr	r2, [sp, #20]
  403ae0:	441a      	add	r2, r3
  403ae2:	9205      	str	r2, [sp, #20]
  403ae4:	9a02      	ldr	r2, [sp, #8]
  403ae6:	2101      	movs	r1, #1
  403ae8:	441a      	add	r2, r3
  403aea:	4648      	mov	r0, r9
  403aec:	9202      	str	r2, [sp, #8]
  403aee:	f001 f9ab 	bl	404e48 <__i2b>
  403af2:	4606      	mov	r6, r0
  403af4:	b165      	cbz	r5, 403b10 <_dtoa_r+0x418>
  403af6:	9902      	ldr	r1, [sp, #8]
  403af8:	2900      	cmp	r1, #0
  403afa:	460b      	mov	r3, r1
  403afc:	dd08      	ble.n	403b10 <_dtoa_r+0x418>
  403afe:	42a9      	cmp	r1, r5
  403b00:	9a05      	ldr	r2, [sp, #20]
  403b02:	bfa8      	it	ge
  403b04:	462b      	movge	r3, r5
  403b06:	1ad2      	subs	r2, r2, r3
  403b08:	1aed      	subs	r5, r5, r3
  403b0a:	1acb      	subs	r3, r1, r3
  403b0c:	9205      	str	r2, [sp, #20]
  403b0e:	9302      	str	r3, [sp, #8]
  403b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b12:	2b00      	cmp	r3, #0
  403b14:	f340 82fc 	ble.w	404110 <_dtoa_r+0xa18>
  403b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b1a:	2a00      	cmp	r2, #0
  403b1c:	f000 8201 	beq.w	403f22 <_dtoa_r+0x82a>
  403b20:	2f00      	cmp	r7, #0
  403b22:	f000 81fe 	beq.w	403f22 <_dtoa_r+0x82a>
  403b26:	4631      	mov	r1, r6
  403b28:	463a      	mov	r2, r7
  403b2a:	4648      	mov	r0, r9
  403b2c:	f001 fa2e 	bl	404f8c <__pow5mult>
  403b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403b34:	4601      	mov	r1, r0
  403b36:	4642      	mov	r2, r8
  403b38:	4606      	mov	r6, r0
  403b3a:	4648      	mov	r0, r9
  403b3c:	f001 f98e 	bl	404e5c <__multiply>
  403b40:	4641      	mov	r1, r8
  403b42:	4604      	mov	r4, r0
  403b44:	4648      	mov	r0, r9
  403b46:	f001 f8e7 	bl	404d18 <_Bfree>
  403b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b4c:	1bdb      	subs	r3, r3, r7
  403b4e:	930a      	str	r3, [sp, #40]	; 0x28
  403b50:	f040 81e6 	bne.w	403f20 <_dtoa_r+0x828>
  403b54:	2101      	movs	r1, #1
  403b56:	4648      	mov	r0, r9
  403b58:	f001 f976 	bl	404e48 <__i2b>
  403b5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b5e:	4680      	mov	r8, r0
  403b60:	2b00      	cmp	r3, #0
  403b62:	f000 8219 	beq.w	403f98 <_dtoa_r+0x8a0>
  403b66:	4601      	mov	r1, r0
  403b68:	461a      	mov	r2, r3
  403b6a:	4648      	mov	r0, r9
  403b6c:	f001 fa0e 	bl	404f8c <__pow5mult>
  403b70:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403b72:	2b01      	cmp	r3, #1
  403b74:	4680      	mov	r8, r0
  403b76:	f340 82f8 	ble.w	40416a <_dtoa_r+0xa72>
  403b7a:	2700      	movs	r7, #0
  403b7c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403b80:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403b84:	6918      	ldr	r0, [r3, #16]
  403b86:	f001 f911 	bl	404dac <__hi0bits>
  403b8a:	f1c0 0020 	rsb	r0, r0, #32
  403b8e:	9a02      	ldr	r2, [sp, #8]
  403b90:	4410      	add	r0, r2
  403b92:	f010 001f 	ands.w	r0, r0, #31
  403b96:	f000 81f6 	beq.w	403f86 <_dtoa_r+0x88e>
  403b9a:	f1c0 0320 	rsb	r3, r0, #32
  403b9e:	2b04      	cmp	r3, #4
  403ba0:	f340 84ca 	ble.w	404538 <_dtoa_r+0xe40>
  403ba4:	9b05      	ldr	r3, [sp, #20]
  403ba6:	f1c0 001c 	rsb	r0, r0, #28
  403baa:	4403      	add	r3, r0
  403bac:	9305      	str	r3, [sp, #20]
  403bae:	4613      	mov	r3, r2
  403bb0:	4403      	add	r3, r0
  403bb2:	4405      	add	r5, r0
  403bb4:	9302      	str	r3, [sp, #8]
  403bb6:	9b05      	ldr	r3, [sp, #20]
  403bb8:	2b00      	cmp	r3, #0
  403bba:	dd05      	ble.n	403bc8 <_dtoa_r+0x4d0>
  403bbc:	4621      	mov	r1, r4
  403bbe:	461a      	mov	r2, r3
  403bc0:	4648      	mov	r0, r9
  403bc2:	f001 fa33 	bl	40502c <__lshift>
  403bc6:	4604      	mov	r4, r0
  403bc8:	9b02      	ldr	r3, [sp, #8]
  403bca:	2b00      	cmp	r3, #0
  403bcc:	dd05      	ble.n	403bda <_dtoa_r+0x4e2>
  403bce:	4641      	mov	r1, r8
  403bd0:	461a      	mov	r2, r3
  403bd2:	4648      	mov	r0, r9
  403bd4:	f001 fa2a 	bl	40502c <__lshift>
  403bd8:	4680      	mov	r8, r0
  403bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403bdc:	2b00      	cmp	r3, #0
  403bde:	f040 827c 	bne.w	4040da <_dtoa_r+0x9e2>
  403be2:	9b06      	ldr	r3, [sp, #24]
  403be4:	2b00      	cmp	r3, #0
  403be6:	f340 8295 	ble.w	404114 <_dtoa_r+0xa1c>
  403bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bec:	2b00      	cmp	r3, #0
  403bee:	f040 81f5 	bne.w	403fdc <_dtoa_r+0x8e4>
  403bf2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403bf6:	9f06      	ldr	r7, [sp, #24]
  403bf8:	465d      	mov	r5, fp
  403bfa:	e002      	b.n	403c02 <_dtoa_r+0x50a>
  403bfc:	f001 f896 	bl	404d2c <__multadd>
  403c00:	4604      	mov	r4, r0
  403c02:	4641      	mov	r1, r8
  403c04:	4620      	mov	r0, r4
  403c06:	f7ff fce1 	bl	4035cc <quorem>
  403c0a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403c0e:	f805 ab01 	strb.w	sl, [r5], #1
  403c12:	ebcb 0305 	rsb	r3, fp, r5
  403c16:	42bb      	cmp	r3, r7
  403c18:	f04f 020a 	mov.w	r2, #10
  403c1c:	f04f 0300 	mov.w	r3, #0
  403c20:	4621      	mov	r1, r4
  403c22:	4648      	mov	r0, r9
  403c24:	dbea      	blt.n	403bfc <_dtoa_r+0x504>
  403c26:	9b07      	ldr	r3, [sp, #28]
  403c28:	9a06      	ldr	r2, [sp, #24]
  403c2a:	2a01      	cmp	r2, #1
  403c2c:	bfac      	ite	ge
  403c2e:	189b      	addge	r3, r3, r2
  403c30:	3301      	addlt	r3, #1
  403c32:	461d      	mov	r5, r3
  403c34:	f04f 0b00 	mov.w	fp, #0
  403c38:	4621      	mov	r1, r4
  403c3a:	2201      	movs	r2, #1
  403c3c:	4648      	mov	r0, r9
  403c3e:	f001 f9f5 	bl	40502c <__lshift>
  403c42:	4641      	mov	r1, r8
  403c44:	9008      	str	r0, [sp, #32]
  403c46:	f001 fa49 	bl	4050dc <__mcmp>
  403c4a:	2800      	cmp	r0, #0
  403c4c:	f340 830d 	ble.w	40426a <_dtoa_r+0xb72>
  403c50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403c54:	9907      	ldr	r1, [sp, #28]
  403c56:	1e6b      	subs	r3, r5, #1
  403c58:	e004      	b.n	403c64 <_dtoa_r+0x56c>
  403c5a:	428b      	cmp	r3, r1
  403c5c:	f000 8278 	beq.w	404150 <_dtoa_r+0xa58>
  403c60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403c64:	2a39      	cmp	r2, #57	; 0x39
  403c66:	f103 0501 	add.w	r5, r3, #1
  403c6a:	d0f6      	beq.n	403c5a <_dtoa_r+0x562>
  403c6c:	3201      	adds	r2, #1
  403c6e:	701a      	strb	r2, [r3, #0]
  403c70:	4641      	mov	r1, r8
  403c72:	4648      	mov	r0, r9
  403c74:	f001 f850 	bl	404d18 <_Bfree>
  403c78:	2e00      	cmp	r6, #0
  403c7a:	f43f af08 	beq.w	403a8e <_dtoa_r+0x396>
  403c7e:	f1bb 0f00 	cmp.w	fp, #0
  403c82:	d005      	beq.n	403c90 <_dtoa_r+0x598>
  403c84:	45b3      	cmp	fp, r6
  403c86:	d003      	beq.n	403c90 <_dtoa_r+0x598>
  403c88:	4659      	mov	r1, fp
  403c8a:	4648      	mov	r0, r9
  403c8c:	f001 f844 	bl	404d18 <_Bfree>
  403c90:	4631      	mov	r1, r6
  403c92:	4648      	mov	r0, r9
  403c94:	f001 f840 	bl	404d18 <_Bfree>
  403c98:	e6f9      	b.n	403a8e <_dtoa_r+0x396>
  403c9a:	2301      	movs	r3, #1
  403c9c:	930c      	str	r3, [sp, #48]	; 0x30
  403c9e:	e5e3      	b.n	403868 <_dtoa_r+0x170>
  403ca0:	f8dd 8010 	ldr.w	r8, [sp, #16]
  403ca4:	4640      	mov	r0, r8
  403ca6:	f002 f997 	bl	405fd8 <__aeabi_i2d>
  403caa:	4602      	mov	r2, r0
  403cac:	460b      	mov	r3, r1
  403cae:	4630      	mov	r0, r6
  403cb0:	4639      	mov	r1, r7
  403cb2:	f002 fc5f 	bl	406574 <__aeabi_dcmpeq>
  403cb6:	2800      	cmp	r0, #0
  403cb8:	f47f adc2 	bne.w	403840 <_dtoa_r+0x148>
  403cbc:	f108 33ff 	add.w	r3, r8, #4294967295
  403cc0:	9304      	str	r3, [sp, #16]
  403cc2:	e5bd      	b.n	403840 <_dtoa_r+0x148>
  403cc4:	9a05      	ldr	r2, [sp, #20]
  403cc6:	9b04      	ldr	r3, [sp, #16]
  403cc8:	1ad2      	subs	r2, r2, r3
  403cca:	425b      	negs	r3, r3
  403ccc:	930a      	str	r3, [sp, #40]	; 0x28
  403cce:	2300      	movs	r3, #0
  403cd0:	9205      	str	r2, [sp, #20]
  403cd2:	930b      	str	r3, [sp, #44]	; 0x2c
  403cd4:	e5da      	b.n	40388c <_dtoa_r+0x194>
  403cd6:	425b      	negs	r3, r3
  403cd8:	9305      	str	r3, [sp, #20]
  403cda:	2300      	movs	r3, #0
  403cdc:	9302      	str	r3, [sp, #8]
  403cde:	e5ca      	b.n	403876 <_dtoa_r+0x17e>
  403ce0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403ce2:	9d05      	ldr	r5, [sp, #20]
  403ce4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403ce6:	e705      	b.n	403af4 <_dtoa_r+0x3fc>
  403ce8:	f1c3 0820 	rsb	r8, r3, #32
  403cec:	fa0a f008 	lsl.w	r0, sl, r8
  403cf0:	e573      	b.n	4037da <_dtoa_r+0xe2>
  403cf2:	900c      	str	r0, [sp, #48]	; 0x30
  403cf4:	e5b8      	b.n	403868 <_dtoa_r+0x170>
  403cf6:	bf00      	nop
  403cf8:	40240000 	.word	0x40240000
  403cfc:	2300      	movs	r3, #0
  403cfe:	9309      	str	r3, [sp, #36]	; 0x24
  403d00:	9b04      	ldr	r3, [sp, #16]
  403d02:	9a21      	ldr	r2, [sp, #132]	; 0x84
  403d04:	4413      	add	r3, r2
  403d06:	930d      	str	r3, [sp, #52]	; 0x34
  403d08:	3301      	adds	r3, #1
  403d0a:	2b00      	cmp	r3, #0
  403d0c:	9306      	str	r3, [sp, #24]
  403d0e:	f340 8283 	ble.w	404218 <_dtoa_r+0xb20>
  403d12:	9c06      	ldr	r4, [sp, #24]
  403d14:	4626      	mov	r6, r4
  403d16:	2100      	movs	r1, #0
  403d18:	2e17      	cmp	r6, #23
  403d1a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403d1e:	d90b      	bls.n	403d38 <_dtoa_r+0x640>
  403d20:	2201      	movs	r2, #1
  403d22:	2304      	movs	r3, #4
  403d24:	005b      	lsls	r3, r3, #1
  403d26:	f103 0014 	add.w	r0, r3, #20
  403d2a:	42b0      	cmp	r0, r6
  403d2c:	4611      	mov	r1, r2
  403d2e:	f102 0201 	add.w	r2, r2, #1
  403d32:	d9f7      	bls.n	403d24 <_dtoa_r+0x62c>
  403d34:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403d38:	4648      	mov	r0, r9
  403d3a:	f000 ffc7 	bl	404ccc <_Balloc>
  403d3e:	2c0e      	cmp	r4, #14
  403d40:	9007      	str	r0, [sp, #28]
  403d42:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403d46:	f63f ade0 	bhi.w	40390a <_dtoa_r+0x212>
  403d4a:	2d00      	cmp	r5, #0
  403d4c:	f43f addd 	beq.w	40390a <_dtoa_r+0x212>
  403d50:	9904      	ldr	r1, [sp, #16]
  403d52:	4657      	mov	r7, sl
  403d54:	46d8      	mov	r8, fp
  403d56:	2900      	cmp	r1, #0
  403d58:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  403d5c:	f340 8292 	ble.w	404284 <_dtoa_r+0xb8c>
  403d60:	4b91      	ldr	r3, [pc, #580]	; (403fa8 <_dtoa_r+0x8b0>)
  403d62:	f001 020f 	and.w	r2, r1, #15
  403d66:	110e      	asrs	r6, r1, #4
  403d68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d6c:	06f0      	lsls	r0, r6, #27
  403d6e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403d72:	f140 824c 	bpl.w	40420e <_dtoa_r+0xb16>
  403d76:	4b8d      	ldr	r3, [pc, #564]	; (403fac <_dtoa_r+0x8b4>)
  403d78:	4650      	mov	r0, sl
  403d7a:	4659      	mov	r1, fp
  403d7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403d80:	f002 faba 	bl	4062f8 <__aeabi_ddiv>
  403d84:	f006 060f 	and.w	r6, r6, #15
  403d88:	4682      	mov	sl, r0
  403d8a:	468b      	mov	fp, r1
  403d8c:	f04f 0803 	mov.w	r8, #3
  403d90:	b186      	cbz	r6, 403db4 <_dtoa_r+0x6bc>
  403d92:	4f86      	ldr	r7, [pc, #536]	; (403fac <_dtoa_r+0x8b4>)
  403d94:	07f1      	lsls	r1, r6, #31
  403d96:	d509      	bpl.n	403dac <_dtoa_r+0x6b4>
  403d98:	4620      	mov	r0, r4
  403d9a:	4629      	mov	r1, r5
  403d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
  403da0:	f002 f980 	bl	4060a4 <__aeabi_dmul>
  403da4:	f108 0801 	add.w	r8, r8, #1
  403da8:	4604      	mov	r4, r0
  403daa:	460d      	mov	r5, r1
  403dac:	1076      	asrs	r6, r6, #1
  403dae:	f107 0708 	add.w	r7, r7, #8
  403db2:	d1ef      	bne.n	403d94 <_dtoa_r+0x69c>
  403db4:	4622      	mov	r2, r4
  403db6:	462b      	mov	r3, r5
  403db8:	4650      	mov	r0, sl
  403dba:	4659      	mov	r1, fp
  403dbc:	f002 fa9c 	bl	4062f8 <__aeabi_ddiv>
  403dc0:	4606      	mov	r6, r0
  403dc2:	460f      	mov	r7, r1
  403dc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dc6:	b143      	cbz	r3, 403dda <_dtoa_r+0x6e2>
  403dc8:	2200      	movs	r2, #0
  403dca:	4b79      	ldr	r3, [pc, #484]	; (403fb0 <_dtoa_r+0x8b8>)
  403dcc:	4630      	mov	r0, r6
  403dce:	4639      	mov	r1, r7
  403dd0:	f002 fbda 	bl	406588 <__aeabi_dcmplt>
  403dd4:	2800      	cmp	r0, #0
  403dd6:	f040 8320 	bne.w	40441a <_dtoa_r+0xd22>
  403dda:	4640      	mov	r0, r8
  403ddc:	f002 f8fc 	bl	405fd8 <__aeabi_i2d>
  403de0:	4632      	mov	r2, r6
  403de2:	463b      	mov	r3, r7
  403de4:	f002 f95e 	bl	4060a4 <__aeabi_dmul>
  403de8:	4b72      	ldr	r3, [pc, #456]	; (403fb4 <_dtoa_r+0x8bc>)
  403dea:	2200      	movs	r2, #0
  403dec:	f001 ffa8 	bl	405d40 <__adddf3>
  403df0:	9b06      	ldr	r3, [sp, #24]
  403df2:	4604      	mov	r4, r0
  403df4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403df8:	2b00      	cmp	r3, #0
  403dfa:	f000 81df 	beq.w	4041bc <_dtoa_r+0xac4>
  403dfe:	9b04      	ldr	r3, [sp, #16]
  403e00:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403e04:	9311      	str	r3, [sp, #68]	; 0x44
  403e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e08:	2b00      	cmp	r3, #0
  403e0a:	f000 8297 	beq.w	40433c <_dtoa_r+0xc44>
  403e0e:	4b66      	ldr	r3, [pc, #408]	; (403fa8 <_dtoa_r+0x8b0>)
  403e10:	4969      	ldr	r1, [pc, #420]	; (403fb8 <_dtoa_r+0x8c0>)
  403e12:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  403e16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403e1a:	2000      	movs	r0, #0
  403e1c:	f002 fa6c 	bl	4062f8 <__aeabi_ddiv>
  403e20:	4622      	mov	r2, r4
  403e22:	462b      	mov	r3, r5
  403e24:	f001 ff8a 	bl	405d3c <__aeabi_dsub>
  403e28:	4682      	mov	sl, r0
  403e2a:	468b      	mov	fp, r1
  403e2c:	4630      	mov	r0, r6
  403e2e:	4639      	mov	r1, r7
  403e30:	f002 fbe8 	bl	406604 <__aeabi_d2iz>
  403e34:	4604      	mov	r4, r0
  403e36:	f002 f8cf 	bl	405fd8 <__aeabi_i2d>
  403e3a:	4602      	mov	r2, r0
  403e3c:	460b      	mov	r3, r1
  403e3e:	4630      	mov	r0, r6
  403e40:	4639      	mov	r1, r7
  403e42:	f001 ff7b 	bl	405d3c <__aeabi_dsub>
  403e46:	3430      	adds	r4, #48	; 0x30
  403e48:	9d07      	ldr	r5, [sp, #28]
  403e4a:	b2e4      	uxtb	r4, r4
  403e4c:	4606      	mov	r6, r0
  403e4e:	460f      	mov	r7, r1
  403e50:	702c      	strb	r4, [r5, #0]
  403e52:	4602      	mov	r2, r0
  403e54:	460b      	mov	r3, r1
  403e56:	4650      	mov	r0, sl
  403e58:	4659      	mov	r1, fp
  403e5a:	3501      	adds	r5, #1
  403e5c:	f002 fbb2 	bl	4065c4 <__aeabi_dcmpgt>
  403e60:	2800      	cmp	r0, #0
  403e62:	d14c      	bne.n	403efe <_dtoa_r+0x806>
  403e64:	4632      	mov	r2, r6
  403e66:	463b      	mov	r3, r7
  403e68:	2000      	movs	r0, #0
  403e6a:	4951      	ldr	r1, [pc, #324]	; (403fb0 <_dtoa_r+0x8b8>)
  403e6c:	f001 ff66 	bl	405d3c <__aeabi_dsub>
  403e70:	4602      	mov	r2, r0
  403e72:	460b      	mov	r3, r1
  403e74:	4650      	mov	r0, sl
  403e76:	4659      	mov	r1, fp
  403e78:	f002 fba4 	bl	4065c4 <__aeabi_dcmpgt>
  403e7c:	2800      	cmp	r0, #0
  403e7e:	f040 830d 	bne.w	40449c <_dtoa_r+0xda4>
  403e82:	f1b8 0f01 	cmp.w	r8, #1
  403e86:	f340 81b3 	ble.w	4041f0 <_dtoa_r+0xaf8>
  403e8a:	9b07      	ldr	r3, [sp, #28]
  403e8c:	4498      	add	r8, r3
  403e8e:	e00d      	b.n	403eac <_dtoa_r+0x7b4>
  403e90:	2000      	movs	r0, #0
  403e92:	4947      	ldr	r1, [pc, #284]	; (403fb0 <_dtoa_r+0x8b8>)
  403e94:	f001 ff52 	bl	405d3c <__aeabi_dsub>
  403e98:	4652      	mov	r2, sl
  403e9a:	465b      	mov	r3, fp
  403e9c:	f002 fb74 	bl	406588 <__aeabi_dcmplt>
  403ea0:	2800      	cmp	r0, #0
  403ea2:	f040 82fb 	bne.w	40449c <_dtoa_r+0xda4>
  403ea6:	4545      	cmp	r5, r8
  403ea8:	f000 81a2 	beq.w	4041f0 <_dtoa_r+0xaf8>
  403eac:	4650      	mov	r0, sl
  403eae:	4659      	mov	r1, fp
  403eb0:	2200      	movs	r2, #0
  403eb2:	4b42      	ldr	r3, [pc, #264]	; (403fbc <_dtoa_r+0x8c4>)
  403eb4:	f002 f8f6 	bl	4060a4 <__aeabi_dmul>
  403eb8:	2200      	movs	r2, #0
  403eba:	4b40      	ldr	r3, [pc, #256]	; (403fbc <_dtoa_r+0x8c4>)
  403ebc:	4682      	mov	sl, r0
  403ebe:	468b      	mov	fp, r1
  403ec0:	4630      	mov	r0, r6
  403ec2:	4639      	mov	r1, r7
  403ec4:	f002 f8ee 	bl	4060a4 <__aeabi_dmul>
  403ec8:	460f      	mov	r7, r1
  403eca:	4606      	mov	r6, r0
  403ecc:	f002 fb9a 	bl	406604 <__aeabi_d2iz>
  403ed0:	4604      	mov	r4, r0
  403ed2:	f002 f881 	bl	405fd8 <__aeabi_i2d>
  403ed6:	4602      	mov	r2, r0
  403ed8:	460b      	mov	r3, r1
  403eda:	4630      	mov	r0, r6
  403edc:	4639      	mov	r1, r7
  403ede:	f001 ff2d 	bl	405d3c <__aeabi_dsub>
  403ee2:	3430      	adds	r4, #48	; 0x30
  403ee4:	b2e4      	uxtb	r4, r4
  403ee6:	4652      	mov	r2, sl
  403ee8:	465b      	mov	r3, fp
  403eea:	f805 4b01 	strb.w	r4, [r5], #1
  403eee:	4606      	mov	r6, r0
  403ef0:	460f      	mov	r7, r1
  403ef2:	f002 fb49 	bl	406588 <__aeabi_dcmplt>
  403ef6:	4632      	mov	r2, r6
  403ef8:	463b      	mov	r3, r7
  403efa:	2800      	cmp	r0, #0
  403efc:	d0c8      	beq.n	403e90 <_dtoa_r+0x798>
  403efe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f00:	9304      	str	r3, [sp, #16]
  403f02:	e5c4      	b.n	403a8e <_dtoa_r+0x396>
  403f04:	2300      	movs	r3, #0
  403f06:	9309      	str	r3, [sp, #36]	; 0x24
  403f08:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403f0a:	2b00      	cmp	r3, #0
  403f0c:	f340 8189 	ble.w	404222 <_dtoa_r+0xb2a>
  403f10:	461e      	mov	r6, r3
  403f12:	461c      	mov	r4, r3
  403f14:	930d      	str	r3, [sp, #52]	; 0x34
  403f16:	9306      	str	r3, [sp, #24]
  403f18:	e6fd      	b.n	403d16 <_dtoa_r+0x61e>
  403f1a:	2301      	movs	r3, #1
  403f1c:	9309      	str	r3, [sp, #36]	; 0x24
  403f1e:	e7f3      	b.n	403f08 <_dtoa_r+0x810>
  403f20:	9408      	str	r4, [sp, #32]
  403f22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f24:	9908      	ldr	r1, [sp, #32]
  403f26:	4648      	mov	r0, r9
  403f28:	f001 f830 	bl	404f8c <__pow5mult>
  403f2c:	4604      	mov	r4, r0
  403f2e:	e611      	b.n	403b54 <_dtoa_r+0x45c>
  403f30:	9b06      	ldr	r3, [sp, #24]
  403f32:	2b00      	cmp	r3, #0
  403f34:	f73f acfc 	bgt.w	403930 <_dtoa_r+0x238>
  403f38:	f040 82da 	bne.w	4044f0 <_dtoa_r+0xdf8>
  403f3c:	2200      	movs	r2, #0
  403f3e:	4b20      	ldr	r3, [pc, #128]	; (403fc0 <_dtoa_r+0x8c8>)
  403f40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f44:	f002 f8ae 	bl	4060a4 <__aeabi_dmul>
  403f48:	4652      	mov	r2, sl
  403f4a:	465b      	mov	r3, fp
  403f4c:	f002 fb30 	bl	4065b0 <__aeabi_dcmpge>
  403f50:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403f54:	4646      	mov	r6, r8
  403f56:	2800      	cmp	r0, #0
  403f58:	f000 80f2 	beq.w	404140 <_dtoa_r+0xa48>
  403f5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403f5e:	9d07      	ldr	r5, [sp, #28]
  403f60:	43db      	mvns	r3, r3
  403f62:	9304      	str	r3, [sp, #16]
  403f64:	4641      	mov	r1, r8
  403f66:	4648      	mov	r0, r9
  403f68:	f000 fed6 	bl	404d18 <_Bfree>
  403f6c:	2e00      	cmp	r6, #0
  403f6e:	f43f ad8e 	beq.w	403a8e <_dtoa_r+0x396>
  403f72:	e68d      	b.n	403c90 <_dtoa_r+0x598>
  403f74:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403f76:	2a00      	cmp	r2, #0
  403f78:	f000 8241 	beq.w	4043fe <_dtoa_r+0xd06>
  403f7c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403f80:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403f82:	9d05      	ldr	r5, [sp, #20]
  403f84:	e5ab      	b.n	403ade <_dtoa_r+0x3e6>
  403f86:	201c      	movs	r0, #28
  403f88:	9b05      	ldr	r3, [sp, #20]
  403f8a:	4403      	add	r3, r0
  403f8c:	9305      	str	r3, [sp, #20]
  403f8e:	9b02      	ldr	r3, [sp, #8]
  403f90:	4403      	add	r3, r0
  403f92:	4405      	add	r5, r0
  403f94:	9302      	str	r3, [sp, #8]
  403f96:	e60e      	b.n	403bb6 <_dtoa_r+0x4be>
  403f98:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403f9a:	2b01      	cmp	r3, #1
  403f9c:	f340 8282 	ble.w	4044a4 <_dtoa_r+0xdac>
  403fa0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  403fa2:	2001      	movs	r0, #1
  403fa4:	e5f3      	b.n	403b8e <_dtoa_r+0x496>
  403fa6:	bf00      	nop
  403fa8:	004066f0 	.word	0x004066f0
  403fac:	004067b8 	.word	0x004067b8
  403fb0:	3ff00000 	.word	0x3ff00000
  403fb4:	401c0000 	.word	0x401c0000
  403fb8:	3fe00000 	.word	0x3fe00000
  403fbc:	40240000 	.word	0x40240000
  403fc0:	40140000 	.word	0x40140000
  403fc4:	4631      	mov	r1, r6
  403fc6:	2300      	movs	r3, #0
  403fc8:	220a      	movs	r2, #10
  403fca:	4648      	mov	r0, r9
  403fcc:	f000 feae 	bl	404d2c <__multadd>
  403fd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403fd2:	2b00      	cmp	r3, #0
  403fd4:	4606      	mov	r6, r0
  403fd6:	f340 8297 	ble.w	404508 <_dtoa_r+0xe10>
  403fda:	9306      	str	r3, [sp, #24]
  403fdc:	2d00      	cmp	r5, #0
  403fde:	dd05      	ble.n	403fec <_dtoa_r+0x8f4>
  403fe0:	4631      	mov	r1, r6
  403fe2:	462a      	mov	r2, r5
  403fe4:	4648      	mov	r0, r9
  403fe6:	f001 f821 	bl	40502c <__lshift>
  403fea:	4606      	mov	r6, r0
  403fec:	2f00      	cmp	r7, #0
  403fee:	f040 817c 	bne.w	4042ea <_dtoa_r+0xbf2>
  403ff2:	9605      	str	r6, [sp, #20]
  403ff4:	9b06      	ldr	r3, [sp, #24]
  403ff6:	9a07      	ldr	r2, [sp, #28]
  403ff8:	f8dd b014 	ldr.w	fp, [sp, #20]
  403ffc:	3b01      	subs	r3, #1
  403ffe:	18d3      	adds	r3, r2, r3
  404000:	9308      	str	r3, [sp, #32]
  404002:	f00a 0301 	and.w	r3, sl, #1
  404006:	9309      	str	r3, [sp, #36]	; 0x24
  404008:	4617      	mov	r7, r2
  40400a:	46c2      	mov	sl, r8
  40400c:	4651      	mov	r1, sl
  40400e:	4620      	mov	r0, r4
  404010:	f7ff fadc 	bl	4035cc <quorem>
  404014:	4631      	mov	r1, r6
  404016:	4605      	mov	r5, r0
  404018:	4620      	mov	r0, r4
  40401a:	f001 f85f 	bl	4050dc <__mcmp>
  40401e:	465a      	mov	r2, fp
  404020:	9002      	str	r0, [sp, #8]
  404022:	4651      	mov	r1, sl
  404024:	4648      	mov	r0, r9
  404026:	f001 f879 	bl	40511c <__mdiff>
  40402a:	68c2      	ldr	r2, [r0, #12]
  40402c:	4680      	mov	r8, r0
  40402e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404032:	2a00      	cmp	r2, #0
  404034:	d149      	bne.n	4040ca <_dtoa_r+0x9d2>
  404036:	4601      	mov	r1, r0
  404038:	4620      	mov	r0, r4
  40403a:	9306      	str	r3, [sp, #24]
  40403c:	f001 f84e 	bl	4050dc <__mcmp>
  404040:	4641      	mov	r1, r8
  404042:	9005      	str	r0, [sp, #20]
  404044:	4648      	mov	r0, r9
  404046:	f000 fe67 	bl	404d18 <_Bfree>
  40404a:	9a05      	ldr	r2, [sp, #20]
  40404c:	9b06      	ldr	r3, [sp, #24]
  40404e:	b92a      	cbnz	r2, 40405c <_dtoa_r+0x964>
  404050:	9920      	ldr	r1, [sp, #128]	; 0x80
  404052:	b919      	cbnz	r1, 40405c <_dtoa_r+0x964>
  404054:	9909      	ldr	r1, [sp, #36]	; 0x24
  404056:	2900      	cmp	r1, #0
  404058:	f000 8236 	beq.w	4044c8 <_dtoa_r+0xdd0>
  40405c:	9902      	ldr	r1, [sp, #8]
  40405e:	2900      	cmp	r1, #0
  404060:	f2c0 80e4 	blt.w	40422c <_dtoa_r+0xb34>
  404064:	d105      	bne.n	404072 <_dtoa_r+0x97a>
  404066:	9920      	ldr	r1, [sp, #128]	; 0x80
  404068:	b919      	cbnz	r1, 404072 <_dtoa_r+0x97a>
  40406a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40406c:	2900      	cmp	r1, #0
  40406e:	f000 80dd 	beq.w	40422c <_dtoa_r+0xb34>
  404072:	2a00      	cmp	r2, #0
  404074:	f300 814d 	bgt.w	404312 <_dtoa_r+0xc1a>
  404078:	9a08      	ldr	r2, [sp, #32]
  40407a:	703b      	strb	r3, [r7, #0]
  40407c:	f107 0801 	add.w	r8, r7, #1
  404080:	4297      	cmp	r7, r2
  404082:	4645      	mov	r5, r8
  404084:	f000 8154 	beq.w	404330 <_dtoa_r+0xc38>
  404088:	4621      	mov	r1, r4
  40408a:	2300      	movs	r3, #0
  40408c:	220a      	movs	r2, #10
  40408e:	4648      	mov	r0, r9
  404090:	f000 fe4c 	bl	404d2c <__multadd>
  404094:	455e      	cmp	r6, fp
  404096:	4604      	mov	r4, r0
  404098:	4631      	mov	r1, r6
  40409a:	f04f 0300 	mov.w	r3, #0
  40409e:	f04f 020a 	mov.w	r2, #10
  4040a2:	4648      	mov	r0, r9
  4040a4:	d00b      	beq.n	4040be <_dtoa_r+0x9c6>
  4040a6:	f000 fe41 	bl	404d2c <__multadd>
  4040aa:	4659      	mov	r1, fp
  4040ac:	4606      	mov	r6, r0
  4040ae:	2300      	movs	r3, #0
  4040b0:	220a      	movs	r2, #10
  4040b2:	4648      	mov	r0, r9
  4040b4:	f000 fe3a 	bl	404d2c <__multadd>
  4040b8:	4647      	mov	r7, r8
  4040ba:	4683      	mov	fp, r0
  4040bc:	e7a6      	b.n	40400c <_dtoa_r+0x914>
  4040be:	f000 fe35 	bl	404d2c <__multadd>
  4040c2:	4647      	mov	r7, r8
  4040c4:	4606      	mov	r6, r0
  4040c6:	4683      	mov	fp, r0
  4040c8:	e7a0      	b.n	40400c <_dtoa_r+0x914>
  4040ca:	4601      	mov	r1, r0
  4040cc:	4648      	mov	r0, r9
  4040ce:	9305      	str	r3, [sp, #20]
  4040d0:	f000 fe22 	bl	404d18 <_Bfree>
  4040d4:	2201      	movs	r2, #1
  4040d6:	9b05      	ldr	r3, [sp, #20]
  4040d8:	e7c0      	b.n	40405c <_dtoa_r+0x964>
  4040da:	4641      	mov	r1, r8
  4040dc:	4620      	mov	r0, r4
  4040de:	f000 fffd 	bl	4050dc <__mcmp>
  4040e2:	2800      	cmp	r0, #0
  4040e4:	f6bf ad7d 	bge.w	403be2 <_dtoa_r+0x4ea>
  4040e8:	4621      	mov	r1, r4
  4040ea:	9c04      	ldr	r4, [sp, #16]
  4040ec:	2300      	movs	r3, #0
  4040ee:	3c01      	subs	r4, #1
  4040f0:	220a      	movs	r2, #10
  4040f2:	4648      	mov	r0, r9
  4040f4:	9404      	str	r4, [sp, #16]
  4040f6:	f000 fe19 	bl	404d2c <__multadd>
  4040fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4040fc:	4604      	mov	r4, r0
  4040fe:	2b00      	cmp	r3, #0
  404100:	f47f af60 	bne.w	403fc4 <_dtoa_r+0x8cc>
  404104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404106:	2b00      	cmp	r3, #0
  404108:	f340 81f6 	ble.w	4044f8 <_dtoa_r+0xe00>
  40410c:	9306      	str	r3, [sp, #24]
  40410e:	e570      	b.n	403bf2 <_dtoa_r+0x4fa>
  404110:	9c08      	ldr	r4, [sp, #32]
  404112:	e51f      	b.n	403b54 <_dtoa_r+0x45c>
  404114:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404116:	2b02      	cmp	r3, #2
  404118:	f77f ad67 	ble.w	403bea <_dtoa_r+0x4f2>
  40411c:	9b06      	ldr	r3, [sp, #24]
  40411e:	2b00      	cmp	r3, #0
  404120:	f040 8179 	bne.w	404416 <_dtoa_r+0xd1e>
  404124:	4641      	mov	r1, r8
  404126:	2205      	movs	r2, #5
  404128:	4648      	mov	r0, r9
  40412a:	f000 fdff 	bl	404d2c <__multadd>
  40412e:	4601      	mov	r1, r0
  404130:	4680      	mov	r8, r0
  404132:	4620      	mov	r0, r4
  404134:	f000 ffd2 	bl	4050dc <__mcmp>
  404138:	2800      	cmp	r0, #0
  40413a:	9408      	str	r4, [sp, #32]
  40413c:	f77f af0e 	ble.w	403f5c <_dtoa_r+0x864>
  404140:	9a04      	ldr	r2, [sp, #16]
  404142:	9907      	ldr	r1, [sp, #28]
  404144:	2331      	movs	r3, #49	; 0x31
  404146:	3201      	adds	r2, #1
  404148:	9204      	str	r2, [sp, #16]
  40414a:	700b      	strb	r3, [r1, #0]
  40414c:	1c4d      	adds	r5, r1, #1
  40414e:	e709      	b.n	403f64 <_dtoa_r+0x86c>
  404150:	9a04      	ldr	r2, [sp, #16]
  404152:	3201      	adds	r2, #1
  404154:	9204      	str	r2, [sp, #16]
  404156:	9a07      	ldr	r2, [sp, #28]
  404158:	2331      	movs	r3, #49	; 0x31
  40415a:	7013      	strb	r3, [r2, #0]
  40415c:	e588      	b.n	403c70 <_dtoa_r+0x578>
  40415e:	2301      	movs	r3, #1
  404160:	9309      	str	r3, [sp, #36]	; 0x24
  404162:	e5cd      	b.n	403d00 <_dtoa_r+0x608>
  404164:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404168:	e491      	b.n	403a8e <_dtoa_r+0x396>
  40416a:	f1ba 0f00 	cmp.w	sl, #0
  40416e:	f47f ad04 	bne.w	403b7a <_dtoa_r+0x482>
  404172:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404176:	2b00      	cmp	r3, #0
  404178:	f040 813f 	bne.w	4043fa <_dtoa_r+0xd02>
  40417c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404180:	0d3f      	lsrs	r7, r7, #20
  404182:	053f      	lsls	r7, r7, #20
  404184:	b137      	cbz	r7, 404194 <_dtoa_r+0xa9c>
  404186:	9b05      	ldr	r3, [sp, #20]
  404188:	3301      	adds	r3, #1
  40418a:	9305      	str	r3, [sp, #20]
  40418c:	9b02      	ldr	r3, [sp, #8]
  40418e:	3301      	adds	r3, #1
  404190:	9302      	str	r3, [sp, #8]
  404192:	2701      	movs	r7, #1
  404194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404196:	2001      	movs	r0, #1
  404198:	2b00      	cmp	r3, #0
  40419a:	f43f acf8 	beq.w	403b8e <_dtoa_r+0x496>
  40419e:	e4ed      	b.n	403b7c <_dtoa_r+0x484>
  4041a0:	4640      	mov	r0, r8
  4041a2:	f001 ff19 	bl	405fd8 <__aeabi_i2d>
  4041a6:	4632      	mov	r2, r6
  4041a8:	463b      	mov	r3, r7
  4041aa:	f001 ff7b 	bl	4060a4 <__aeabi_dmul>
  4041ae:	2200      	movs	r2, #0
  4041b0:	4bbf      	ldr	r3, [pc, #764]	; (4044b0 <_dtoa_r+0xdb8>)
  4041b2:	f001 fdc5 	bl	405d40 <__adddf3>
  4041b6:	4604      	mov	r4, r0
  4041b8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4041bc:	4630      	mov	r0, r6
  4041be:	4639      	mov	r1, r7
  4041c0:	2200      	movs	r2, #0
  4041c2:	4bbc      	ldr	r3, [pc, #752]	; (4044b4 <_dtoa_r+0xdbc>)
  4041c4:	f001 fdba 	bl	405d3c <__aeabi_dsub>
  4041c8:	4622      	mov	r2, r4
  4041ca:	462b      	mov	r3, r5
  4041cc:	4606      	mov	r6, r0
  4041ce:	460f      	mov	r7, r1
  4041d0:	f002 f9f8 	bl	4065c4 <__aeabi_dcmpgt>
  4041d4:	4680      	mov	r8, r0
  4041d6:	2800      	cmp	r0, #0
  4041d8:	f040 8105 	bne.w	4043e6 <_dtoa_r+0xcee>
  4041dc:	4622      	mov	r2, r4
  4041de:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4041e2:	4630      	mov	r0, r6
  4041e4:	4639      	mov	r1, r7
  4041e6:	f002 f9cf 	bl	406588 <__aeabi_dcmplt>
  4041ea:	b108      	cbz	r0, 4041f0 <_dtoa_r+0xaf8>
  4041ec:	4646      	mov	r6, r8
  4041ee:	e6b5      	b.n	403f5c <_dtoa_r+0x864>
  4041f0:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4041f4:	f7ff bb89 	b.w	40390a <_dtoa_r+0x212>
  4041f8:	9807      	ldr	r0, [sp, #28]
  4041fa:	f7ff baae 	b.w	40375a <_dtoa_r+0x62>
  4041fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404200:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404202:	970a      	str	r7, [sp, #40]	; 0x28
  404204:	1afb      	subs	r3, r7, r3
  404206:	441a      	add	r2, r3
  404208:	920b      	str	r2, [sp, #44]	; 0x2c
  40420a:	2700      	movs	r7, #0
  40420c:	e461      	b.n	403ad2 <_dtoa_r+0x3da>
  40420e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404212:	f04f 0802 	mov.w	r8, #2
  404216:	e5bb      	b.n	403d90 <_dtoa_r+0x698>
  404218:	461c      	mov	r4, r3
  40421a:	2100      	movs	r1, #0
  40421c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404220:	e58a      	b.n	403d38 <_dtoa_r+0x640>
  404222:	2401      	movs	r4, #1
  404224:	9421      	str	r4, [sp, #132]	; 0x84
  404226:	940d      	str	r4, [sp, #52]	; 0x34
  404228:	9406      	str	r4, [sp, #24]
  40422a:	e7f6      	b.n	40421a <_dtoa_r+0xb22>
  40422c:	2a00      	cmp	r2, #0
  40422e:	46d0      	mov	r8, sl
  404230:	f8cd b014 	str.w	fp, [sp, #20]
  404234:	469a      	mov	sl, r3
  404236:	dd11      	ble.n	40425c <_dtoa_r+0xb64>
  404238:	4621      	mov	r1, r4
  40423a:	2201      	movs	r2, #1
  40423c:	4648      	mov	r0, r9
  40423e:	f000 fef5 	bl	40502c <__lshift>
  404242:	4641      	mov	r1, r8
  404244:	4604      	mov	r4, r0
  404246:	f000 ff49 	bl	4050dc <__mcmp>
  40424a:	2800      	cmp	r0, #0
  40424c:	f340 8149 	ble.w	4044e2 <_dtoa_r+0xdea>
  404250:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404254:	f000 8106 	beq.w	404464 <_dtoa_r+0xd6c>
  404258:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40425c:	46b3      	mov	fp, r6
  40425e:	f887 a000 	strb.w	sl, [r7]
  404262:	1c7d      	adds	r5, r7, #1
  404264:	9e05      	ldr	r6, [sp, #20]
  404266:	9408      	str	r4, [sp, #32]
  404268:	e502      	b.n	403c70 <_dtoa_r+0x578>
  40426a:	d104      	bne.n	404276 <_dtoa_r+0xb7e>
  40426c:	f01a 0f01 	tst.w	sl, #1
  404270:	d001      	beq.n	404276 <_dtoa_r+0xb7e>
  404272:	e4ed      	b.n	403c50 <_dtoa_r+0x558>
  404274:	4615      	mov	r5, r2
  404276:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40427a:	2b30      	cmp	r3, #48	; 0x30
  40427c:	f105 32ff 	add.w	r2, r5, #4294967295
  404280:	d0f8      	beq.n	404274 <_dtoa_r+0xb7c>
  404282:	e4f5      	b.n	403c70 <_dtoa_r+0x578>
  404284:	9b04      	ldr	r3, [sp, #16]
  404286:	425c      	negs	r4, r3
  404288:	2c00      	cmp	r4, #0
  40428a:	f000 80bf 	beq.w	40440c <_dtoa_r+0xd14>
  40428e:	4b8a      	ldr	r3, [pc, #552]	; (4044b8 <_dtoa_r+0xdc0>)
  404290:	f004 020f 	and.w	r2, r4, #15
  404294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404298:	e9d3 2300 	ldrd	r2, r3, [r3]
  40429c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4042a0:	f001 ff00 	bl	4060a4 <__aeabi_dmul>
  4042a4:	1124      	asrs	r4, r4, #4
  4042a6:	4606      	mov	r6, r0
  4042a8:	460f      	mov	r7, r1
  4042aa:	f000 812a 	beq.w	404502 <_dtoa_r+0xe0a>
  4042ae:	4d83      	ldr	r5, [pc, #524]	; (4044bc <_dtoa_r+0xdc4>)
  4042b0:	f04f 0802 	mov.w	r8, #2
  4042b4:	07e2      	lsls	r2, r4, #31
  4042b6:	d509      	bpl.n	4042cc <_dtoa_r+0xbd4>
  4042b8:	4630      	mov	r0, r6
  4042ba:	4639      	mov	r1, r7
  4042bc:	e9d5 2300 	ldrd	r2, r3, [r5]
  4042c0:	f001 fef0 	bl	4060a4 <__aeabi_dmul>
  4042c4:	f108 0801 	add.w	r8, r8, #1
  4042c8:	4606      	mov	r6, r0
  4042ca:	460f      	mov	r7, r1
  4042cc:	1064      	asrs	r4, r4, #1
  4042ce:	f105 0508 	add.w	r5, r5, #8
  4042d2:	d1ef      	bne.n	4042b4 <_dtoa_r+0xbbc>
  4042d4:	e576      	b.n	403dc4 <_dtoa_r+0x6cc>
  4042d6:	9907      	ldr	r1, [sp, #28]
  4042d8:	2230      	movs	r2, #48	; 0x30
  4042da:	700a      	strb	r2, [r1, #0]
  4042dc:	9a04      	ldr	r2, [sp, #16]
  4042de:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4042e2:	3201      	adds	r2, #1
  4042e4:	9204      	str	r2, [sp, #16]
  4042e6:	f7ff bbd0 	b.w	403a8a <_dtoa_r+0x392>
  4042ea:	6871      	ldr	r1, [r6, #4]
  4042ec:	4648      	mov	r0, r9
  4042ee:	f000 fced 	bl	404ccc <_Balloc>
  4042f2:	6933      	ldr	r3, [r6, #16]
  4042f4:	1c9a      	adds	r2, r3, #2
  4042f6:	4605      	mov	r5, r0
  4042f8:	0092      	lsls	r2, r2, #2
  4042fa:	f106 010c 	add.w	r1, r6, #12
  4042fe:	300c      	adds	r0, #12
  404300:	f000 fc46 	bl	404b90 <memcpy>
  404304:	4629      	mov	r1, r5
  404306:	2201      	movs	r2, #1
  404308:	4648      	mov	r0, r9
  40430a:	f000 fe8f 	bl	40502c <__lshift>
  40430e:	9005      	str	r0, [sp, #20]
  404310:	e670      	b.n	403ff4 <_dtoa_r+0x8fc>
  404312:	2b39      	cmp	r3, #57	; 0x39
  404314:	f8cd b014 	str.w	fp, [sp, #20]
  404318:	46d0      	mov	r8, sl
  40431a:	f000 80a3 	beq.w	404464 <_dtoa_r+0xd6c>
  40431e:	f103 0a01 	add.w	sl, r3, #1
  404322:	46b3      	mov	fp, r6
  404324:	f887 a000 	strb.w	sl, [r7]
  404328:	1c7d      	adds	r5, r7, #1
  40432a:	9e05      	ldr	r6, [sp, #20]
  40432c:	9408      	str	r4, [sp, #32]
  40432e:	e49f      	b.n	403c70 <_dtoa_r+0x578>
  404330:	465a      	mov	r2, fp
  404332:	46d0      	mov	r8, sl
  404334:	46b3      	mov	fp, r6
  404336:	469a      	mov	sl, r3
  404338:	4616      	mov	r6, r2
  40433a:	e47d      	b.n	403c38 <_dtoa_r+0x540>
  40433c:	495e      	ldr	r1, [pc, #376]	; (4044b8 <_dtoa_r+0xdc0>)
  40433e:	f108 3aff 	add.w	sl, r8, #4294967295
  404342:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  404346:	4622      	mov	r2, r4
  404348:	462b      	mov	r3, r5
  40434a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40434e:	f001 fea9 	bl	4060a4 <__aeabi_dmul>
  404352:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404356:	4639      	mov	r1, r7
  404358:	4630      	mov	r0, r6
  40435a:	f002 f953 	bl	406604 <__aeabi_d2iz>
  40435e:	4604      	mov	r4, r0
  404360:	f001 fe3a 	bl	405fd8 <__aeabi_i2d>
  404364:	4602      	mov	r2, r0
  404366:	460b      	mov	r3, r1
  404368:	4630      	mov	r0, r6
  40436a:	4639      	mov	r1, r7
  40436c:	f001 fce6 	bl	405d3c <__aeabi_dsub>
  404370:	9a07      	ldr	r2, [sp, #28]
  404372:	3430      	adds	r4, #48	; 0x30
  404374:	f1b8 0f01 	cmp.w	r8, #1
  404378:	4606      	mov	r6, r0
  40437a:	460f      	mov	r7, r1
  40437c:	7014      	strb	r4, [r2, #0]
  40437e:	f102 0501 	add.w	r5, r2, #1
  404382:	d01e      	beq.n	4043c2 <_dtoa_r+0xcca>
  404384:	9b07      	ldr	r3, [sp, #28]
  404386:	eb03 0b08 	add.w	fp, r3, r8
  40438a:	46a8      	mov	r8, r5
  40438c:	2200      	movs	r2, #0
  40438e:	4b4c      	ldr	r3, [pc, #304]	; (4044c0 <_dtoa_r+0xdc8>)
  404390:	4630      	mov	r0, r6
  404392:	4639      	mov	r1, r7
  404394:	f001 fe86 	bl	4060a4 <__aeabi_dmul>
  404398:	460f      	mov	r7, r1
  40439a:	4606      	mov	r6, r0
  40439c:	f002 f932 	bl	406604 <__aeabi_d2iz>
  4043a0:	4604      	mov	r4, r0
  4043a2:	f001 fe19 	bl	405fd8 <__aeabi_i2d>
  4043a6:	3430      	adds	r4, #48	; 0x30
  4043a8:	4602      	mov	r2, r0
  4043aa:	460b      	mov	r3, r1
  4043ac:	4630      	mov	r0, r6
  4043ae:	4639      	mov	r1, r7
  4043b0:	f001 fcc4 	bl	405d3c <__aeabi_dsub>
  4043b4:	f808 4b01 	strb.w	r4, [r8], #1
  4043b8:	45c3      	cmp	fp, r8
  4043ba:	4606      	mov	r6, r0
  4043bc:	460f      	mov	r7, r1
  4043be:	d1e5      	bne.n	40438c <_dtoa_r+0xc94>
  4043c0:	4455      	add	r5, sl
  4043c2:	2200      	movs	r2, #0
  4043c4:	4b3f      	ldr	r3, [pc, #252]	; (4044c4 <_dtoa_r+0xdcc>)
  4043c6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4043ca:	f001 fcb9 	bl	405d40 <__adddf3>
  4043ce:	4632      	mov	r2, r6
  4043d0:	463b      	mov	r3, r7
  4043d2:	f002 f8d9 	bl	406588 <__aeabi_dcmplt>
  4043d6:	2800      	cmp	r0, #0
  4043d8:	d04c      	beq.n	404474 <_dtoa_r+0xd7c>
  4043da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043dc:	9304      	str	r3, [sp, #16]
  4043de:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4043e2:	f7ff bb46 	b.w	403a72 <_dtoa_r+0x37a>
  4043e6:	f04f 0800 	mov.w	r8, #0
  4043ea:	4646      	mov	r6, r8
  4043ec:	e6a8      	b.n	404140 <_dtoa_r+0xa48>
  4043ee:	9b05      	ldr	r3, [sp, #20]
  4043f0:	9a06      	ldr	r2, [sp, #24]
  4043f2:	1a9d      	subs	r5, r3, r2
  4043f4:	2300      	movs	r3, #0
  4043f6:	f7ff bb72 	b.w	403ade <_dtoa_r+0x3e6>
  4043fa:	2700      	movs	r7, #0
  4043fc:	e6ca      	b.n	404194 <_dtoa_r+0xa9c>
  4043fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404400:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404402:	9d05      	ldr	r5, [sp, #20]
  404404:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404408:	f7ff bb69 	b.w	403ade <_dtoa_r+0x3e6>
  40440c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404410:	f04f 0802 	mov.w	r8, #2
  404414:	e4d6      	b.n	403dc4 <_dtoa_r+0x6cc>
  404416:	9408      	str	r4, [sp, #32]
  404418:	e5a0      	b.n	403f5c <_dtoa_r+0x864>
  40441a:	9b06      	ldr	r3, [sp, #24]
  40441c:	2b00      	cmp	r3, #0
  40441e:	f43f aebf 	beq.w	4041a0 <_dtoa_r+0xaa8>
  404422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404424:	2b00      	cmp	r3, #0
  404426:	f77f aee3 	ble.w	4041f0 <_dtoa_r+0xaf8>
  40442a:	2200      	movs	r2, #0
  40442c:	4b24      	ldr	r3, [pc, #144]	; (4044c0 <_dtoa_r+0xdc8>)
  40442e:	4630      	mov	r0, r6
  404430:	4639      	mov	r1, r7
  404432:	f001 fe37 	bl	4060a4 <__aeabi_dmul>
  404436:	4606      	mov	r6, r0
  404438:	460f      	mov	r7, r1
  40443a:	f108 0001 	add.w	r0, r8, #1
  40443e:	f001 fdcb 	bl	405fd8 <__aeabi_i2d>
  404442:	4632      	mov	r2, r6
  404444:	463b      	mov	r3, r7
  404446:	f001 fe2d 	bl	4060a4 <__aeabi_dmul>
  40444a:	2200      	movs	r2, #0
  40444c:	4b18      	ldr	r3, [pc, #96]	; (4044b0 <_dtoa_r+0xdb8>)
  40444e:	f001 fc77 	bl	405d40 <__adddf3>
  404452:	9a04      	ldr	r2, [sp, #16]
  404454:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404458:	3a01      	subs	r2, #1
  40445a:	4604      	mov	r4, r0
  40445c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404460:	9211      	str	r2, [sp, #68]	; 0x44
  404462:	e4d0      	b.n	403e06 <_dtoa_r+0x70e>
  404464:	2239      	movs	r2, #57	; 0x39
  404466:	46b3      	mov	fp, r6
  404468:	9408      	str	r4, [sp, #32]
  40446a:	9e05      	ldr	r6, [sp, #20]
  40446c:	703a      	strb	r2, [r7, #0]
  40446e:	1c7d      	adds	r5, r7, #1
  404470:	f7ff bbf0 	b.w	403c54 <_dtoa_r+0x55c>
  404474:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  404478:	2000      	movs	r0, #0
  40447a:	4912      	ldr	r1, [pc, #72]	; (4044c4 <_dtoa_r+0xdcc>)
  40447c:	f001 fc5e 	bl	405d3c <__aeabi_dsub>
  404480:	4632      	mov	r2, r6
  404482:	463b      	mov	r3, r7
  404484:	f002 f89e 	bl	4065c4 <__aeabi_dcmpgt>
  404488:	b908      	cbnz	r0, 40448e <_dtoa_r+0xd96>
  40448a:	e6b1      	b.n	4041f0 <_dtoa_r+0xaf8>
  40448c:	4615      	mov	r5, r2
  40448e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404492:	2b30      	cmp	r3, #48	; 0x30
  404494:	f105 32ff 	add.w	r2, r5, #4294967295
  404498:	d0f8      	beq.n	40448c <_dtoa_r+0xd94>
  40449a:	e530      	b.n	403efe <_dtoa_r+0x806>
  40449c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40449e:	9304      	str	r3, [sp, #16]
  4044a0:	f7ff bae7 	b.w	403a72 <_dtoa_r+0x37a>
  4044a4:	f1ba 0f00 	cmp.w	sl, #0
  4044a8:	f47f ad7a 	bne.w	403fa0 <_dtoa_r+0x8a8>
  4044ac:	e661      	b.n	404172 <_dtoa_r+0xa7a>
  4044ae:	bf00      	nop
  4044b0:	401c0000 	.word	0x401c0000
  4044b4:	40140000 	.word	0x40140000
  4044b8:	004066f0 	.word	0x004066f0
  4044bc:	004067b8 	.word	0x004067b8
  4044c0:	40240000 	.word	0x40240000
  4044c4:	3fe00000 	.word	0x3fe00000
  4044c8:	2b39      	cmp	r3, #57	; 0x39
  4044ca:	f8cd b014 	str.w	fp, [sp, #20]
  4044ce:	46d0      	mov	r8, sl
  4044d0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4044d4:	469a      	mov	sl, r3
  4044d6:	d0c5      	beq.n	404464 <_dtoa_r+0xd6c>
  4044d8:	f1bb 0f00 	cmp.w	fp, #0
  4044dc:	f73f aebc 	bgt.w	404258 <_dtoa_r+0xb60>
  4044e0:	e6bc      	b.n	40425c <_dtoa_r+0xb64>
  4044e2:	f47f aebb 	bne.w	40425c <_dtoa_r+0xb64>
  4044e6:	f01a 0f01 	tst.w	sl, #1
  4044ea:	f43f aeb7 	beq.w	40425c <_dtoa_r+0xb64>
  4044ee:	e6af      	b.n	404250 <_dtoa_r+0xb58>
  4044f0:	f04f 0800 	mov.w	r8, #0
  4044f4:	4646      	mov	r6, r8
  4044f6:	e531      	b.n	403f5c <_dtoa_r+0x864>
  4044f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4044fa:	2b02      	cmp	r3, #2
  4044fc:	dc21      	bgt.n	404542 <_dtoa_r+0xe4a>
  4044fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404500:	e604      	b.n	40410c <_dtoa_r+0xa14>
  404502:	f04f 0802 	mov.w	r8, #2
  404506:	e45d      	b.n	403dc4 <_dtoa_r+0x6cc>
  404508:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40450a:	2b02      	cmp	r3, #2
  40450c:	dc19      	bgt.n	404542 <_dtoa_r+0xe4a>
  40450e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404510:	e563      	b.n	403fda <_dtoa_r+0x8e2>
  404512:	2400      	movs	r4, #0
  404514:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404518:	4621      	mov	r1, r4
  40451a:	4648      	mov	r0, r9
  40451c:	f000 fbd6 	bl	404ccc <_Balloc>
  404520:	f04f 33ff 	mov.w	r3, #4294967295
  404524:	9306      	str	r3, [sp, #24]
  404526:	930d      	str	r3, [sp, #52]	; 0x34
  404528:	2301      	movs	r3, #1
  40452a:	9007      	str	r0, [sp, #28]
  40452c:	9421      	str	r4, [sp, #132]	; 0x84
  40452e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404532:	9309      	str	r3, [sp, #36]	; 0x24
  404534:	f7ff b9e9 	b.w	40390a <_dtoa_r+0x212>
  404538:	f43f ab3d 	beq.w	403bb6 <_dtoa_r+0x4be>
  40453c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404540:	e522      	b.n	403f88 <_dtoa_r+0x890>
  404542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404544:	9306      	str	r3, [sp, #24]
  404546:	e5e9      	b.n	40411c <_dtoa_r+0xa24>
  404548:	2501      	movs	r5, #1
  40454a:	f7ff b9a8 	b.w	40389e <_dtoa_r+0x1a6>
  40454e:	bf00      	nop

00404550 <__libc_fini_array>:
  404550:	b538      	push	{r3, r4, r5, lr}
  404552:	4d07      	ldr	r5, [pc, #28]	; (404570 <__libc_fini_array+0x20>)
  404554:	4c07      	ldr	r4, [pc, #28]	; (404574 <__libc_fini_array+0x24>)
  404556:	1b2c      	subs	r4, r5, r4
  404558:	10a4      	asrs	r4, r4, #2
  40455a:	d005      	beq.n	404568 <__libc_fini_array+0x18>
  40455c:	3c01      	subs	r4, #1
  40455e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404562:	4798      	blx	r3
  404564:	2c00      	cmp	r4, #0
  404566:	d1f9      	bne.n	40455c <__libc_fini_array+0xc>
  404568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40456c:	f002 b948 	b.w	406800 <_fini>
  404570:	00406810 	.word	0x00406810
  404574:	0040680c 	.word	0x0040680c

00404578 <_localeconv_r>:
  404578:	4800      	ldr	r0, [pc, #0]	; (40457c <_localeconv_r+0x4>)
  40457a:	4770      	bx	lr
  40457c:	20400444 	.word	0x20400444

00404580 <_malloc_r>:
  404580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404584:	f101 050b 	add.w	r5, r1, #11
  404588:	2d16      	cmp	r5, #22
  40458a:	b083      	sub	sp, #12
  40458c:	4606      	mov	r6, r0
  40458e:	f240 809f 	bls.w	4046d0 <_malloc_r+0x150>
  404592:	f035 0507 	bics.w	r5, r5, #7
  404596:	f100 80bf 	bmi.w	404718 <_malloc_r+0x198>
  40459a:	42a9      	cmp	r1, r5
  40459c:	f200 80bc 	bhi.w	404718 <_malloc_r+0x198>
  4045a0:	f000 fb90 	bl	404cc4 <__malloc_lock>
  4045a4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4045a8:	f0c0 829c 	bcc.w	404ae4 <_malloc_r+0x564>
  4045ac:	0a6b      	lsrs	r3, r5, #9
  4045ae:	f000 80ba 	beq.w	404726 <_malloc_r+0x1a6>
  4045b2:	2b04      	cmp	r3, #4
  4045b4:	f200 8183 	bhi.w	4048be <_malloc_r+0x33e>
  4045b8:	09a8      	lsrs	r0, r5, #6
  4045ba:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4045be:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4045c2:	3038      	adds	r0, #56	; 0x38
  4045c4:	4fc4      	ldr	r7, [pc, #784]	; (4048d8 <_malloc_r+0x358>)
  4045c6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4045ca:	f1a3 0108 	sub.w	r1, r3, #8
  4045ce:	685c      	ldr	r4, [r3, #4]
  4045d0:	42a1      	cmp	r1, r4
  4045d2:	d107      	bne.n	4045e4 <_malloc_r+0x64>
  4045d4:	e0ac      	b.n	404730 <_malloc_r+0x1b0>
  4045d6:	2a00      	cmp	r2, #0
  4045d8:	f280 80ac 	bge.w	404734 <_malloc_r+0x1b4>
  4045dc:	68e4      	ldr	r4, [r4, #12]
  4045de:	42a1      	cmp	r1, r4
  4045e0:	f000 80a6 	beq.w	404730 <_malloc_r+0x1b0>
  4045e4:	6863      	ldr	r3, [r4, #4]
  4045e6:	f023 0303 	bic.w	r3, r3, #3
  4045ea:	1b5a      	subs	r2, r3, r5
  4045ec:	2a0f      	cmp	r2, #15
  4045ee:	ddf2      	ble.n	4045d6 <_malloc_r+0x56>
  4045f0:	49b9      	ldr	r1, [pc, #740]	; (4048d8 <_malloc_r+0x358>)
  4045f2:	693c      	ldr	r4, [r7, #16]
  4045f4:	f101 0e08 	add.w	lr, r1, #8
  4045f8:	4574      	cmp	r4, lr
  4045fa:	f000 81b3 	beq.w	404964 <_malloc_r+0x3e4>
  4045fe:	6863      	ldr	r3, [r4, #4]
  404600:	f023 0303 	bic.w	r3, r3, #3
  404604:	1b5a      	subs	r2, r3, r5
  404606:	2a0f      	cmp	r2, #15
  404608:	f300 8199 	bgt.w	40493e <_malloc_r+0x3be>
  40460c:	2a00      	cmp	r2, #0
  40460e:	f8c1 e014 	str.w	lr, [r1, #20]
  404612:	f8c1 e010 	str.w	lr, [r1, #16]
  404616:	f280 809e 	bge.w	404756 <_malloc_r+0x1d6>
  40461a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40461e:	f080 8167 	bcs.w	4048f0 <_malloc_r+0x370>
  404622:	08db      	lsrs	r3, r3, #3
  404624:	f103 0c01 	add.w	ip, r3, #1
  404628:	2201      	movs	r2, #1
  40462a:	109b      	asrs	r3, r3, #2
  40462c:	fa02 f303 	lsl.w	r3, r2, r3
  404630:	684a      	ldr	r2, [r1, #4]
  404632:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404636:	f8c4 8008 	str.w	r8, [r4, #8]
  40463a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40463e:	431a      	orrs	r2, r3
  404640:	f1a9 0308 	sub.w	r3, r9, #8
  404644:	60e3      	str	r3, [r4, #12]
  404646:	604a      	str	r2, [r1, #4]
  404648:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40464c:	f8c8 400c 	str.w	r4, [r8, #12]
  404650:	1083      	asrs	r3, r0, #2
  404652:	2401      	movs	r4, #1
  404654:	409c      	lsls	r4, r3
  404656:	4294      	cmp	r4, r2
  404658:	f200 808a 	bhi.w	404770 <_malloc_r+0x1f0>
  40465c:	4214      	tst	r4, r2
  40465e:	d106      	bne.n	40466e <_malloc_r+0xee>
  404660:	f020 0003 	bic.w	r0, r0, #3
  404664:	0064      	lsls	r4, r4, #1
  404666:	4214      	tst	r4, r2
  404668:	f100 0004 	add.w	r0, r0, #4
  40466c:	d0fa      	beq.n	404664 <_malloc_r+0xe4>
  40466e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404672:	46cc      	mov	ip, r9
  404674:	4680      	mov	r8, r0
  404676:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40467a:	458c      	cmp	ip, r1
  40467c:	d107      	bne.n	40468e <_malloc_r+0x10e>
  40467e:	e173      	b.n	404968 <_malloc_r+0x3e8>
  404680:	2a00      	cmp	r2, #0
  404682:	f280 8181 	bge.w	404988 <_malloc_r+0x408>
  404686:	68c9      	ldr	r1, [r1, #12]
  404688:	458c      	cmp	ip, r1
  40468a:	f000 816d 	beq.w	404968 <_malloc_r+0x3e8>
  40468e:	684b      	ldr	r3, [r1, #4]
  404690:	f023 0303 	bic.w	r3, r3, #3
  404694:	1b5a      	subs	r2, r3, r5
  404696:	2a0f      	cmp	r2, #15
  404698:	ddf2      	ble.n	404680 <_malloc_r+0x100>
  40469a:	460c      	mov	r4, r1
  40469c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4046a0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4046a4:	194b      	adds	r3, r1, r5
  4046a6:	f045 0501 	orr.w	r5, r5, #1
  4046aa:	604d      	str	r5, [r1, #4]
  4046ac:	f042 0101 	orr.w	r1, r2, #1
  4046b0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4046b4:	4630      	mov	r0, r6
  4046b6:	f8cc 8008 	str.w	r8, [ip, #8]
  4046ba:	617b      	str	r3, [r7, #20]
  4046bc:	613b      	str	r3, [r7, #16]
  4046be:	f8c3 e00c 	str.w	lr, [r3, #12]
  4046c2:	f8c3 e008 	str.w	lr, [r3, #8]
  4046c6:	6059      	str	r1, [r3, #4]
  4046c8:	509a      	str	r2, [r3, r2]
  4046ca:	f000 fafd 	bl	404cc8 <__malloc_unlock>
  4046ce:	e01f      	b.n	404710 <_malloc_r+0x190>
  4046d0:	2910      	cmp	r1, #16
  4046d2:	d821      	bhi.n	404718 <_malloc_r+0x198>
  4046d4:	f000 faf6 	bl	404cc4 <__malloc_lock>
  4046d8:	2510      	movs	r5, #16
  4046da:	2306      	movs	r3, #6
  4046dc:	2002      	movs	r0, #2
  4046de:	4f7e      	ldr	r7, [pc, #504]	; (4048d8 <_malloc_r+0x358>)
  4046e0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4046e4:	f1a3 0208 	sub.w	r2, r3, #8
  4046e8:	685c      	ldr	r4, [r3, #4]
  4046ea:	4294      	cmp	r4, r2
  4046ec:	f000 8145 	beq.w	40497a <_malloc_r+0x3fa>
  4046f0:	6863      	ldr	r3, [r4, #4]
  4046f2:	68e1      	ldr	r1, [r4, #12]
  4046f4:	68a5      	ldr	r5, [r4, #8]
  4046f6:	f023 0303 	bic.w	r3, r3, #3
  4046fa:	4423      	add	r3, r4
  4046fc:	4630      	mov	r0, r6
  4046fe:	685a      	ldr	r2, [r3, #4]
  404700:	60e9      	str	r1, [r5, #12]
  404702:	f042 0201 	orr.w	r2, r2, #1
  404706:	608d      	str	r5, [r1, #8]
  404708:	605a      	str	r2, [r3, #4]
  40470a:	f000 fadd 	bl	404cc8 <__malloc_unlock>
  40470e:	3408      	adds	r4, #8
  404710:	4620      	mov	r0, r4
  404712:	b003      	add	sp, #12
  404714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404718:	2400      	movs	r4, #0
  40471a:	230c      	movs	r3, #12
  40471c:	4620      	mov	r0, r4
  40471e:	6033      	str	r3, [r6, #0]
  404720:	b003      	add	sp, #12
  404722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404726:	2380      	movs	r3, #128	; 0x80
  404728:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40472c:	203f      	movs	r0, #63	; 0x3f
  40472e:	e749      	b.n	4045c4 <_malloc_r+0x44>
  404730:	4670      	mov	r0, lr
  404732:	e75d      	b.n	4045f0 <_malloc_r+0x70>
  404734:	4423      	add	r3, r4
  404736:	68e1      	ldr	r1, [r4, #12]
  404738:	685a      	ldr	r2, [r3, #4]
  40473a:	68a5      	ldr	r5, [r4, #8]
  40473c:	f042 0201 	orr.w	r2, r2, #1
  404740:	60e9      	str	r1, [r5, #12]
  404742:	4630      	mov	r0, r6
  404744:	608d      	str	r5, [r1, #8]
  404746:	605a      	str	r2, [r3, #4]
  404748:	f000 fabe 	bl	404cc8 <__malloc_unlock>
  40474c:	3408      	adds	r4, #8
  40474e:	4620      	mov	r0, r4
  404750:	b003      	add	sp, #12
  404752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404756:	4423      	add	r3, r4
  404758:	4630      	mov	r0, r6
  40475a:	685a      	ldr	r2, [r3, #4]
  40475c:	f042 0201 	orr.w	r2, r2, #1
  404760:	605a      	str	r2, [r3, #4]
  404762:	f000 fab1 	bl	404cc8 <__malloc_unlock>
  404766:	3408      	adds	r4, #8
  404768:	4620      	mov	r0, r4
  40476a:	b003      	add	sp, #12
  40476c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404770:	68bc      	ldr	r4, [r7, #8]
  404772:	6863      	ldr	r3, [r4, #4]
  404774:	f023 0803 	bic.w	r8, r3, #3
  404778:	45a8      	cmp	r8, r5
  40477a:	d304      	bcc.n	404786 <_malloc_r+0x206>
  40477c:	ebc5 0308 	rsb	r3, r5, r8
  404780:	2b0f      	cmp	r3, #15
  404782:	f300 808c 	bgt.w	40489e <_malloc_r+0x31e>
  404786:	4b55      	ldr	r3, [pc, #340]	; (4048dc <_malloc_r+0x35c>)
  404788:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4048ec <_malloc_r+0x36c>
  40478c:	681a      	ldr	r2, [r3, #0]
  40478e:	f8d9 3000 	ldr.w	r3, [r9]
  404792:	3301      	adds	r3, #1
  404794:	442a      	add	r2, r5
  404796:	eb04 0a08 	add.w	sl, r4, r8
  40479a:	f000 8160 	beq.w	404a5e <_malloc_r+0x4de>
  40479e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4047a2:	320f      	adds	r2, #15
  4047a4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4047a8:	f022 020f 	bic.w	r2, r2, #15
  4047ac:	4611      	mov	r1, r2
  4047ae:	4630      	mov	r0, r6
  4047b0:	9201      	str	r2, [sp, #4]
  4047b2:	f000 fd99 	bl	4052e8 <_sbrk_r>
  4047b6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4047ba:	4683      	mov	fp, r0
  4047bc:	9a01      	ldr	r2, [sp, #4]
  4047be:	f000 8158 	beq.w	404a72 <_malloc_r+0x4f2>
  4047c2:	4582      	cmp	sl, r0
  4047c4:	f200 80fc 	bhi.w	4049c0 <_malloc_r+0x440>
  4047c8:	4b45      	ldr	r3, [pc, #276]	; (4048e0 <_malloc_r+0x360>)
  4047ca:	6819      	ldr	r1, [r3, #0]
  4047cc:	45da      	cmp	sl, fp
  4047ce:	4411      	add	r1, r2
  4047d0:	6019      	str	r1, [r3, #0]
  4047d2:	f000 8153 	beq.w	404a7c <_malloc_r+0x4fc>
  4047d6:	f8d9 0000 	ldr.w	r0, [r9]
  4047da:	f8df e110 	ldr.w	lr, [pc, #272]	; 4048ec <_malloc_r+0x36c>
  4047de:	3001      	adds	r0, #1
  4047e0:	bf1b      	ittet	ne
  4047e2:	ebca 0a0b 	rsbne	sl, sl, fp
  4047e6:	4451      	addne	r1, sl
  4047e8:	f8ce b000 	streq.w	fp, [lr]
  4047ec:	6019      	strne	r1, [r3, #0]
  4047ee:	f01b 0107 	ands.w	r1, fp, #7
  4047f2:	f000 8117 	beq.w	404a24 <_malloc_r+0x4a4>
  4047f6:	f1c1 0008 	rsb	r0, r1, #8
  4047fa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4047fe:	4483      	add	fp, r0
  404800:	3108      	adds	r1, #8
  404802:	445a      	add	r2, fp
  404804:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404808:	ebc2 0901 	rsb	r9, r2, r1
  40480c:	4649      	mov	r1, r9
  40480e:	4630      	mov	r0, r6
  404810:	9301      	str	r3, [sp, #4]
  404812:	f000 fd69 	bl	4052e8 <_sbrk_r>
  404816:	1c43      	adds	r3, r0, #1
  404818:	9b01      	ldr	r3, [sp, #4]
  40481a:	f000 813f 	beq.w	404a9c <_malloc_r+0x51c>
  40481e:	ebcb 0200 	rsb	r2, fp, r0
  404822:	444a      	add	r2, r9
  404824:	f042 0201 	orr.w	r2, r2, #1
  404828:	6819      	ldr	r1, [r3, #0]
  40482a:	f8c7 b008 	str.w	fp, [r7, #8]
  40482e:	4449      	add	r1, r9
  404830:	42bc      	cmp	r4, r7
  404832:	f8cb 2004 	str.w	r2, [fp, #4]
  404836:	6019      	str	r1, [r3, #0]
  404838:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4048e0 <_malloc_r+0x360>
  40483c:	d016      	beq.n	40486c <_malloc_r+0x2ec>
  40483e:	f1b8 0f0f 	cmp.w	r8, #15
  404842:	f240 80fd 	bls.w	404a40 <_malloc_r+0x4c0>
  404846:	6862      	ldr	r2, [r4, #4]
  404848:	f1a8 030c 	sub.w	r3, r8, #12
  40484c:	f023 0307 	bic.w	r3, r3, #7
  404850:	18e0      	adds	r0, r4, r3
  404852:	f002 0201 	and.w	r2, r2, #1
  404856:	f04f 0e05 	mov.w	lr, #5
  40485a:	431a      	orrs	r2, r3
  40485c:	2b0f      	cmp	r3, #15
  40485e:	6062      	str	r2, [r4, #4]
  404860:	f8c0 e004 	str.w	lr, [r0, #4]
  404864:	f8c0 e008 	str.w	lr, [r0, #8]
  404868:	f200 811c 	bhi.w	404aa4 <_malloc_r+0x524>
  40486c:	4b1d      	ldr	r3, [pc, #116]	; (4048e4 <_malloc_r+0x364>)
  40486e:	68bc      	ldr	r4, [r7, #8]
  404870:	681a      	ldr	r2, [r3, #0]
  404872:	4291      	cmp	r1, r2
  404874:	bf88      	it	hi
  404876:	6019      	strhi	r1, [r3, #0]
  404878:	4b1b      	ldr	r3, [pc, #108]	; (4048e8 <_malloc_r+0x368>)
  40487a:	681a      	ldr	r2, [r3, #0]
  40487c:	4291      	cmp	r1, r2
  40487e:	6862      	ldr	r2, [r4, #4]
  404880:	bf88      	it	hi
  404882:	6019      	strhi	r1, [r3, #0]
  404884:	f022 0203 	bic.w	r2, r2, #3
  404888:	4295      	cmp	r5, r2
  40488a:	eba2 0305 	sub.w	r3, r2, r5
  40488e:	d801      	bhi.n	404894 <_malloc_r+0x314>
  404890:	2b0f      	cmp	r3, #15
  404892:	dc04      	bgt.n	40489e <_malloc_r+0x31e>
  404894:	4630      	mov	r0, r6
  404896:	f000 fa17 	bl	404cc8 <__malloc_unlock>
  40489a:	2400      	movs	r4, #0
  40489c:	e738      	b.n	404710 <_malloc_r+0x190>
  40489e:	1962      	adds	r2, r4, r5
  4048a0:	f043 0301 	orr.w	r3, r3, #1
  4048a4:	f045 0501 	orr.w	r5, r5, #1
  4048a8:	6065      	str	r5, [r4, #4]
  4048aa:	4630      	mov	r0, r6
  4048ac:	60ba      	str	r2, [r7, #8]
  4048ae:	6053      	str	r3, [r2, #4]
  4048b0:	f000 fa0a 	bl	404cc8 <__malloc_unlock>
  4048b4:	3408      	adds	r4, #8
  4048b6:	4620      	mov	r0, r4
  4048b8:	b003      	add	sp, #12
  4048ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048be:	2b14      	cmp	r3, #20
  4048c0:	d971      	bls.n	4049a6 <_malloc_r+0x426>
  4048c2:	2b54      	cmp	r3, #84	; 0x54
  4048c4:	f200 80a4 	bhi.w	404a10 <_malloc_r+0x490>
  4048c8:	0b28      	lsrs	r0, r5, #12
  4048ca:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4048ce:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4048d2:	306e      	adds	r0, #110	; 0x6e
  4048d4:	e676      	b.n	4045c4 <_malloc_r+0x44>
  4048d6:	bf00      	nop
  4048d8:	2040047c 	.word	0x2040047c
  4048dc:	2040092c 	.word	0x2040092c
  4048e0:	20400930 	.word	0x20400930
  4048e4:	20400928 	.word	0x20400928
  4048e8:	20400924 	.word	0x20400924
  4048ec:	20400888 	.word	0x20400888
  4048f0:	0a5a      	lsrs	r2, r3, #9
  4048f2:	2a04      	cmp	r2, #4
  4048f4:	d95e      	bls.n	4049b4 <_malloc_r+0x434>
  4048f6:	2a14      	cmp	r2, #20
  4048f8:	f200 80b3 	bhi.w	404a62 <_malloc_r+0x4e2>
  4048fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404900:	0049      	lsls	r1, r1, #1
  404902:	325b      	adds	r2, #91	; 0x5b
  404904:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404908:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40490c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404aec <_malloc_r+0x56c>
  404910:	f1ac 0c08 	sub.w	ip, ip, #8
  404914:	458c      	cmp	ip, r1
  404916:	f000 8088 	beq.w	404a2a <_malloc_r+0x4aa>
  40491a:	684a      	ldr	r2, [r1, #4]
  40491c:	f022 0203 	bic.w	r2, r2, #3
  404920:	4293      	cmp	r3, r2
  404922:	d202      	bcs.n	40492a <_malloc_r+0x3aa>
  404924:	6889      	ldr	r1, [r1, #8]
  404926:	458c      	cmp	ip, r1
  404928:	d1f7      	bne.n	40491a <_malloc_r+0x39a>
  40492a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40492e:	687a      	ldr	r2, [r7, #4]
  404930:	f8c4 c00c 	str.w	ip, [r4, #12]
  404934:	60a1      	str	r1, [r4, #8]
  404936:	f8cc 4008 	str.w	r4, [ip, #8]
  40493a:	60cc      	str	r4, [r1, #12]
  40493c:	e688      	b.n	404650 <_malloc_r+0xd0>
  40493e:	1963      	adds	r3, r4, r5
  404940:	f042 0701 	orr.w	r7, r2, #1
  404944:	f045 0501 	orr.w	r5, r5, #1
  404948:	6065      	str	r5, [r4, #4]
  40494a:	4630      	mov	r0, r6
  40494c:	614b      	str	r3, [r1, #20]
  40494e:	610b      	str	r3, [r1, #16]
  404950:	f8c3 e00c 	str.w	lr, [r3, #12]
  404954:	f8c3 e008 	str.w	lr, [r3, #8]
  404958:	605f      	str	r7, [r3, #4]
  40495a:	509a      	str	r2, [r3, r2]
  40495c:	3408      	adds	r4, #8
  40495e:	f000 f9b3 	bl	404cc8 <__malloc_unlock>
  404962:	e6d5      	b.n	404710 <_malloc_r+0x190>
  404964:	684a      	ldr	r2, [r1, #4]
  404966:	e673      	b.n	404650 <_malloc_r+0xd0>
  404968:	f108 0801 	add.w	r8, r8, #1
  40496c:	f018 0f03 	tst.w	r8, #3
  404970:	f10c 0c08 	add.w	ip, ip, #8
  404974:	f47f ae7f 	bne.w	404676 <_malloc_r+0xf6>
  404978:	e030      	b.n	4049dc <_malloc_r+0x45c>
  40497a:	68dc      	ldr	r4, [r3, #12]
  40497c:	42a3      	cmp	r3, r4
  40497e:	bf08      	it	eq
  404980:	3002      	addeq	r0, #2
  404982:	f43f ae35 	beq.w	4045f0 <_malloc_r+0x70>
  404986:	e6b3      	b.n	4046f0 <_malloc_r+0x170>
  404988:	440b      	add	r3, r1
  40498a:	460c      	mov	r4, r1
  40498c:	685a      	ldr	r2, [r3, #4]
  40498e:	68c9      	ldr	r1, [r1, #12]
  404990:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404994:	f042 0201 	orr.w	r2, r2, #1
  404998:	605a      	str	r2, [r3, #4]
  40499a:	4630      	mov	r0, r6
  40499c:	60e9      	str	r1, [r5, #12]
  40499e:	608d      	str	r5, [r1, #8]
  4049a0:	f000 f992 	bl	404cc8 <__malloc_unlock>
  4049a4:	e6b4      	b.n	404710 <_malloc_r+0x190>
  4049a6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4049aa:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4049ae:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4049b2:	e607      	b.n	4045c4 <_malloc_r+0x44>
  4049b4:	099a      	lsrs	r2, r3, #6
  4049b6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4049ba:	0049      	lsls	r1, r1, #1
  4049bc:	3238      	adds	r2, #56	; 0x38
  4049be:	e7a1      	b.n	404904 <_malloc_r+0x384>
  4049c0:	42bc      	cmp	r4, r7
  4049c2:	4b4a      	ldr	r3, [pc, #296]	; (404aec <_malloc_r+0x56c>)
  4049c4:	f43f af00 	beq.w	4047c8 <_malloc_r+0x248>
  4049c8:	689c      	ldr	r4, [r3, #8]
  4049ca:	6862      	ldr	r2, [r4, #4]
  4049cc:	f022 0203 	bic.w	r2, r2, #3
  4049d0:	e75a      	b.n	404888 <_malloc_r+0x308>
  4049d2:	f859 3908 	ldr.w	r3, [r9], #-8
  4049d6:	4599      	cmp	r9, r3
  4049d8:	f040 8082 	bne.w	404ae0 <_malloc_r+0x560>
  4049dc:	f010 0f03 	tst.w	r0, #3
  4049e0:	f100 30ff 	add.w	r0, r0, #4294967295
  4049e4:	d1f5      	bne.n	4049d2 <_malloc_r+0x452>
  4049e6:	687b      	ldr	r3, [r7, #4]
  4049e8:	ea23 0304 	bic.w	r3, r3, r4
  4049ec:	607b      	str	r3, [r7, #4]
  4049ee:	0064      	lsls	r4, r4, #1
  4049f0:	429c      	cmp	r4, r3
  4049f2:	f63f aebd 	bhi.w	404770 <_malloc_r+0x1f0>
  4049f6:	2c00      	cmp	r4, #0
  4049f8:	f43f aeba 	beq.w	404770 <_malloc_r+0x1f0>
  4049fc:	421c      	tst	r4, r3
  4049fe:	4640      	mov	r0, r8
  404a00:	f47f ae35 	bne.w	40466e <_malloc_r+0xee>
  404a04:	0064      	lsls	r4, r4, #1
  404a06:	421c      	tst	r4, r3
  404a08:	f100 0004 	add.w	r0, r0, #4
  404a0c:	d0fa      	beq.n	404a04 <_malloc_r+0x484>
  404a0e:	e62e      	b.n	40466e <_malloc_r+0xee>
  404a10:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404a14:	d818      	bhi.n	404a48 <_malloc_r+0x4c8>
  404a16:	0be8      	lsrs	r0, r5, #15
  404a18:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404a1c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404a20:	3077      	adds	r0, #119	; 0x77
  404a22:	e5cf      	b.n	4045c4 <_malloc_r+0x44>
  404a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404a28:	e6eb      	b.n	404802 <_malloc_r+0x282>
  404a2a:	2101      	movs	r1, #1
  404a2c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404a30:	1092      	asrs	r2, r2, #2
  404a32:	fa01 f202 	lsl.w	r2, r1, r2
  404a36:	431a      	orrs	r2, r3
  404a38:	f8c8 2004 	str.w	r2, [r8, #4]
  404a3c:	4661      	mov	r1, ip
  404a3e:	e777      	b.n	404930 <_malloc_r+0x3b0>
  404a40:	2301      	movs	r3, #1
  404a42:	f8cb 3004 	str.w	r3, [fp, #4]
  404a46:	e725      	b.n	404894 <_malloc_r+0x314>
  404a48:	f240 5254 	movw	r2, #1364	; 0x554
  404a4c:	4293      	cmp	r3, r2
  404a4e:	d820      	bhi.n	404a92 <_malloc_r+0x512>
  404a50:	0ca8      	lsrs	r0, r5, #18
  404a52:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404a56:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404a5a:	307c      	adds	r0, #124	; 0x7c
  404a5c:	e5b2      	b.n	4045c4 <_malloc_r+0x44>
  404a5e:	3210      	adds	r2, #16
  404a60:	e6a4      	b.n	4047ac <_malloc_r+0x22c>
  404a62:	2a54      	cmp	r2, #84	; 0x54
  404a64:	d826      	bhi.n	404ab4 <_malloc_r+0x534>
  404a66:	0b1a      	lsrs	r2, r3, #12
  404a68:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404a6c:	0049      	lsls	r1, r1, #1
  404a6e:	326e      	adds	r2, #110	; 0x6e
  404a70:	e748      	b.n	404904 <_malloc_r+0x384>
  404a72:	68bc      	ldr	r4, [r7, #8]
  404a74:	6862      	ldr	r2, [r4, #4]
  404a76:	f022 0203 	bic.w	r2, r2, #3
  404a7a:	e705      	b.n	404888 <_malloc_r+0x308>
  404a7c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404a80:	2800      	cmp	r0, #0
  404a82:	f47f aea8 	bne.w	4047d6 <_malloc_r+0x256>
  404a86:	4442      	add	r2, r8
  404a88:	68bb      	ldr	r3, [r7, #8]
  404a8a:	f042 0201 	orr.w	r2, r2, #1
  404a8e:	605a      	str	r2, [r3, #4]
  404a90:	e6ec      	b.n	40486c <_malloc_r+0x2ec>
  404a92:	23fe      	movs	r3, #254	; 0xfe
  404a94:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404a98:	207e      	movs	r0, #126	; 0x7e
  404a9a:	e593      	b.n	4045c4 <_malloc_r+0x44>
  404a9c:	2201      	movs	r2, #1
  404a9e:	f04f 0900 	mov.w	r9, #0
  404aa2:	e6c1      	b.n	404828 <_malloc_r+0x2a8>
  404aa4:	f104 0108 	add.w	r1, r4, #8
  404aa8:	4630      	mov	r0, r6
  404aaa:	f000 fe07 	bl	4056bc <_free_r>
  404aae:	f8d9 1000 	ldr.w	r1, [r9]
  404ab2:	e6db      	b.n	40486c <_malloc_r+0x2ec>
  404ab4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ab8:	d805      	bhi.n	404ac6 <_malloc_r+0x546>
  404aba:	0bda      	lsrs	r2, r3, #15
  404abc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404ac0:	0049      	lsls	r1, r1, #1
  404ac2:	3277      	adds	r2, #119	; 0x77
  404ac4:	e71e      	b.n	404904 <_malloc_r+0x384>
  404ac6:	f240 5154 	movw	r1, #1364	; 0x554
  404aca:	428a      	cmp	r2, r1
  404acc:	d805      	bhi.n	404ada <_malloc_r+0x55a>
  404ace:	0c9a      	lsrs	r2, r3, #18
  404ad0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404ad4:	0049      	lsls	r1, r1, #1
  404ad6:	327c      	adds	r2, #124	; 0x7c
  404ad8:	e714      	b.n	404904 <_malloc_r+0x384>
  404ada:	21fe      	movs	r1, #254	; 0xfe
  404adc:	227e      	movs	r2, #126	; 0x7e
  404ade:	e711      	b.n	404904 <_malloc_r+0x384>
  404ae0:	687b      	ldr	r3, [r7, #4]
  404ae2:	e784      	b.n	4049ee <_malloc_r+0x46e>
  404ae4:	08e8      	lsrs	r0, r5, #3
  404ae6:	1c43      	adds	r3, r0, #1
  404ae8:	005b      	lsls	r3, r3, #1
  404aea:	e5f8      	b.n	4046de <_malloc_r+0x15e>
  404aec:	2040047c 	.word	0x2040047c

00404af0 <memchr>:
  404af0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404af4:	2a10      	cmp	r2, #16
  404af6:	db2b      	blt.n	404b50 <memchr+0x60>
  404af8:	f010 0f07 	tst.w	r0, #7
  404afc:	d008      	beq.n	404b10 <memchr+0x20>
  404afe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b02:	3a01      	subs	r2, #1
  404b04:	428b      	cmp	r3, r1
  404b06:	d02d      	beq.n	404b64 <memchr+0x74>
  404b08:	f010 0f07 	tst.w	r0, #7
  404b0c:	b342      	cbz	r2, 404b60 <memchr+0x70>
  404b0e:	d1f6      	bne.n	404afe <memchr+0xe>
  404b10:	b4f0      	push	{r4, r5, r6, r7}
  404b12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404b16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404b1a:	f022 0407 	bic.w	r4, r2, #7
  404b1e:	f07f 0700 	mvns.w	r7, #0
  404b22:	2300      	movs	r3, #0
  404b24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404b28:	3c08      	subs	r4, #8
  404b2a:	ea85 0501 	eor.w	r5, r5, r1
  404b2e:	ea86 0601 	eor.w	r6, r6, r1
  404b32:	fa85 f547 	uadd8	r5, r5, r7
  404b36:	faa3 f587 	sel	r5, r3, r7
  404b3a:	fa86 f647 	uadd8	r6, r6, r7
  404b3e:	faa5 f687 	sel	r6, r5, r7
  404b42:	b98e      	cbnz	r6, 404b68 <memchr+0x78>
  404b44:	d1ee      	bne.n	404b24 <memchr+0x34>
  404b46:	bcf0      	pop	{r4, r5, r6, r7}
  404b48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404b4c:	f002 0207 	and.w	r2, r2, #7
  404b50:	b132      	cbz	r2, 404b60 <memchr+0x70>
  404b52:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b56:	3a01      	subs	r2, #1
  404b58:	ea83 0301 	eor.w	r3, r3, r1
  404b5c:	b113      	cbz	r3, 404b64 <memchr+0x74>
  404b5e:	d1f8      	bne.n	404b52 <memchr+0x62>
  404b60:	2000      	movs	r0, #0
  404b62:	4770      	bx	lr
  404b64:	3801      	subs	r0, #1
  404b66:	4770      	bx	lr
  404b68:	2d00      	cmp	r5, #0
  404b6a:	bf06      	itte	eq
  404b6c:	4635      	moveq	r5, r6
  404b6e:	3803      	subeq	r0, #3
  404b70:	3807      	subne	r0, #7
  404b72:	f015 0f01 	tst.w	r5, #1
  404b76:	d107      	bne.n	404b88 <memchr+0x98>
  404b78:	3001      	adds	r0, #1
  404b7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404b7e:	bf02      	ittt	eq
  404b80:	3001      	addeq	r0, #1
  404b82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404b86:	3001      	addeq	r0, #1
  404b88:	bcf0      	pop	{r4, r5, r6, r7}
  404b8a:	3801      	subs	r0, #1
  404b8c:	4770      	bx	lr
  404b8e:	bf00      	nop

00404b90 <memcpy>:
  404b90:	4684      	mov	ip, r0
  404b92:	ea41 0300 	orr.w	r3, r1, r0
  404b96:	f013 0303 	ands.w	r3, r3, #3
  404b9a:	d16d      	bne.n	404c78 <memcpy+0xe8>
  404b9c:	3a40      	subs	r2, #64	; 0x40
  404b9e:	d341      	bcc.n	404c24 <memcpy+0x94>
  404ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ba4:	f840 3b04 	str.w	r3, [r0], #4
  404ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bac:	f840 3b04 	str.w	r3, [r0], #4
  404bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bb4:	f840 3b04 	str.w	r3, [r0], #4
  404bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bbc:	f840 3b04 	str.w	r3, [r0], #4
  404bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc4:	f840 3b04 	str.w	r3, [r0], #4
  404bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bcc:	f840 3b04 	str.w	r3, [r0], #4
  404bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bd4:	f840 3b04 	str.w	r3, [r0], #4
  404bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bdc:	f840 3b04 	str.w	r3, [r0], #4
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bec:	f840 3b04 	str.w	r3, [r0], #4
  404bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bf4:	f840 3b04 	str.w	r3, [r0], #4
  404bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bfc:	f840 3b04 	str.w	r3, [r0], #4
  404c00:	f851 3b04 	ldr.w	r3, [r1], #4
  404c04:	f840 3b04 	str.w	r3, [r0], #4
  404c08:	f851 3b04 	ldr.w	r3, [r1], #4
  404c0c:	f840 3b04 	str.w	r3, [r0], #4
  404c10:	f851 3b04 	ldr.w	r3, [r1], #4
  404c14:	f840 3b04 	str.w	r3, [r0], #4
  404c18:	f851 3b04 	ldr.w	r3, [r1], #4
  404c1c:	f840 3b04 	str.w	r3, [r0], #4
  404c20:	3a40      	subs	r2, #64	; 0x40
  404c22:	d2bd      	bcs.n	404ba0 <memcpy+0x10>
  404c24:	3230      	adds	r2, #48	; 0x30
  404c26:	d311      	bcc.n	404c4c <memcpy+0xbc>
  404c28:	f851 3b04 	ldr.w	r3, [r1], #4
  404c2c:	f840 3b04 	str.w	r3, [r0], #4
  404c30:	f851 3b04 	ldr.w	r3, [r1], #4
  404c34:	f840 3b04 	str.w	r3, [r0], #4
  404c38:	f851 3b04 	ldr.w	r3, [r1], #4
  404c3c:	f840 3b04 	str.w	r3, [r0], #4
  404c40:	f851 3b04 	ldr.w	r3, [r1], #4
  404c44:	f840 3b04 	str.w	r3, [r0], #4
  404c48:	3a10      	subs	r2, #16
  404c4a:	d2ed      	bcs.n	404c28 <memcpy+0x98>
  404c4c:	320c      	adds	r2, #12
  404c4e:	d305      	bcc.n	404c5c <memcpy+0xcc>
  404c50:	f851 3b04 	ldr.w	r3, [r1], #4
  404c54:	f840 3b04 	str.w	r3, [r0], #4
  404c58:	3a04      	subs	r2, #4
  404c5a:	d2f9      	bcs.n	404c50 <memcpy+0xc0>
  404c5c:	3204      	adds	r2, #4
  404c5e:	d008      	beq.n	404c72 <memcpy+0xe2>
  404c60:	07d2      	lsls	r2, r2, #31
  404c62:	bf1c      	itt	ne
  404c64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c68:	f800 3b01 	strbne.w	r3, [r0], #1
  404c6c:	d301      	bcc.n	404c72 <memcpy+0xe2>
  404c6e:	880b      	ldrh	r3, [r1, #0]
  404c70:	8003      	strh	r3, [r0, #0]
  404c72:	4660      	mov	r0, ip
  404c74:	4770      	bx	lr
  404c76:	bf00      	nop
  404c78:	2a08      	cmp	r2, #8
  404c7a:	d313      	bcc.n	404ca4 <memcpy+0x114>
  404c7c:	078b      	lsls	r3, r1, #30
  404c7e:	d08d      	beq.n	404b9c <memcpy+0xc>
  404c80:	f010 0303 	ands.w	r3, r0, #3
  404c84:	d08a      	beq.n	404b9c <memcpy+0xc>
  404c86:	f1c3 0304 	rsb	r3, r3, #4
  404c8a:	1ad2      	subs	r2, r2, r3
  404c8c:	07db      	lsls	r3, r3, #31
  404c8e:	bf1c      	itt	ne
  404c90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c94:	f800 3b01 	strbne.w	r3, [r0], #1
  404c98:	d380      	bcc.n	404b9c <memcpy+0xc>
  404c9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404c9e:	f820 3b02 	strh.w	r3, [r0], #2
  404ca2:	e77b      	b.n	404b9c <memcpy+0xc>
  404ca4:	3a04      	subs	r2, #4
  404ca6:	d3d9      	bcc.n	404c5c <memcpy+0xcc>
  404ca8:	3a01      	subs	r2, #1
  404caa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404cae:	f800 3b01 	strb.w	r3, [r0], #1
  404cb2:	d2f9      	bcs.n	404ca8 <memcpy+0x118>
  404cb4:	780b      	ldrb	r3, [r1, #0]
  404cb6:	7003      	strb	r3, [r0, #0]
  404cb8:	784b      	ldrb	r3, [r1, #1]
  404cba:	7043      	strb	r3, [r0, #1]
  404cbc:	788b      	ldrb	r3, [r1, #2]
  404cbe:	7083      	strb	r3, [r0, #2]
  404cc0:	4660      	mov	r0, ip
  404cc2:	4770      	bx	lr

00404cc4 <__malloc_lock>:
  404cc4:	4770      	bx	lr
  404cc6:	bf00      	nop

00404cc8 <__malloc_unlock>:
  404cc8:	4770      	bx	lr
  404cca:	bf00      	nop

00404ccc <_Balloc>:
  404ccc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404cce:	b570      	push	{r4, r5, r6, lr}
  404cd0:	4605      	mov	r5, r0
  404cd2:	460c      	mov	r4, r1
  404cd4:	b14b      	cbz	r3, 404cea <_Balloc+0x1e>
  404cd6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404cda:	b180      	cbz	r0, 404cfe <_Balloc+0x32>
  404cdc:	6802      	ldr	r2, [r0, #0]
  404cde:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ce2:	2300      	movs	r3, #0
  404ce4:	6103      	str	r3, [r0, #16]
  404ce6:	60c3      	str	r3, [r0, #12]
  404ce8:	bd70      	pop	{r4, r5, r6, pc}
  404cea:	2221      	movs	r2, #33	; 0x21
  404cec:	2104      	movs	r1, #4
  404cee:	f000 fc67 	bl	4055c0 <_calloc_r>
  404cf2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404cf4:	4603      	mov	r3, r0
  404cf6:	2800      	cmp	r0, #0
  404cf8:	d1ed      	bne.n	404cd6 <_Balloc+0xa>
  404cfa:	2000      	movs	r0, #0
  404cfc:	bd70      	pop	{r4, r5, r6, pc}
  404cfe:	2101      	movs	r1, #1
  404d00:	fa01 f604 	lsl.w	r6, r1, r4
  404d04:	1d72      	adds	r2, r6, #5
  404d06:	4628      	mov	r0, r5
  404d08:	0092      	lsls	r2, r2, #2
  404d0a:	f000 fc59 	bl	4055c0 <_calloc_r>
  404d0e:	2800      	cmp	r0, #0
  404d10:	d0f3      	beq.n	404cfa <_Balloc+0x2e>
  404d12:	6044      	str	r4, [r0, #4]
  404d14:	6086      	str	r6, [r0, #8]
  404d16:	e7e4      	b.n	404ce2 <_Balloc+0x16>

00404d18 <_Bfree>:
  404d18:	b131      	cbz	r1, 404d28 <_Bfree+0x10>
  404d1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d1c:	684a      	ldr	r2, [r1, #4]
  404d1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404d22:	6008      	str	r0, [r1, #0]
  404d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404d28:	4770      	bx	lr
  404d2a:	bf00      	nop

00404d2c <__multadd>:
  404d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404d2e:	690c      	ldr	r4, [r1, #16]
  404d30:	b083      	sub	sp, #12
  404d32:	460d      	mov	r5, r1
  404d34:	4606      	mov	r6, r0
  404d36:	f101 0e14 	add.w	lr, r1, #20
  404d3a:	2700      	movs	r7, #0
  404d3c:	f8de 0000 	ldr.w	r0, [lr]
  404d40:	b281      	uxth	r1, r0
  404d42:	fb02 3101 	mla	r1, r2, r1, r3
  404d46:	0c0b      	lsrs	r3, r1, #16
  404d48:	0c00      	lsrs	r0, r0, #16
  404d4a:	fb02 3300 	mla	r3, r2, r0, r3
  404d4e:	b289      	uxth	r1, r1
  404d50:	3701      	adds	r7, #1
  404d52:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  404d56:	42bc      	cmp	r4, r7
  404d58:	f84e 1b04 	str.w	r1, [lr], #4
  404d5c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  404d60:	dcec      	bgt.n	404d3c <__multadd+0x10>
  404d62:	b13b      	cbz	r3, 404d74 <__multadd+0x48>
  404d64:	68aa      	ldr	r2, [r5, #8]
  404d66:	4294      	cmp	r4, r2
  404d68:	da07      	bge.n	404d7a <__multadd+0x4e>
  404d6a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404d6e:	3401      	adds	r4, #1
  404d70:	6153      	str	r3, [r2, #20]
  404d72:	612c      	str	r4, [r5, #16]
  404d74:	4628      	mov	r0, r5
  404d76:	b003      	add	sp, #12
  404d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d7a:	6869      	ldr	r1, [r5, #4]
  404d7c:	9301      	str	r3, [sp, #4]
  404d7e:	3101      	adds	r1, #1
  404d80:	4630      	mov	r0, r6
  404d82:	f7ff ffa3 	bl	404ccc <_Balloc>
  404d86:	692a      	ldr	r2, [r5, #16]
  404d88:	3202      	adds	r2, #2
  404d8a:	f105 010c 	add.w	r1, r5, #12
  404d8e:	4607      	mov	r7, r0
  404d90:	0092      	lsls	r2, r2, #2
  404d92:	300c      	adds	r0, #12
  404d94:	f7ff fefc 	bl	404b90 <memcpy>
  404d98:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404d9a:	6869      	ldr	r1, [r5, #4]
  404d9c:	9b01      	ldr	r3, [sp, #4]
  404d9e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404da2:	6028      	str	r0, [r5, #0]
  404da4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404da8:	463d      	mov	r5, r7
  404daa:	e7de      	b.n	404d6a <__multadd+0x3e>

00404dac <__hi0bits>:
  404dac:	0c03      	lsrs	r3, r0, #16
  404dae:	041b      	lsls	r3, r3, #16
  404db0:	b9b3      	cbnz	r3, 404de0 <__hi0bits+0x34>
  404db2:	0400      	lsls	r0, r0, #16
  404db4:	2310      	movs	r3, #16
  404db6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404dba:	bf04      	itt	eq
  404dbc:	0200      	lsleq	r0, r0, #8
  404dbe:	3308      	addeq	r3, #8
  404dc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404dc4:	bf04      	itt	eq
  404dc6:	0100      	lsleq	r0, r0, #4
  404dc8:	3304      	addeq	r3, #4
  404dca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404dce:	bf04      	itt	eq
  404dd0:	0080      	lsleq	r0, r0, #2
  404dd2:	3302      	addeq	r3, #2
  404dd4:	2800      	cmp	r0, #0
  404dd6:	db07      	blt.n	404de8 <__hi0bits+0x3c>
  404dd8:	0042      	lsls	r2, r0, #1
  404dda:	d403      	bmi.n	404de4 <__hi0bits+0x38>
  404ddc:	2020      	movs	r0, #32
  404dde:	4770      	bx	lr
  404de0:	2300      	movs	r3, #0
  404de2:	e7e8      	b.n	404db6 <__hi0bits+0xa>
  404de4:	1c58      	adds	r0, r3, #1
  404de6:	4770      	bx	lr
  404de8:	4618      	mov	r0, r3
  404dea:	4770      	bx	lr

00404dec <__lo0bits>:
  404dec:	6803      	ldr	r3, [r0, #0]
  404dee:	f013 0207 	ands.w	r2, r3, #7
  404df2:	d007      	beq.n	404e04 <__lo0bits+0x18>
  404df4:	07d9      	lsls	r1, r3, #31
  404df6:	d420      	bmi.n	404e3a <__lo0bits+0x4e>
  404df8:	079a      	lsls	r2, r3, #30
  404dfa:	d420      	bmi.n	404e3e <__lo0bits+0x52>
  404dfc:	089b      	lsrs	r3, r3, #2
  404dfe:	6003      	str	r3, [r0, #0]
  404e00:	2002      	movs	r0, #2
  404e02:	4770      	bx	lr
  404e04:	b299      	uxth	r1, r3
  404e06:	b909      	cbnz	r1, 404e0c <__lo0bits+0x20>
  404e08:	0c1b      	lsrs	r3, r3, #16
  404e0a:	2210      	movs	r2, #16
  404e0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404e10:	bf04      	itt	eq
  404e12:	0a1b      	lsreq	r3, r3, #8
  404e14:	3208      	addeq	r2, #8
  404e16:	0719      	lsls	r1, r3, #28
  404e18:	bf04      	itt	eq
  404e1a:	091b      	lsreq	r3, r3, #4
  404e1c:	3204      	addeq	r2, #4
  404e1e:	0799      	lsls	r1, r3, #30
  404e20:	bf04      	itt	eq
  404e22:	089b      	lsreq	r3, r3, #2
  404e24:	3202      	addeq	r2, #2
  404e26:	07d9      	lsls	r1, r3, #31
  404e28:	d404      	bmi.n	404e34 <__lo0bits+0x48>
  404e2a:	085b      	lsrs	r3, r3, #1
  404e2c:	d101      	bne.n	404e32 <__lo0bits+0x46>
  404e2e:	2020      	movs	r0, #32
  404e30:	4770      	bx	lr
  404e32:	3201      	adds	r2, #1
  404e34:	6003      	str	r3, [r0, #0]
  404e36:	4610      	mov	r0, r2
  404e38:	4770      	bx	lr
  404e3a:	2000      	movs	r0, #0
  404e3c:	4770      	bx	lr
  404e3e:	085b      	lsrs	r3, r3, #1
  404e40:	6003      	str	r3, [r0, #0]
  404e42:	2001      	movs	r0, #1
  404e44:	4770      	bx	lr
  404e46:	bf00      	nop

00404e48 <__i2b>:
  404e48:	b510      	push	{r4, lr}
  404e4a:	460c      	mov	r4, r1
  404e4c:	2101      	movs	r1, #1
  404e4e:	f7ff ff3d 	bl	404ccc <_Balloc>
  404e52:	2201      	movs	r2, #1
  404e54:	6144      	str	r4, [r0, #20]
  404e56:	6102      	str	r2, [r0, #16]
  404e58:	bd10      	pop	{r4, pc}
  404e5a:	bf00      	nop

00404e5c <__multiply>:
  404e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e60:	690d      	ldr	r5, [r1, #16]
  404e62:	6917      	ldr	r7, [r2, #16]
  404e64:	42bd      	cmp	r5, r7
  404e66:	b083      	sub	sp, #12
  404e68:	460c      	mov	r4, r1
  404e6a:	4616      	mov	r6, r2
  404e6c:	da04      	bge.n	404e78 <__multiply+0x1c>
  404e6e:	462a      	mov	r2, r5
  404e70:	4634      	mov	r4, r6
  404e72:	463d      	mov	r5, r7
  404e74:	460e      	mov	r6, r1
  404e76:	4617      	mov	r7, r2
  404e78:	68a3      	ldr	r3, [r4, #8]
  404e7a:	6861      	ldr	r1, [r4, #4]
  404e7c:	eb05 0807 	add.w	r8, r5, r7
  404e80:	4598      	cmp	r8, r3
  404e82:	bfc8      	it	gt
  404e84:	3101      	addgt	r1, #1
  404e86:	f7ff ff21 	bl	404ccc <_Balloc>
  404e8a:	f100 0c14 	add.w	ip, r0, #20
  404e8e:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404e92:	45cc      	cmp	ip, r9
  404e94:	9000      	str	r0, [sp, #0]
  404e96:	d205      	bcs.n	404ea4 <__multiply+0x48>
  404e98:	4663      	mov	r3, ip
  404e9a:	2100      	movs	r1, #0
  404e9c:	f843 1b04 	str.w	r1, [r3], #4
  404ea0:	4599      	cmp	r9, r3
  404ea2:	d8fb      	bhi.n	404e9c <__multiply+0x40>
  404ea4:	f106 0214 	add.w	r2, r6, #20
  404ea8:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  404eac:	f104 0314 	add.w	r3, r4, #20
  404eb0:	4552      	cmp	r2, sl
  404eb2:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  404eb6:	d254      	bcs.n	404f62 <__multiply+0x106>
  404eb8:	f8cd 9004 	str.w	r9, [sp, #4]
  404ebc:	4699      	mov	r9, r3
  404ebe:	f852 3b04 	ldr.w	r3, [r2], #4
  404ec2:	fa1f fb83 	uxth.w	fp, r3
  404ec6:	f1bb 0f00 	cmp.w	fp, #0
  404eca:	d020      	beq.n	404f0e <__multiply+0xb2>
  404ecc:	2000      	movs	r0, #0
  404ece:	464f      	mov	r7, r9
  404ed0:	4666      	mov	r6, ip
  404ed2:	4605      	mov	r5, r0
  404ed4:	e000      	b.n	404ed8 <__multiply+0x7c>
  404ed6:	461e      	mov	r6, r3
  404ed8:	f857 4b04 	ldr.w	r4, [r7], #4
  404edc:	6830      	ldr	r0, [r6, #0]
  404ede:	b2a1      	uxth	r1, r4
  404ee0:	b283      	uxth	r3, r0
  404ee2:	fb0b 3101 	mla	r1, fp, r1, r3
  404ee6:	0c24      	lsrs	r4, r4, #16
  404ee8:	0c00      	lsrs	r0, r0, #16
  404eea:	194b      	adds	r3, r1, r5
  404eec:	fb0b 0004 	mla	r0, fp, r4, r0
  404ef0:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  404ef4:	b299      	uxth	r1, r3
  404ef6:	4633      	mov	r3, r6
  404ef8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404efc:	45be      	cmp	lr, r7
  404efe:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404f02:	f843 1b04 	str.w	r1, [r3], #4
  404f06:	d8e6      	bhi.n	404ed6 <__multiply+0x7a>
  404f08:	6075      	str	r5, [r6, #4]
  404f0a:	f852 3c04 	ldr.w	r3, [r2, #-4]
  404f0e:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  404f12:	d020      	beq.n	404f56 <__multiply+0xfa>
  404f14:	f8dc 3000 	ldr.w	r3, [ip]
  404f18:	4667      	mov	r7, ip
  404f1a:	4618      	mov	r0, r3
  404f1c:	464d      	mov	r5, r9
  404f1e:	2100      	movs	r1, #0
  404f20:	e000      	b.n	404f24 <__multiply+0xc8>
  404f22:	4637      	mov	r7, r6
  404f24:	882c      	ldrh	r4, [r5, #0]
  404f26:	0c00      	lsrs	r0, r0, #16
  404f28:	fb0b 0004 	mla	r0, fp, r4, r0
  404f2c:	4401      	add	r1, r0
  404f2e:	b29c      	uxth	r4, r3
  404f30:	463e      	mov	r6, r7
  404f32:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  404f36:	f846 3b04 	str.w	r3, [r6], #4
  404f3a:	6878      	ldr	r0, [r7, #4]
  404f3c:	f855 4b04 	ldr.w	r4, [r5], #4
  404f40:	b283      	uxth	r3, r0
  404f42:	0c24      	lsrs	r4, r4, #16
  404f44:	fb0b 3404 	mla	r4, fp, r4, r3
  404f48:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  404f4c:	45ae      	cmp	lr, r5
  404f4e:	ea4f 4113 	mov.w	r1, r3, lsr #16
  404f52:	d8e6      	bhi.n	404f22 <__multiply+0xc6>
  404f54:	607b      	str	r3, [r7, #4]
  404f56:	4592      	cmp	sl, r2
  404f58:	f10c 0c04 	add.w	ip, ip, #4
  404f5c:	d8af      	bhi.n	404ebe <__multiply+0x62>
  404f5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
  404f62:	f1b8 0f00 	cmp.w	r8, #0
  404f66:	dd0b      	ble.n	404f80 <__multiply+0x124>
  404f68:	f859 3c04 	ldr.w	r3, [r9, #-4]
  404f6c:	f1a9 0904 	sub.w	r9, r9, #4
  404f70:	b11b      	cbz	r3, 404f7a <__multiply+0x11e>
  404f72:	e005      	b.n	404f80 <__multiply+0x124>
  404f74:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  404f78:	b913      	cbnz	r3, 404f80 <__multiply+0x124>
  404f7a:	f1b8 0801 	subs.w	r8, r8, #1
  404f7e:	d1f9      	bne.n	404f74 <__multiply+0x118>
  404f80:	9800      	ldr	r0, [sp, #0]
  404f82:	f8c0 8010 	str.w	r8, [r0, #16]
  404f86:	b003      	add	sp, #12
  404f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f8c <__pow5mult>:
  404f8c:	f012 0303 	ands.w	r3, r2, #3
  404f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f94:	4614      	mov	r4, r2
  404f96:	4607      	mov	r7, r0
  404f98:	d12e      	bne.n	404ff8 <__pow5mult+0x6c>
  404f9a:	460e      	mov	r6, r1
  404f9c:	10a4      	asrs	r4, r4, #2
  404f9e:	d01c      	beq.n	404fda <__pow5mult+0x4e>
  404fa0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  404fa2:	b395      	cbz	r5, 40500a <__pow5mult+0x7e>
  404fa4:	07e3      	lsls	r3, r4, #31
  404fa6:	f04f 0800 	mov.w	r8, #0
  404faa:	d406      	bmi.n	404fba <__pow5mult+0x2e>
  404fac:	1064      	asrs	r4, r4, #1
  404fae:	d014      	beq.n	404fda <__pow5mult+0x4e>
  404fb0:	6828      	ldr	r0, [r5, #0]
  404fb2:	b1a8      	cbz	r0, 404fe0 <__pow5mult+0x54>
  404fb4:	4605      	mov	r5, r0
  404fb6:	07e3      	lsls	r3, r4, #31
  404fb8:	d5f8      	bpl.n	404fac <__pow5mult+0x20>
  404fba:	462a      	mov	r2, r5
  404fbc:	4631      	mov	r1, r6
  404fbe:	4638      	mov	r0, r7
  404fc0:	f7ff ff4c 	bl	404e5c <__multiply>
  404fc4:	b1b6      	cbz	r6, 404ff4 <__pow5mult+0x68>
  404fc6:	6872      	ldr	r2, [r6, #4]
  404fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404fca:	1064      	asrs	r4, r4, #1
  404fcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404fd0:	6031      	str	r1, [r6, #0]
  404fd2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404fd6:	4606      	mov	r6, r0
  404fd8:	d1ea      	bne.n	404fb0 <__pow5mult+0x24>
  404fda:	4630      	mov	r0, r6
  404fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fe0:	462a      	mov	r2, r5
  404fe2:	4629      	mov	r1, r5
  404fe4:	4638      	mov	r0, r7
  404fe6:	f7ff ff39 	bl	404e5c <__multiply>
  404fea:	6028      	str	r0, [r5, #0]
  404fec:	f8c0 8000 	str.w	r8, [r0]
  404ff0:	4605      	mov	r5, r0
  404ff2:	e7e0      	b.n	404fb6 <__pow5mult+0x2a>
  404ff4:	4606      	mov	r6, r0
  404ff6:	e7d9      	b.n	404fac <__pow5mult+0x20>
  404ff8:	1e5a      	subs	r2, r3, #1
  404ffa:	4d0b      	ldr	r5, [pc, #44]	; (405028 <__pow5mult+0x9c>)
  404ffc:	2300      	movs	r3, #0
  404ffe:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405002:	f7ff fe93 	bl	404d2c <__multadd>
  405006:	4606      	mov	r6, r0
  405008:	e7c8      	b.n	404f9c <__pow5mult+0x10>
  40500a:	2101      	movs	r1, #1
  40500c:	4638      	mov	r0, r7
  40500e:	f7ff fe5d 	bl	404ccc <_Balloc>
  405012:	f240 2171 	movw	r1, #625	; 0x271
  405016:	2201      	movs	r2, #1
  405018:	2300      	movs	r3, #0
  40501a:	6141      	str	r1, [r0, #20]
  40501c:	6102      	str	r2, [r0, #16]
  40501e:	4605      	mov	r5, r0
  405020:	64b8      	str	r0, [r7, #72]	; 0x48
  405022:	6003      	str	r3, [r0, #0]
  405024:	e7be      	b.n	404fa4 <__pow5mult+0x18>
  405026:	bf00      	nop
  405028:	004067e0 	.word	0x004067e0

0040502c <__lshift>:
  40502c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405030:	4691      	mov	r9, r2
  405032:	690a      	ldr	r2, [r1, #16]
  405034:	688b      	ldr	r3, [r1, #8]
  405036:	ea4f 1469 	mov.w	r4, r9, asr #5
  40503a:	eb04 0802 	add.w	r8, r4, r2
  40503e:	f108 0501 	add.w	r5, r8, #1
  405042:	429d      	cmp	r5, r3
  405044:	460e      	mov	r6, r1
  405046:	4682      	mov	sl, r0
  405048:	6849      	ldr	r1, [r1, #4]
  40504a:	dd04      	ble.n	405056 <__lshift+0x2a>
  40504c:	005b      	lsls	r3, r3, #1
  40504e:	429d      	cmp	r5, r3
  405050:	f101 0101 	add.w	r1, r1, #1
  405054:	dcfa      	bgt.n	40504c <__lshift+0x20>
  405056:	4650      	mov	r0, sl
  405058:	f7ff fe38 	bl	404ccc <_Balloc>
  40505c:	2c00      	cmp	r4, #0
  40505e:	f100 0214 	add.w	r2, r0, #20
  405062:	dd38      	ble.n	4050d6 <__lshift+0xaa>
  405064:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  405068:	2100      	movs	r1, #0
  40506a:	f842 1b04 	str.w	r1, [r2], #4
  40506e:	4293      	cmp	r3, r2
  405070:	d1fb      	bne.n	40506a <__lshift+0x3e>
  405072:	6934      	ldr	r4, [r6, #16]
  405074:	f106 0114 	add.w	r1, r6, #20
  405078:	f019 091f 	ands.w	r9, r9, #31
  40507c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405080:	d021      	beq.n	4050c6 <__lshift+0x9a>
  405082:	f1c9 0220 	rsb	r2, r9, #32
  405086:	2400      	movs	r4, #0
  405088:	680f      	ldr	r7, [r1, #0]
  40508a:	fa07 fc09 	lsl.w	ip, r7, r9
  40508e:	ea4c 0404 	orr.w	r4, ip, r4
  405092:	469c      	mov	ip, r3
  405094:	f843 4b04 	str.w	r4, [r3], #4
  405098:	f851 4b04 	ldr.w	r4, [r1], #4
  40509c:	458e      	cmp	lr, r1
  40509e:	fa24 f402 	lsr.w	r4, r4, r2
  4050a2:	d8f1      	bhi.n	405088 <__lshift+0x5c>
  4050a4:	f8cc 4004 	str.w	r4, [ip, #4]
  4050a8:	b10c      	cbz	r4, 4050ae <__lshift+0x82>
  4050aa:	f108 0502 	add.w	r5, r8, #2
  4050ae:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4050b2:	6872      	ldr	r2, [r6, #4]
  4050b4:	3d01      	subs	r5, #1
  4050b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4050ba:	6105      	str	r5, [r0, #16]
  4050bc:	6031      	str	r1, [r6, #0]
  4050be:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4050c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050c6:	3b04      	subs	r3, #4
  4050c8:	f851 2b04 	ldr.w	r2, [r1], #4
  4050cc:	f843 2f04 	str.w	r2, [r3, #4]!
  4050d0:	458e      	cmp	lr, r1
  4050d2:	d8f9      	bhi.n	4050c8 <__lshift+0x9c>
  4050d4:	e7eb      	b.n	4050ae <__lshift+0x82>
  4050d6:	4613      	mov	r3, r2
  4050d8:	e7cb      	b.n	405072 <__lshift+0x46>
  4050da:	bf00      	nop

004050dc <__mcmp>:
  4050dc:	6902      	ldr	r2, [r0, #16]
  4050de:	690b      	ldr	r3, [r1, #16]
  4050e0:	1ad2      	subs	r2, r2, r3
  4050e2:	d112      	bne.n	40510a <__mcmp+0x2e>
  4050e4:	009b      	lsls	r3, r3, #2
  4050e6:	3014      	adds	r0, #20
  4050e8:	3114      	adds	r1, #20
  4050ea:	4419      	add	r1, r3
  4050ec:	b410      	push	{r4}
  4050ee:	4403      	add	r3, r0
  4050f0:	e001      	b.n	4050f6 <__mcmp+0x1a>
  4050f2:	4298      	cmp	r0, r3
  4050f4:	d20b      	bcs.n	40510e <__mcmp+0x32>
  4050f6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4050fa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4050fe:	4294      	cmp	r4, r2
  405100:	d0f7      	beq.n	4050f2 <__mcmp+0x16>
  405102:	d307      	bcc.n	405114 <__mcmp+0x38>
  405104:	2001      	movs	r0, #1
  405106:	bc10      	pop	{r4}
  405108:	4770      	bx	lr
  40510a:	4610      	mov	r0, r2
  40510c:	4770      	bx	lr
  40510e:	2000      	movs	r0, #0
  405110:	bc10      	pop	{r4}
  405112:	4770      	bx	lr
  405114:	f04f 30ff 	mov.w	r0, #4294967295
  405118:	e7f5      	b.n	405106 <__mcmp+0x2a>
  40511a:	bf00      	nop

0040511c <__mdiff>:
  40511c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405120:	690b      	ldr	r3, [r1, #16]
  405122:	460f      	mov	r7, r1
  405124:	6911      	ldr	r1, [r2, #16]
  405126:	1a5b      	subs	r3, r3, r1
  405128:	2b00      	cmp	r3, #0
  40512a:	4690      	mov	r8, r2
  40512c:	d117      	bne.n	40515e <__mdiff+0x42>
  40512e:	0089      	lsls	r1, r1, #2
  405130:	f107 0214 	add.w	r2, r7, #20
  405134:	f108 0514 	add.w	r5, r8, #20
  405138:	1853      	adds	r3, r2, r1
  40513a:	4429      	add	r1, r5
  40513c:	e001      	b.n	405142 <__mdiff+0x26>
  40513e:	429a      	cmp	r2, r3
  405140:	d25e      	bcs.n	405200 <__mdiff+0xe4>
  405142:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  405146:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40514a:	42a6      	cmp	r6, r4
  40514c:	d0f7      	beq.n	40513e <__mdiff+0x22>
  40514e:	d260      	bcs.n	405212 <__mdiff+0xf6>
  405150:	463b      	mov	r3, r7
  405152:	4614      	mov	r4, r2
  405154:	4647      	mov	r7, r8
  405156:	f04f 0901 	mov.w	r9, #1
  40515a:	4698      	mov	r8, r3
  40515c:	e006      	b.n	40516c <__mdiff+0x50>
  40515e:	db5d      	blt.n	40521c <__mdiff+0x100>
  405160:	f107 0514 	add.w	r5, r7, #20
  405164:	f102 0414 	add.w	r4, r2, #20
  405168:	f04f 0900 	mov.w	r9, #0
  40516c:	6879      	ldr	r1, [r7, #4]
  40516e:	f7ff fdad 	bl	404ccc <_Balloc>
  405172:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405176:	693e      	ldr	r6, [r7, #16]
  405178:	f8c0 900c 	str.w	r9, [r0, #12]
  40517c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405180:	46a6      	mov	lr, r4
  405182:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405186:	f100 0414 	add.w	r4, r0, #20
  40518a:	2300      	movs	r3, #0
  40518c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405190:	f855 8b04 	ldr.w	r8, [r5], #4
  405194:	b28a      	uxth	r2, r1
  405196:	fa13 f388 	uxtah	r3, r3, r8
  40519a:	0c09      	lsrs	r1, r1, #16
  40519c:	1a9a      	subs	r2, r3, r2
  40519e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4051a2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051a6:	b292      	uxth	r2, r2
  4051a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051ac:	45f4      	cmp	ip, lr
  4051ae:	f844 2b04 	str.w	r2, [r4], #4
  4051b2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051b6:	d8e9      	bhi.n	40518c <__mdiff+0x70>
  4051b8:	42af      	cmp	r7, r5
  4051ba:	d917      	bls.n	4051ec <__mdiff+0xd0>
  4051bc:	46a4      	mov	ip, r4
  4051be:	4629      	mov	r1, r5
  4051c0:	f851 eb04 	ldr.w	lr, [r1], #4
  4051c4:	fa13 f28e 	uxtah	r2, r3, lr
  4051c8:	1413      	asrs	r3, r2, #16
  4051ca:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  4051ce:	b292      	uxth	r2, r2
  4051d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051d4:	428f      	cmp	r7, r1
  4051d6:	f84c 2b04 	str.w	r2, [ip], #4
  4051da:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051de:	d8ef      	bhi.n	4051c0 <__mdiff+0xa4>
  4051e0:	43ed      	mvns	r5, r5
  4051e2:	443d      	add	r5, r7
  4051e4:	f025 0503 	bic.w	r5, r5, #3
  4051e8:	3504      	adds	r5, #4
  4051ea:	442c      	add	r4, r5
  4051ec:	3c04      	subs	r4, #4
  4051ee:	b922      	cbnz	r2, 4051fa <__mdiff+0xde>
  4051f0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4051f4:	3e01      	subs	r6, #1
  4051f6:	2b00      	cmp	r3, #0
  4051f8:	d0fa      	beq.n	4051f0 <__mdiff+0xd4>
  4051fa:	6106      	str	r6, [r0, #16]
  4051fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405200:	2100      	movs	r1, #0
  405202:	f7ff fd63 	bl	404ccc <_Balloc>
  405206:	2201      	movs	r2, #1
  405208:	2300      	movs	r3, #0
  40520a:	6102      	str	r2, [r0, #16]
  40520c:	6143      	str	r3, [r0, #20]
  40520e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405212:	462c      	mov	r4, r5
  405214:	f04f 0900 	mov.w	r9, #0
  405218:	4615      	mov	r5, r2
  40521a:	e7a7      	b.n	40516c <__mdiff+0x50>
  40521c:	463b      	mov	r3, r7
  40521e:	f107 0414 	add.w	r4, r7, #20
  405222:	f108 0514 	add.w	r5, r8, #20
  405226:	4647      	mov	r7, r8
  405228:	f04f 0901 	mov.w	r9, #1
  40522c:	4698      	mov	r8, r3
  40522e:	e79d      	b.n	40516c <__mdiff+0x50>

00405230 <__d2b>:
  405230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405234:	b082      	sub	sp, #8
  405236:	2101      	movs	r1, #1
  405238:	461c      	mov	r4, r3
  40523a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40523e:	4615      	mov	r5, r2
  405240:	9e08      	ldr	r6, [sp, #32]
  405242:	f7ff fd43 	bl	404ccc <_Balloc>
  405246:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40524a:	4680      	mov	r8, r0
  40524c:	b10f      	cbz	r7, 405252 <__d2b+0x22>
  40524e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405252:	9401      	str	r4, [sp, #4]
  405254:	b31d      	cbz	r5, 40529e <__d2b+0x6e>
  405256:	a802      	add	r0, sp, #8
  405258:	f840 5d08 	str.w	r5, [r0, #-8]!
  40525c:	f7ff fdc6 	bl	404dec <__lo0bits>
  405260:	2800      	cmp	r0, #0
  405262:	d134      	bne.n	4052ce <__d2b+0x9e>
  405264:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405268:	f8c8 2014 	str.w	r2, [r8, #20]
  40526c:	2b00      	cmp	r3, #0
  40526e:	bf0c      	ite	eq
  405270:	2101      	moveq	r1, #1
  405272:	2102      	movne	r1, #2
  405274:	f8c8 3018 	str.w	r3, [r8, #24]
  405278:	f8c8 1010 	str.w	r1, [r8, #16]
  40527c:	b9df      	cbnz	r7, 4052b6 <__d2b+0x86>
  40527e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405282:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405286:	6030      	str	r0, [r6, #0]
  405288:	6918      	ldr	r0, [r3, #16]
  40528a:	f7ff fd8f 	bl	404dac <__hi0bits>
  40528e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405290:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405294:	6018      	str	r0, [r3, #0]
  405296:	4640      	mov	r0, r8
  405298:	b002      	add	sp, #8
  40529a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40529e:	a801      	add	r0, sp, #4
  4052a0:	f7ff fda4 	bl	404dec <__lo0bits>
  4052a4:	9b01      	ldr	r3, [sp, #4]
  4052a6:	f8c8 3014 	str.w	r3, [r8, #20]
  4052aa:	2101      	movs	r1, #1
  4052ac:	3020      	adds	r0, #32
  4052ae:	f8c8 1010 	str.w	r1, [r8, #16]
  4052b2:	2f00      	cmp	r7, #0
  4052b4:	d0e3      	beq.n	40527e <__d2b+0x4e>
  4052b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052b8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4052bc:	4407      	add	r7, r0
  4052be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4052c2:	6037      	str	r7, [r6, #0]
  4052c4:	6018      	str	r0, [r3, #0]
  4052c6:	4640      	mov	r0, r8
  4052c8:	b002      	add	sp, #8
  4052ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052ce:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4052d2:	f1c0 0120 	rsb	r1, r0, #32
  4052d6:	fa03 f101 	lsl.w	r1, r3, r1
  4052da:	430a      	orrs	r2, r1
  4052dc:	40c3      	lsrs	r3, r0
  4052de:	9301      	str	r3, [sp, #4]
  4052e0:	f8c8 2014 	str.w	r2, [r8, #20]
  4052e4:	e7c2      	b.n	40526c <__d2b+0x3c>
  4052e6:	bf00      	nop

004052e8 <_sbrk_r>:
  4052e8:	b538      	push	{r3, r4, r5, lr}
  4052ea:	4c07      	ldr	r4, [pc, #28]	; (405308 <_sbrk_r+0x20>)
  4052ec:	2300      	movs	r3, #0
  4052ee:	4605      	mov	r5, r0
  4052f0:	4608      	mov	r0, r1
  4052f2:	6023      	str	r3, [r4, #0]
  4052f4:	f7fc f86e 	bl	4013d4 <_sbrk>
  4052f8:	1c43      	adds	r3, r0, #1
  4052fa:	d000      	beq.n	4052fe <_sbrk_r+0x16>
  4052fc:	bd38      	pop	{r3, r4, r5, pc}
  4052fe:	6823      	ldr	r3, [r4, #0]
  405300:	2b00      	cmp	r3, #0
  405302:	d0fb      	beq.n	4052fc <_sbrk_r+0x14>
  405304:	602b      	str	r3, [r5, #0]
  405306:	bd38      	pop	{r3, r4, r5, pc}
  405308:	20400a20 	.word	0x20400a20
	...

00405340 <strlen>:
  405340:	f890 f000 	pld	[r0]
  405344:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405348:	f020 0107 	bic.w	r1, r0, #7
  40534c:	f06f 0c00 	mvn.w	ip, #0
  405350:	f010 0407 	ands.w	r4, r0, #7
  405354:	f891 f020 	pld	[r1, #32]
  405358:	f040 8049 	bne.w	4053ee <strlen+0xae>
  40535c:	f04f 0400 	mov.w	r4, #0
  405360:	f06f 0007 	mvn.w	r0, #7
  405364:	e9d1 2300 	ldrd	r2, r3, [r1]
  405368:	f891 f040 	pld	[r1, #64]	; 0x40
  40536c:	f100 0008 	add.w	r0, r0, #8
  405370:	fa82 f24c 	uadd8	r2, r2, ip
  405374:	faa4 f28c 	sel	r2, r4, ip
  405378:	fa83 f34c 	uadd8	r3, r3, ip
  40537c:	faa2 f38c 	sel	r3, r2, ip
  405380:	bb4b      	cbnz	r3, 4053d6 <strlen+0x96>
  405382:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405386:	fa82 f24c 	uadd8	r2, r2, ip
  40538a:	f100 0008 	add.w	r0, r0, #8
  40538e:	faa4 f28c 	sel	r2, r4, ip
  405392:	fa83 f34c 	uadd8	r3, r3, ip
  405396:	faa2 f38c 	sel	r3, r2, ip
  40539a:	b9e3      	cbnz	r3, 4053d6 <strlen+0x96>
  40539c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4053a0:	fa82 f24c 	uadd8	r2, r2, ip
  4053a4:	f100 0008 	add.w	r0, r0, #8
  4053a8:	faa4 f28c 	sel	r2, r4, ip
  4053ac:	fa83 f34c 	uadd8	r3, r3, ip
  4053b0:	faa2 f38c 	sel	r3, r2, ip
  4053b4:	b97b      	cbnz	r3, 4053d6 <strlen+0x96>
  4053b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4053ba:	f101 0120 	add.w	r1, r1, #32
  4053be:	fa82 f24c 	uadd8	r2, r2, ip
  4053c2:	f100 0008 	add.w	r0, r0, #8
  4053c6:	faa4 f28c 	sel	r2, r4, ip
  4053ca:	fa83 f34c 	uadd8	r3, r3, ip
  4053ce:	faa2 f38c 	sel	r3, r2, ip
  4053d2:	2b00      	cmp	r3, #0
  4053d4:	d0c6      	beq.n	405364 <strlen+0x24>
  4053d6:	2a00      	cmp	r2, #0
  4053d8:	bf04      	itt	eq
  4053da:	3004      	addeq	r0, #4
  4053dc:	461a      	moveq	r2, r3
  4053de:	ba12      	rev	r2, r2
  4053e0:	fab2 f282 	clz	r2, r2
  4053e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4053e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4053ec:	4770      	bx	lr
  4053ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4053f2:	f004 0503 	and.w	r5, r4, #3
  4053f6:	f1c4 0000 	rsb	r0, r4, #0
  4053fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4053fe:	f014 0f04 	tst.w	r4, #4
  405402:	f891 f040 	pld	[r1, #64]	; 0x40
  405406:	fa0c f505 	lsl.w	r5, ip, r5
  40540a:	ea62 0205 	orn	r2, r2, r5
  40540e:	bf1c      	itt	ne
  405410:	ea63 0305 	ornne	r3, r3, r5
  405414:	4662      	movne	r2, ip
  405416:	f04f 0400 	mov.w	r4, #0
  40541a:	e7a9      	b.n	405370 <strlen+0x30>

0040541c <__ssprint_r>:
  40541c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405420:	6893      	ldr	r3, [r2, #8]
  405422:	b083      	sub	sp, #12
  405424:	4690      	mov	r8, r2
  405426:	2b00      	cmp	r3, #0
  405428:	d072      	beq.n	405510 <__ssprint_r+0xf4>
  40542a:	4683      	mov	fp, r0
  40542c:	f04f 0900 	mov.w	r9, #0
  405430:	6816      	ldr	r6, [r2, #0]
  405432:	6808      	ldr	r0, [r1, #0]
  405434:	688b      	ldr	r3, [r1, #8]
  405436:	460d      	mov	r5, r1
  405438:	464c      	mov	r4, r9
  40543a:	2c00      	cmp	r4, #0
  40543c:	d045      	beq.n	4054ca <__ssprint_r+0xae>
  40543e:	429c      	cmp	r4, r3
  405440:	461f      	mov	r7, r3
  405442:	469a      	mov	sl, r3
  405444:	d346      	bcc.n	4054d4 <__ssprint_r+0xb8>
  405446:	89ab      	ldrh	r3, [r5, #12]
  405448:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40544c:	d02d      	beq.n	4054aa <__ssprint_r+0x8e>
  40544e:	696f      	ldr	r7, [r5, #20]
  405450:	6929      	ldr	r1, [r5, #16]
  405452:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  405456:	ebc1 0a00 	rsb	sl, r1, r0
  40545a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40545e:	1c60      	adds	r0, r4, #1
  405460:	107f      	asrs	r7, r7, #1
  405462:	4450      	add	r0, sl
  405464:	42b8      	cmp	r0, r7
  405466:	463a      	mov	r2, r7
  405468:	bf84      	itt	hi
  40546a:	4607      	movhi	r7, r0
  40546c:	463a      	movhi	r2, r7
  40546e:	055b      	lsls	r3, r3, #21
  405470:	d533      	bpl.n	4054da <__ssprint_r+0xbe>
  405472:	4611      	mov	r1, r2
  405474:	4658      	mov	r0, fp
  405476:	f7ff f883 	bl	404580 <_malloc_r>
  40547a:	2800      	cmp	r0, #0
  40547c:	d037      	beq.n	4054ee <__ssprint_r+0xd2>
  40547e:	4652      	mov	r2, sl
  405480:	6929      	ldr	r1, [r5, #16]
  405482:	9001      	str	r0, [sp, #4]
  405484:	f7ff fb84 	bl	404b90 <memcpy>
  405488:	89aa      	ldrh	r2, [r5, #12]
  40548a:	9b01      	ldr	r3, [sp, #4]
  40548c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405490:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405494:	81aa      	strh	r2, [r5, #12]
  405496:	ebca 0207 	rsb	r2, sl, r7
  40549a:	eb03 000a 	add.w	r0, r3, sl
  40549e:	616f      	str	r7, [r5, #20]
  4054a0:	612b      	str	r3, [r5, #16]
  4054a2:	6028      	str	r0, [r5, #0]
  4054a4:	60aa      	str	r2, [r5, #8]
  4054a6:	4627      	mov	r7, r4
  4054a8:	46a2      	mov	sl, r4
  4054aa:	4652      	mov	r2, sl
  4054ac:	4649      	mov	r1, r9
  4054ae:	f000 f9ed 	bl	40588c <memmove>
  4054b2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4054b6:	68ab      	ldr	r3, [r5, #8]
  4054b8:	6828      	ldr	r0, [r5, #0]
  4054ba:	1bdb      	subs	r3, r3, r7
  4054bc:	4450      	add	r0, sl
  4054be:	1b14      	subs	r4, r2, r4
  4054c0:	60ab      	str	r3, [r5, #8]
  4054c2:	6028      	str	r0, [r5, #0]
  4054c4:	f8c8 4008 	str.w	r4, [r8, #8]
  4054c8:	b314      	cbz	r4, 405510 <__ssprint_r+0xf4>
  4054ca:	f8d6 9000 	ldr.w	r9, [r6]
  4054ce:	6874      	ldr	r4, [r6, #4]
  4054d0:	3608      	adds	r6, #8
  4054d2:	e7b2      	b.n	40543a <__ssprint_r+0x1e>
  4054d4:	4627      	mov	r7, r4
  4054d6:	46a2      	mov	sl, r4
  4054d8:	e7e7      	b.n	4054aa <__ssprint_r+0x8e>
  4054da:	4658      	mov	r0, fp
  4054dc:	f000 fa3a 	bl	405954 <_realloc_r>
  4054e0:	4603      	mov	r3, r0
  4054e2:	2800      	cmp	r0, #0
  4054e4:	d1d7      	bne.n	405496 <__ssprint_r+0x7a>
  4054e6:	6929      	ldr	r1, [r5, #16]
  4054e8:	4658      	mov	r0, fp
  4054ea:	f000 f8e7 	bl	4056bc <_free_r>
  4054ee:	230c      	movs	r3, #12
  4054f0:	f8cb 3000 	str.w	r3, [fp]
  4054f4:	89ab      	ldrh	r3, [r5, #12]
  4054f6:	2200      	movs	r2, #0
  4054f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054fc:	f04f 30ff 	mov.w	r0, #4294967295
  405500:	81ab      	strh	r3, [r5, #12]
  405502:	f8c8 2008 	str.w	r2, [r8, #8]
  405506:	f8c8 2004 	str.w	r2, [r8, #4]
  40550a:	b003      	add	sp, #12
  40550c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405510:	2000      	movs	r0, #0
  405512:	f8c8 0004 	str.w	r0, [r8, #4]
  405516:	b003      	add	sp, #12
  405518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040551c <__register_exitproc>:
  40551c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405520:	4c25      	ldr	r4, [pc, #148]	; (4055b8 <__register_exitproc+0x9c>)
  405522:	6825      	ldr	r5, [r4, #0]
  405524:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405528:	4606      	mov	r6, r0
  40552a:	4688      	mov	r8, r1
  40552c:	4692      	mov	sl, r2
  40552e:	4699      	mov	r9, r3
  405530:	b3c4      	cbz	r4, 4055a4 <__register_exitproc+0x88>
  405532:	6860      	ldr	r0, [r4, #4]
  405534:	281f      	cmp	r0, #31
  405536:	dc17      	bgt.n	405568 <__register_exitproc+0x4c>
  405538:	1c43      	adds	r3, r0, #1
  40553a:	b176      	cbz	r6, 40555a <__register_exitproc+0x3e>
  40553c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405540:	2201      	movs	r2, #1
  405542:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405546:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40554a:	4082      	lsls	r2, r0
  40554c:	4311      	orrs	r1, r2
  40554e:	2e02      	cmp	r6, #2
  405550:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405554:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405558:	d01e      	beq.n	405598 <__register_exitproc+0x7c>
  40555a:	3002      	adds	r0, #2
  40555c:	6063      	str	r3, [r4, #4]
  40555e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405562:	2000      	movs	r0, #0
  405564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405568:	4b14      	ldr	r3, [pc, #80]	; (4055bc <__register_exitproc+0xa0>)
  40556a:	b303      	cbz	r3, 4055ae <__register_exitproc+0x92>
  40556c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405570:	f3af 8000 	nop.w
  405574:	4604      	mov	r4, r0
  405576:	b1d0      	cbz	r0, 4055ae <__register_exitproc+0x92>
  405578:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40557c:	2700      	movs	r7, #0
  40557e:	e880 0088 	stmia.w	r0, {r3, r7}
  405582:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405586:	4638      	mov	r0, r7
  405588:	2301      	movs	r3, #1
  40558a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40558e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405592:	2e00      	cmp	r6, #0
  405594:	d0e1      	beq.n	40555a <__register_exitproc+0x3e>
  405596:	e7d1      	b.n	40553c <__register_exitproc+0x20>
  405598:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40559c:	430a      	orrs	r2, r1
  40559e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4055a2:	e7da      	b.n	40555a <__register_exitproc+0x3e>
  4055a4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4055a8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4055ac:	e7c1      	b.n	405532 <__register_exitproc+0x16>
  4055ae:	f04f 30ff 	mov.w	r0, #4294967295
  4055b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4055b6:	bf00      	nop
  4055b8:	0040666c 	.word	0x0040666c
  4055bc:	00000000 	.word	0x00000000

004055c0 <_calloc_r>:
  4055c0:	b510      	push	{r4, lr}
  4055c2:	fb02 f101 	mul.w	r1, r2, r1
  4055c6:	f7fe ffdb 	bl	404580 <_malloc_r>
  4055ca:	4604      	mov	r4, r0
  4055cc:	b1d8      	cbz	r0, 405606 <_calloc_r+0x46>
  4055ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4055d2:	f022 0203 	bic.w	r2, r2, #3
  4055d6:	3a04      	subs	r2, #4
  4055d8:	2a24      	cmp	r2, #36	; 0x24
  4055da:	d818      	bhi.n	40560e <_calloc_r+0x4e>
  4055dc:	2a13      	cmp	r2, #19
  4055de:	d914      	bls.n	40560a <_calloc_r+0x4a>
  4055e0:	2300      	movs	r3, #0
  4055e2:	2a1b      	cmp	r2, #27
  4055e4:	6003      	str	r3, [r0, #0]
  4055e6:	6043      	str	r3, [r0, #4]
  4055e8:	d916      	bls.n	405618 <_calloc_r+0x58>
  4055ea:	2a24      	cmp	r2, #36	; 0x24
  4055ec:	6083      	str	r3, [r0, #8]
  4055ee:	60c3      	str	r3, [r0, #12]
  4055f0:	bf11      	iteee	ne
  4055f2:	f100 0210 	addne.w	r2, r0, #16
  4055f6:	6103      	streq	r3, [r0, #16]
  4055f8:	6143      	streq	r3, [r0, #20]
  4055fa:	f100 0218 	addeq.w	r2, r0, #24
  4055fe:	2300      	movs	r3, #0
  405600:	6013      	str	r3, [r2, #0]
  405602:	6053      	str	r3, [r2, #4]
  405604:	6093      	str	r3, [r2, #8]
  405606:	4620      	mov	r0, r4
  405608:	bd10      	pop	{r4, pc}
  40560a:	4602      	mov	r2, r0
  40560c:	e7f7      	b.n	4055fe <_calloc_r+0x3e>
  40560e:	2100      	movs	r1, #0
  405610:	f7fc fc0a 	bl	401e28 <memset>
  405614:	4620      	mov	r0, r4
  405616:	bd10      	pop	{r4, pc}
  405618:	f100 0208 	add.w	r2, r0, #8
  40561c:	e7ef      	b.n	4055fe <_calloc_r+0x3e>
  40561e:	bf00      	nop

00405620 <_malloc_trim_r>:
  405620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405622:	4f23      	ldr	r7, [pc, #140]	; (4056b0 <_malloc_trim_r+0x90>)
  405624:	460c      	mov	r4, r1
  405626:	4606      	mov	r6, r0
  405628:	f7ff fb4c 	bl	404cc4 <__malloc_lock>
  40562c:	68bb      	ldr	r3, [r7, #8]
  40562e:	685d      	ldr	r5, [r3, #4]
  405630:	f025 0503 	bic.w	r5, r5, #3
  405634:	1b29      	subs	r1, r5, r4
  405636:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40563a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40563e:	f021 010f 	bic.w	r1, r1, #15
  405642:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405646:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40564a:	db07      	blt.n	40565c <_malloc_trim_r+0x3c>
  40564c:	2100      	movs	r1, #0
  40564e:	4630      	mov	r0, r6
  405650:	f7ff fe4a 	bl	4052e8 <_sbrk_r>
  405654:	68bb      	ldr	r3, [r7, #8]
  405656:	442b      	add	r3, r5
  405658:	4298      	cmp	r0, r3
  40565a:	d004      	beq.n	405666 <_malloc_trim_r+0x46>
  40565c:	4630      	mov	r0, r6
  40565e:	f7ff fb33 	bl	404cc8 <__malloc_unlock>
  405662:	2000      	movs	r0, #0
  405664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405666:	4261      	negs	r1, r4
  405668:	4630      	mov	r0, r6
  40566a:	f7ff fe3d 	bl	4052e8 <_sbrk_r>
  40566e:	3001      	adds	r0, #1
  405670:	d00d      	beq.n	40568e <_malloc_trim_r+0x6e>
  405672:	4b10      	ldr	r3, [pc, #64]	; (4056b4 <_malloc_trim_r+0x94>)
  405674:	68ba      	ldr	r2, [r7, #8]
  405676:	6819      	ldr	r1, [r3, #0]
  405678:	1b2d      	subs	r5, r5, r4
  40567a:	f045 0501 	orr.w	r5, r5, #1
  40567e:	4630      	mov	r0, r6
  405680:	1b09      	subs	r1, r1, r4
  405682:	6055      	str	r5, [r2, #4]
  405684:	6019      	str	r1, [r3, #0]
  405686:	f7ff fb1f 	bl	404cc8 <__malloc_unlock>
  40568a:	2001      	movs	r0, #1
  40568c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40568e:	2100      	movs	r1, #0
  405690:	4630      	mov	r0, r6
  405692:	f7ff fe29 	bl	4052e8 <_sbrk_r>
  405696:	68ba      	ldr	r2, [r7, #8]
  405698:	1a83      	subs	r3, r0, r2
  40569a:	2b0f      	cmp	r3, #15
  40569c:	ddde      	ble.n	40565c <_malloc_trim_r+0x3c>
  40569e:	4c06      	ldr	r4, [pc, #24]	; (4056b8 <_malloc_trim_r+0x98>)
  4056a0:	4904      	ldr	r1, [pc, #16]	; (4056b4 <_malloc_trim_r+0x94>)
  4056a2:	6824      	ldr	r4, [r4, #0]
  4056a4:	f043 0301 	orr.w	r3, r3, #1
  4056a8:	1b00      	subs	r0, r0, r4
  4056aa:	6053      	str	r3, [r2, #4]
  4056ac:	6008      	str	r0, [r1, #0]
  4056ae:	e7d5      	b.n	40565c <_malloc_trim_r+0x3c>
  4056b0:	2040047c 	.word	0x2040047c
  4056b4:	20400930 	.word	0x20400930
  4056b8:	20400888 	.word	0x20400888

004056bc <_free_r>:
  4056bc:	2900      	cmp	r1, #0
  4056be:	d045      	beq.n	40574c <_free_r+0x90>
  4056c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4056c4:	460d      	mov	r5, r1
  4056c6:	4680      	mov	r8, r0
  4056c8:	f7ff fafc 	bl	404cc4 <__malloc_lock>
  4056cc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4056d0:	496a      	ldr	r1, [pc, #424]	; (40587c <_free_r+0x1c0>)
  4056d2:	f027 0301 	bic.w	r3, r7, #1
  4056d6:	f1a5 0408 	sub.w	r4, r5, #8
  4056da:	18e2      	adds	r2, r4, r3
  4056dc:	688e      	ldr	r6, [r1, #8]
  4056de:	6850      	ldr	r0, [r2, #4]
  4056e0:	42b2      	cmp	r2, r6
  4056e2:	f020 0003 	bic.w	r0, r0, #3
  4056e6:	d062      	beq.n	4057ae <_free_r+0xf2>
  4056e8:	07fe      	lsls	r6, r7, #31
  4056ea:	6050      	str	r0, [r2, #4]
  4056ec:	d40b      	bmi.n	405706 <_free_r+0x4a>
  4056ee:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4056f2:	1be4      	subs	r4, r4, r7
  4056f4:	f101 0e08 	add.w	lr, r1, #8
  4056f8:	68a5      	ldr	r5, [r4, #8]
  4056fa:	4575      	cmp	r5, lr
  4056fc:	443b      	add	r3, r7
  4056fe:	d06f      	beq.n	4057e0 <_free_r+0x124>
  405700:	68e7      	ldr	r7, [r4, #12]
  405702:	60ef      	str	r7, [r5, #12]
  405704:	60bd      	str	r5, [r7, #8]
  405706:	1815      	adds	r5, r2, r0
  405708:	686d      	ldr	r5, [r5, #4]
  40570a:	07ed      	lsls	r5, r5, #31
  40570c:	d542      	bpl.n	405794 <_free_r+0xd8>
  40570e:	f043 0201 	orr.w	r2, r3, #1
  405712:	6062      	str	r2, [r4, #4]
  405714:	50e3      	str	r3, [r4, r3]
  405716:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40571a:	d218      	bcs.n	40574e <_free_r+0x92>
  40571c:	08db      	lsrs	r3, r3, #3
  40571e:	1c5a      	adds	r2, r3, #1
  405720:	684d      	ldr	r5, [r1, #4]
  405722:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  405726:	60a7      	str	r7, [r4, #8]
  405728:	2001      	movs	r0, #1
  40572a:	109b      	asrs	r3, r3, #2
  40572c:	fa00 f303 	lsl.w	r3, r0, r3
  405730:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  405734:	431d      	orrs	r5, r3
  405736:	3808      	subs	r0, #8
  405738:	60e0      	str	r0, [r4, #12]
  40573a:	604d      	str	r5, [r1, #4]
  40573c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405740:	60fc      	str	r4, [r7, #12]
  405742:	4640      	mov	r0, r8
  405744:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405748:	f7ff babe 	b.w	404cc8 <__malloc_unlock>
  40574c:	4770      	bx	lr
  40574e:	0a5a      	lsrs	r2, r3, #9
  405750:	2a04      	cmp	r2, #4
  405752:	d853      	bhi.n	4057fc <_free_r+0x140>
  405754:	099a      	lsrs	r2, r3, #6
  405756:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40575a:	007f      	lsls	r7, r7, #1
  40575c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405760:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  405764:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  405768:	4944      	ldr	r1, [pc, #272]	; (40587c <_free_r+0x1c0>)
  40576a:	3808      	subs	r0, #8
  40576c:	4290      	cmp	r0, r2
  40576e:	d04d      	beq.n	40580c <_free_r+0x150>
  405770:	6851      	ldr	r1, [r2, #4]
  405772:	f021 0103 	bic.w	r1, r1, #3
  405776:	428b      	cmp	r3, r1
  405778:	d202      	bcs.n	405780 <_free_r+0xc4>
  40577a:	6892      	ldr	r2, [r2, #8]
  40577c:	4290      	cmp	r0, r2
  40577e:	d1f7      	bne.n	405770 <_free_r+0xb4>
  405780:	68d0      	ldr	r0, [r2, #12]
  405782:	60e0      	str	r0, [r4, #12]
  405784:	60a2      	str	r2, [r4, #8]
  405786:	6084      	str	r4, [r0, #8]
  405788:	60d4      	str	r4, [r2, #12]
  40578a:	4640      	mov	r0, r8
  40578c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405790:	f7ff ba9a 	b.w	404cc8 <__malloc_unlock>
  405794:	6895      	ldr	r5, [r2, #8]
  405796:	4f3a      	ldr	r7, [pc, #232]	; (405880 <_free_r+0x1c4>)
  405798:	42bd      	cmp	r5, r7
  40579a:	4403      	add	r3, r0
  40579c:	d03f      	beq.n	40581e <_free_r+0x162>
  40579e:	68d0      	ldr	r0, [r2, #12]
  4057a0:	60e8      	str	r0, [r5, #12]
  4057a2:	f043 0201 	orr.w	r2, r3, #1
  4057a6:	6085      	str	r5, [r0, #8]
  4057a8:	6062      	str	r2, [r4, #4]
  4057aa:	50e3      	str	r3, [r4, r3]
  4057ac:	e7b3      	b.n	405716 <_free_r+0x5a>
  4057ae:	07ff      	lsls	r7, r7, #31
  4057b0:	4403      	add	r3, r0
  4057b2:	d407      	bmi.n	4057c4 <_free_r+0x108>
  4057b4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4057b8:	1aa4      	subs	r4, r4, r2
  4057ba:	4413      	add	r3, r2
  4057bc:	68a0      	ldr	r0, [r4, #8]
  4057be:	68e2      	ldr	r2, [r4, #12]
  4057c0:	60c2      	str	r2, [r0, #12]
  4057c2:	6090      	str	r0, [r2, #8]
  4057c4:	4a2f      	ldr	r2, [pc, #188]	; (405884 <_free_r+0x1c8>)
  4057c6:	6812      	ldr	r2, [r2, #0]
  4057c8:	f043 0001 	orr.w	r0, r3, #1
  4057cc:	4293      	cmp	r3, r2
  4057ce:	6060      	str	r0, [r4, #4]
  4057d0:	608c      	str	r4, [r1, #8]
  4057d2:	d3b6      	bcc.n	405742 <_free_r+0x86>
  4057d4:	4b2c      	ldr	r3, [pc, #176]	; (405888 <_free_r+0x1cc>)
  4057d6:	4640      	mov	r0, r8
  4057d8:	6819      	ldr	r1, [r3, #0]
  4057da:	f7ff ff21 	bl	405620 <_malloc_trim_r>
  4057de:	e7b0      	b.n	405742 <_free_r+0x86>
  4057e0:	1811      	adds	r1, r2, r0
  4057e2:	6849      	ldr	r1, [r1, #4]
  4057e4:	07c9      	lsls	r1, r1, #31
  4057e6:	d444      	bmi.n	405872 <_free_r+0x1b6>
  4057e8:	6891      	ldr	r1, [r2, #8]
  4057ea:	68d2      	ldr	r2, [r2, #12]
  4057ec:	60ca      	str	r2, [r1, #12]
  4057ee:	4403      	add	r3, r0
  4057f0:	f043 0001 	orr.w	r0, r3, #1
  4057f4:	6091      	str	r1, [r2, #8]
  4057f6:	6060      	str	r0, [r4, #4]
  4057f8:	50e3      	str	r3, [r4, r3]
  4057fa:	e7a2      	b.n	405742 <_free_r+0x86>
  4057fc:	2a14      	cmp	r2, #20
  4057fe:	d817      	bhi.n	405830 <_free_r+0x174>
  405800:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405804:	007f      	lsls	r7, r7, #1
  405806:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40580a:	e7a9      	b.n	405760 <_free_r+0xa4>
  40580c:	10aa      	asrs	r2, r5, #2
  40580e:	684b      	ldr	r3, [r1, #4]
  405810:	2501      	movs	r5, #1
  405812:	fa05 f202 	lsl.w	r2, r5, r2
  405816:	4313      	orrs	r3, r2
  405818:	604b      	str	r3, [r1, #4]
  40581a:	4602      	mov	r2, r0
  40581c:	e7b1      	b.n	405782 <_free_r+0xc6>
  40581e:	f043 0201 	orr.w	r2, r3, #1
  405822:	614c      	str	r4, [r1, #20]
  405824:	610c      	str	r4, [r1, #16]
  405826:	60e5      	str	r5, [r4, #12]
  405828:	60a5      	str	r5, [r4, #8]
  40582a:	6062      	str	r2, [r4, #4]
  40582c:	50e3      	str	r3, [r4, r3]
  40582e:	e788      	b.n	405742 <_free_r+0x86>
  405830:	2a54      	cmp	r2, #84	; 0x54
  405832:	d806      	bhi.n	405842 <_free_r+0x186>
  405834:	0b1a      	lsrs	r2, r3, #12
  405836:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40583a:	007f      	lsls	r7, r7, #1
  40583c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405840:	e78e      	b.n	405760 <_free_r+0xa4>
  405842:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405846:	d806      	bhi.n	405856 <_free_r+0x19a>
  405848:	0bda      	lsrs	r2, r3, #15
  40584a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40584e:	007f      	lsls	r7, r7, #1
  405850:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405854:	e784      	b.n	405760 <_free_r+0xa4>
  405856:	f240 5054 	movw	r0, #1364	; 0x554
  40585a:	4282      	cmp	r2, r0
  40585c:	d806      	bhi.n	40586c <_free_r+0x1b0>
  40585e:	0c9a      	lsrs	r2, r3, #18
  405860:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405864:	007f      	lsls	r7, r7, #1
  405866:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40586a:	e779      	b.n	405760 <_free_r+0xa4>
  40586c:	27fe      	movs	r7, #254	; 0xfe
  40586e:	257e      	movs	r5, #126	; 0x7e
  405870:	e776      	b.n	405760 <_free_r+0xa4>
  405872:	f043 0201 	orr.w	r2, r3, #1
  405876:	6062      	str	r2, [r4, #4]
  405878:	50e3      	str	r3, [r4, r3]
  40587a:	e762      	b.n	405742 <_free_r+0x86>
  40587c:	2040047c 	.word	0x2040047c
  405880:	20400484 	.word	0x20400484
  405884:	20400884 	.word	0x20400884
  405888:	2040092c 	.word	0x2040092c

0040588c <memmove>:
  40588c:	4288      	cmp	r0, r1
  40588e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405890:	d90d      	bls.n	4058ae <memmove+0x22>
  405892:	188b      	adds	r3, r1, r2
  405894:	4298      	cmp	r0, r3
  405896:	d20a      	bcs.n	4058ae <memmove+0x22>
  405898:	1881      	adds	r1, r0, r2
  40589a:	2a00      	cmp	r2, #0
  40589c:	d051      	beq.n	405942 <memmove+0xb6>
  40589e:	1a9a      	subs	r2, r3, r2
  4058a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4058a4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4058a8:	4293      	cmp	r3, r2
  4058aa:	d1f9      	bne.n	4058a0 <memmove+0x14>
  4058ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4058ae:	2a0f      	cmp	r2, #15
  4058b0:	d948      	bls.n	405944 <memmove+0xb8>
  4058b2:	ea41 0300 	orr.w	r3, r1, r0
  4058b6:	079b      	lsls	r3, r3, #30
  4058b8:	d146      	bne.n	405948 <memmove+0xbc>
  4058ba:	f100 0410 	add.w	r4, r0, #16
  4058be:	f101 0310 	add.w	r3, r1, #16
  4058c2:	4615      	mov	r5, r2
  4058c4:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4058c8:	f844 6c10 	str.w	r6, [r4, #-16]
  4058cc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4058d0:	f844 6c0c 	str.w	r6, [r4, #-12]
  4058d4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4058d8:	f844 6c08 	str.w	r6, [r4, #-8]
  4058dc:	3d10      	subs	r5, #16
  4058de:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4058e2:	f844 6c04 	str.w	r6, [r4, #-4]
  4058e6:	2d0f      	cmp	r5, #15
  4058e8:	f103 0310 	add.w	r3, r3, #16
  4058ec:	f104 0410 	add.w	r4, r4, #16
  4058f0:	d8e8      	bhi.n	4058c4 <memmove+0x38>
  4058f2:	f1a2 0310 	sub.w	r3, r2, #16
  4058f6:	f023 030f 	bic.w	r3, r3, #15
  4058fa:	f002 0e0f 	and.w	lr, r2, #15
  4058fe:	3310      	adds	r3, #16
  405900:	f1be 0f03 	cmp.w	lr, #3
  405904:	4419      	add	r1, r3
  405906:	4403      	add	r3, r0
  405908:	d921      	bls.n	40594e <memmove+0xc2>
  40590a:	1f1e      	subs	r6, r3, #4
  40590c:	460d      	mov	r5, r1
  40590e:	4674      	mov	r4, lr
  405910:	3c04      	subs	r4, #4
  405912:	f855 7b04 	ldr.w	r7, [r5], #4
  405916:	f846 7f04 	str.w	r7, [r6, #4]!
  40591a:	2c03      	cmp	r4, #3
  40591c:	d8f8      	bhi.n	405910 <memmove+0x84>
  40591e:	f1ae 0404 	sub.w	r4, lr, #4
  405922:	f024 0403 	bic.w	r4, r4, #3
  405926:	3404      	adds	r4, #4
  405928:	4423      	add	r3, r4
  40592a:	4421      	add	r1, r4
  40592c:	f002 0203 	and.w	r2, r2, #3
  405930:	b162      	cbz	r2, 40594c <memmove+0xc0>
  405932:	3b01      	subs	r3, #1
  405934:	440a      	add	r2, r1
  405936:	f811 4b01 	ldrb.w	r4, [r1], #1
  40593a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40593e:	428a      	cmp	r2, r1
  405940:	d1f9      	bne.n	405936 <memmove+0xaa>
  405942:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405944:	4603      	mov	r3, r0
  405946:	e7f3      	b.n	405930 <memmove+0xa4>
  405948:	4603      	mov	r3, r0
  40594a:	e7f2      	b.n	405932 <memmove+0xa6>
  40594c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40594e:	4672      	mov	r2, lr
  405950:	e7ee      	b.n	405930 <memmove+0xa4>
  405952:	bf00      	nop

00405954 <_realloc_r>:
  405954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405958:	4617      	mov	r7, r2
  40595a:	b083      	sub	sp, #12
  40595c:	2900      	cmp	r1, #0
  40595e:	f000 80c1 	beq.w	405ae4 <_realloc_r+0x190>
  405962:	460e      	mov	r6, r1
  405964:	4681      	mov	r9, r0
  405966:	f107 050b 	add.w	r5, r7, #11
  40596a:	f7ff f9ab 	bl	404cc4 <__malloc_lock>
  40596e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  405972:	2d16      	cmp	r5, #22
  405974:	f02e 0403 	bic.w	r4, lr, #3
  405978:	f1a6 0808 	sub.w	r8, r6, #8
  40597c:	d840      	bhi.n	405a00 <_realloc_r+0xac>
  40597e:	2210      	movs	r2, #16
  405980:	4615      	mov	r5, r2
  405982:	42af      	cmp	r7, r5
  405984:	d841      	bhi.n	405a0a <_realloc_r+0xb6>
  405986:	4294      	cmp	r4, r2
  405988:	da75      	bge.n	405a76 <_realloc_r+0x122>
  40598a:	4bc9      	ldr	r3, [pc, #804]	; (405cb0 <_realloc_r+0x35c>)
  40598c:	6899      	ldr	r1, [r3, #8]
  40598e:	eb08 0004 	add.w	r0, r8, r4
  405992:	4288      	cmp	r0, r1
  405994:	6841      	ldr	r1, [r0, #4]
  405996:	f000 80d9 	beq.w	405b4c <_realloc_r+0x1f8>
  40599a:	f021 0301 	bic.w	r3, r1, #1
  40599e:	4403      	add	r3, r0
  4059a0:	685b      	ldr	r3, [r3, #4]
  4059a2:	07db      	lsls	r3, r3, #31
  4059a4:	d57d      	bpl.n	405aa2 <_realloc_r+0x14e>
  4059a6:	f01e 0f01 	tst.w	lr, #1
  4059aa:	d035      	beq.n	405a18 <_realloc_r+0xc4>
  4059ac:	4639      	mov	r1, r7
  4059ae:	4648      	mov	r0, r9
  4059b0:	f7fe fde6 	bl	404580 <_malloc_r>
  4059b4:	4607      	mov	r7, r0
  4059b6:	b1e0      	cbz	r0, 4059f2 <_realloc_r+0x9e>
  4059b8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4059bc:	f023 0301 	bic.w	r3, r3, #1
  4059c0:	4443      	add	r3, r8
  4059c2:	f1a0 0208 	sub.w	r2, r0, #8
  4059c6:	429a      	cmp	r2, r3
  4059c8:	f000 8144 	beq.w	405c54 <_realloc_r+0x300>
  4059cc:	1f22      	subs	r2, r4, #4
  4059ce:	2a24      	cmp	r2, #36	; 0x24
  4059d0:	f200 8131 	bhi.w	405c36 <_realloc_r+0x2e2>
  4059d4:	2a13      	cmp	r2, #19
  4059d6:	f200 8104 	bhi.w	405be2 <_realloc_r+0x28e>
  4059da:	4603      	mov	r3, r0
  4059dc:	4632      	mov	r2, r6
  4059de:	6811      	ldr	r1, [r2, #0]
  4059e0:	6019      	str	r1, [r3, #0]
  4059e2:	6851      	ldr	r1, [r2, #4]
  4059e4:	6059      	str	r1, [r3, #4]
  4059e6:	6892      	ldr	r2, [r2, #8]
  4059e8:	609a      	str	r2, [r3, #8]
  4059ea:	4631      	mov	r1, r6
  4059ec:	4648      	mov	r0, r9
  4059ee:	f7ff fe65 	bl	4056bc <_free_r>
  4059f2:	4648      	mov	r0, r9
  4059f4:	f7ff f968 	bl	404cc8 <__malloc_unlock>
  4059f8:	4638      	mov	r0, r7
  4059fa:	b003      	add	sp, #12
  4059fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a00:	f025 0507 	bic.w	r5, r5, #7
  405a04:	2d00      	cmp	r5, #0
  405a06:	462a      	mov	r2, r5
  405a08:	dabb      	bge.n	405982 <_realloc_r+0x2e>
  405a0a:	230c      	movs	r3, #12
  405a0c:	2000      	movs	r0, #0
  405a0e:	f8c9 3000 	str.w	r3, [r9]
  405a12:	b003      	add	sp, #12
  405a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a18:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405a1c:	ebc3 0a08 	rsb	sl, r3, r8
  405a20:	f8da 3004 	ldr.w	r3, [sl, #4]
  405a24:	f023 0c03 	bic.w	ip, r3, #3
  405a28:	eb04 030c 	add.w	r3, r4, ip
  405a2c:	4293      	cmp	r3, r2
  405a2e:	dbbd      	blt.n	4059ac <_realloc_r+0x58>
  405a30:	4657      	mov	r7, sl
  405a32:	f8da 100c 	ldr.w	r1, [sl, #12]
  405a36:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405a3a:	1f22      	subs	r2, r4, #4
  405a3c:	2a24      	cmp	r2, #36	; 0x24
  405a3e:	60c1      	str	r1, [r0, #12]
  405a40:	6088      	str	r0, [r1, #8]
  405a42:	f200 8117 	bhi.w	405c74 <_realloc_r+0x320>
  405a46:	2a13      	cmp	r2, #19
  405a48:	f240 8112 	bls.w	405c70 <_realloc_r+0x31c>
  405a4c:	6831      	ldr	r1, [r6, #0]
  405a4e:	f8ca 1008 	str.w	r1, [sl, #8]
  405a52:	6871      	ldr	r1, [r6, #4]
  405a54:	f8ca 100c 	str.w	r1, [sl, #12]
  405a58:	2a1b      	cmp	r2, #27
  405a5a:	f200 812b 	bhi.w	405cb4 <_realloc_r+0x360>
  405a5e:	3608      	adds	r6, #8
  405a60:	f10a 0210 	add.w	r2, sl, #16
  405a64:	6831      	ldr	r1, [r6, #0]
  405a66:	6011      	str	r1, [r2, #0]
  405a68:	6871      	ldr	r1, [r6, #4]
  405a6a:	6051      	str	r1, [r2, #4]
  405a6c:	68b1      	ldr	r1, [r6, #8]
  405a6e:	6091      	str	r1, [r2, #8]
  405a70:	463e      	mov	r6, r7
  405a72:	461c      	mov	r4, r3
  405a74:	46d0      	mov	r8, sl
  405a76:	1b63      	subs	r3, r4, r5
  405a78:	2b0f      	cmp	r3, #15
  405a7a:	d81d      	bhi.n	405ab8 <_realloc_r+0x164>
  405a7c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405a80:	f003 0301 	and.w	r3, r3, #1
  405a84:	4323      	orrs	r3, r4
  405a86:	4444      	add	r4, r8
  405a88:	f8c8 3004 	str.w	r3, [r8, #4]
  405a8c:	6863      	ldr	r3, [r4, #4]
  405a8e:	f043 0301 	orr.w	r3, r3, #1
  405a92:	6063      	str	r3, [r4, #4]
  405a94:	4648      	mov	r0, r9
  405a96:	f7ff f917 	bl	404cc8 <__malloc_unlock>
  405a9a:	4630      	mov	r0, r6
  405a9c:	b003      	add	sp, #12
  405a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aa2:	f021 0103 	bic.w	r1, r1, #3
  405aa6:	4421      	add	r1, r4
  405aa8:	4291      	cmp	r1, r2
  405aaa:	db21      	blt.n	405af0 <_realloc_r+0x19c>
  405aac:	68c3      	ldr	r3, [r0, #12]
  405aae:	6882      	ldr	r2, [r0, #8]
  405ab0:	460c      	mov	r4, r1
  405ab2:	60d3      	str	r3, [r2, #12]
  405ab4:	609a      	str	r2, [r3, #8]
  405ab6:	e7de      	b.n	405a76 <_realloc_r+0x122>
  405ab8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  405abc:	eb08 0105 	add.w	r1, r8, r5
  405ac0:	f002 0201 	and.w	r2, r2, #1
  405ac4:	4315      	orrs	r5, r2
  405ac6:	f043 0201 	orr.w	r2, r3, #1
  405aca:	440b      	add	r3, r1
  405acc:	f8c8 5004 	str.w	r5, [r8, #4]
  405ad0:	604a      	str	r2, [r1, #4]
  405ad2:	685a      	ldr	r2, [r3, #4]
  405ad4:	f042 0201 	orr.w	r2, r2, #1
  405ad8:	3108      	adds	r1, #8
  405ada:	605a      	str	r2, [r3, #4]
  405adc:	4648      	mov	r0, r9
  405ade:	f7ff fded 	bl	4056bc <_free_r>
  405ae2:	e7d7      	b.n	405a94 <_realloc_r+0x140>
  405ae4:	4611      	mov	r1, r2
  405ae6:	b003      	add	sp, #12
  405ae8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405aec:	f7fe bd48 	b.w	404580 <_malloc_r>
  405af0:	f01e 0f01 	tst.w	lr, #1
  405af4:	f47f af5a 	bne.w	4059ac <_realloc_r+0x58>
  405af8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405afc:	ebc3 0a08 	rsb	sl, r3, r8
  405b00:	f8da 3004 	ldr.w	r3, [sl, #4]
  405b04:	f023 0c03 	bic.w	ip, r3, #3
  405b08:	eb01 0e0c 	add.w	lr, r1, ip
  405b0c:	4596      	cmp	lr, r2
  405b0e:	db8b      	blt.n	405a28 <_realloc_r+0xd4>
  405b10:	68c3      	ldr	r3, [r0, #12]
  405b12:	6882      	ldr	r2, [r0, #8]
  405b14:	4657      	mov	r7, sl
  405b16:	60d3      	str	r3, [r2, #12]
  405b18:	609a      	str	r2, [r3, #8]
  405b1a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405b1e:	f8da 300c 	ldr.w	r3, [sl, #12]
  405b22:	60cb      	str	r3, [r1, #12]
  405b24:	1f22      	subs	r2, r4, #4
  405b26:	2a24      	cmp	r2, #36	; 0x24
  405b28:	6099      	str	r1, [r3, #8]
  405b2a:	f200 8099 	bhi.w	405c60 <_realloc_r+0x30c>
  405b2e:	2a13      	cmp	r2, #19
  405b30:	d962      	bls.n	405bf8 <_realloc_r+0x2a4>
  405b32:	6833      	ldr	r3, [r6, #0]
  405b34:	f8ca 3008 	str.w	r3, [sl, #8]
  405b38:	6873      	ldr	r3, [r6, #4]
  405b3a:	f8ca 300c 	str.w	r3, [sl, #12]
  405b3e:	2a1b      	cmp	r2, #27
  405b40:	f200 80a0 	bhi.w	405c84 <_realloc_r+0x330>
  405b44:	3608      	adds	r6, #8
  405b46:	f10a 0310 	add.w	r3, sl, #16
  405b4a:	e056      	b.n	405bfa <_realloc_r+0x2a6>
  405b4c:	f021 0b03 	bic.w	fp, r1, #3
  405b50:	44a3      	add	fp, r4
  405b52:	f105 0010 	add.w	r0, r5, #16
  405b56:	4583      	cmp	fp, r0
  405b58:	da59      	bge.n	405c0e <_realloc_r+0x2ba>
  405b5a:	f01e 0f01 	tst.w	lr, #1
  405b5e:	f47f af25 	bne.w	4059ac <_realloc_r+0x58>
  405b62:	f856 1c08 	ldr.w	r1, [r6, #-8]
  405b66:	ebc1 0a08 	rsb	sl, r1, r8
  405b6a:	f8da 1004 	ldr.w	r1, [sl, #4]
  405b6e:	f021 0c03 	bic.w	ip, r1, #3
  405b72:	44e3      	add	fp, ip
  405b74:	4558      	cmp	r0, fp
  405b76:	f73f af57 	bgt.w	405a28 <_realloc_r+0xd4>
  405b7a:	4657      	mov	r7, sl
  405b7c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405b80:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405b84:	1f22      	subs	r2, r4, #4
  405b86:	2a24      	cmp	r2, #36	; 0x24
  405b88:	60c1      	str	r1, [r0, #12]
  405b8a:	6088      	str	r0, [r1, #8]
  405b8c:	f200 80b4 	bhi.w	405cf8 <_realloc_r+0x3a4>
  405b90:	2a13      	cmp	r2, #19
  405b92:	f240 80a5 	bls.w	405ce0 <_realloc_r+0x38c>
  405b96:	6831      	ldr	r1, [r6, #0]
  405b98:	f8ca 1008 	str.w	r1, [sl, #8]
  405b9c:	6871      	ldr	r1, [r6, #4]
  405b9e:	f8ca 100c 	str.w	r1, [sl, #12]
  405ba2:	2a1b      	cmp	r2, #27
  405ba4:	f200 80af 	bhi.w	405d06 <_realloc_r+0x3b2>
  405ba8:	3608      	adds	r6, #8
  405baa:	f10a 0210 	add.w	r2, sl, #16
  405bae:	6831      	ldr	r1, [r6, #0]
  405bb0:	6011      	str	r1, [r2, #0]
  405bb2:	6871      	ldr	r1, [r6, #4]
  405bb4:	6051      	str	r1, [r2, #4]
  405bb6:	68b1      	ldr	r1, [r6, #8]
  405bb8:	6091      	str	r1, [r2, #8]
  405bba:	eb0a 0105 	add.w	r1, sl, r5
  405bbe:	ebc5 020b 	rsb	r2, r5, fp
  405bc2:	f042 0201 	orr.w	r2, r2, #1
  405bc6:	6099      	str	r1, [r3, #8]
  405bc8:	604a      	str	r2, [r1, #4]
  405bca:	f8da 3004 	ldr.w	r3, [sl, #4]
  405bce:	f003 0301 	and.w	r3, r3, #1
  405bd2:	431d      	orrs	r5, r3
  405bd4:	4648      	mov	r0, r9
  405bd6:	f8ca 5004 	str.w	r5, [sl, #4]
  405bda:	f7ff f875 	bl	404cc8 <__malloc_unlock>
  405bde:	4638      	mov	r0, r7
  405be0:	e75c      	b.n	405a9c <_realloc_r+0x148>
  405be2:	6833      	ldr	r3, [r6, #0]
  405be4:	6003      	str	r3, [r0, #0]
  405be6:	6873      	ldr	r3, [r6, #4]
  405be8:	6043      	str	r3, [r0, #4]
  405bea:	2a1b      	cmp	r2, #27
  405bec:	d827      	bhi.n	405c3e <_realloc_r+0x2ea>
  405bee:	f100 0308 	add.w	r3, r0, #8
  405bf2:	f106 0208 	add.w	r2, r6, #8
  405bf6:	e6f2      	b.n	4059de <_realloc_r+0x8a>
  405bf8:	463b      	mov	r3, r7
  405bfa:	6832      	ldr	r2, [r6, #0]
  405bfc:	601a      	str	r2, [r3, #0]
  405bfe:	6872      	ldr	r2, [r6, #4]
  405c00:	605a      	str	r2, [r3, #4]
  405c02:	68b2      	ldr	r2, [r6, #8]
  405c04:	609a      	str	r2, [r3, #8]
  405c06:	463e      	mov	r6, r7
  405c08:	4674      	mov	r4, lr
  405c0a:	46d0      	mov	r8, sl
  405c0c:	e733      	b.n	405a76 <_realloc_r+0x122>
  405c0e:	eb08 0105 	add.w	r1, r8, r5
  405c12:	ebc5 0b0b 	rsb	fp, r5, fp
  405c16:	f04b 0201 	orr.w	r2, fp, #1
  405c1a:	6099      	str	r1, [r3, #8]
  405c1c:	604a      	str	r2, [r1, #4]
  405c1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405c22:	f003 0301 	and.w	r3, r3, #1
  405c26:	431d      	orrs	r5, r3
  405c28:	4648      	mov	r0, r9
  405c2a:	f846 5c04 	str.w	r5, [r6, #-4]
  405c2e:	f7ff f84b 	bl	404cc8 <__malloc_unlock>
  405c32:	4630      	mov	r0, r6
  405c34:	e732      	b.n	405a9c <_realloc_r+0x148>
  405c36:	4631      	mov	r1, r6
  405c38:	f7ff fe28 	bl	40588c <memmove>
  405c3c:	e6d5      	b.n	4059ea <_realloc_r+0x96>
  405c3e:	68b3      	ldr	r3, [r6, #8]
  405c40:	6083      	str	r3, [r0, #8]
  405c42:	68f3      	ldr	r3, [r6, #12]
  405c44:	60c3      	str	r3, [r0, #12]
  405c46:	2a24      	cmp	r2, #36	; 0x24
  405c48:	d028      	beq.n	405c9c <_realloc_r+0x348>
  405c4a:	f100 0310 	add.w	r3, r0, #16
  405c4e:	f106 0210 	add.w	r2, r6, #16
  405c52:	e6c4      	b.n	4059de <_realloc_r+0x8a>
  405c54:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405c58:	f023 0303 	bic.w	r3, r3, #3
  405c5c:	441c      	add	r4, r3
  405c5e:	e70a      	b.n	405a76 <_realloc_r+0x122>
  405c60:	4631      	mov	r1, r6
  405c62:	4638      	mov	r0, r7
  405c64:	4674      	mov	r4, lr
  405c66:	46d0      	mov	r8, sl
  405c68:	f7ff fe10 	bl	40588c <memmove>
  405c6c:	463e      	mov	r6, r7
  405c6e:	e702      	b.n	405a76 <_realloc_r+0x122>
  405c70:	463a      	mov	r2, r7
  405c72:	e6f7      	b.n	405a64 <_realloc_r+0x110>
  405c74:	4631      	mov	r1, r6
  405c76:	4638      	mov	r0, r7
  405c78:	461c      	mov	r4, r3
  405c7a:	46d0      	mov	r8, sl
  405c7c:	f7ff fe06 	bl	40588c <memmove>
  405c80:	463e      	mov	r6, r7
  405c82:	e6f8      	b.n	405a76 <_realloc_r+0x122>
  405c84:	68b3      	ldr	r3, [r6, #8]
  405c86:	f8ca 3010 	str.w	r3, [sl, #16]
  405c8a:	68f3      	ldr	r3, [r6, #12]
  405c8c:	f8ca 3014 	str.w	r3, [sl, #20]
  405c90:	2a24      	cmp	r2, #36	; 0x24
  405c92:	d01b      	beq.n	405ccc <_realloc_r+0x378>
  405c94:	3610      	adds	r6, #16
  405c96:	f10a 0318 	add.w	r3, sl, #24
  405c9a:	e7ae      	b.n	405bfa <_realloc_r+0x2a6>
  405c9c:	6933      	ldr	r3, [r6, #16]
  405c9e:	6103      	str	r3, [r0, #16]
  405ca0:	6973      	ldr	r3, [r6, #20]
  405ca2:	6143      	str	r3, [r0, #20]
  405ca4:	f106 0218 	add.w	r2, r6, #24
  405ca8:	f100 0318 	add.w	r3, r0, #24
  405cac:	e697      	b.n	4059de <_realloc_r+0x8a>
  405cae:	bf00      	nop
  405cb0:	2040047c 	.word	0x2040047c
  405cb4:	68b1      	ldr	r1, [r6, #8]
  405cb6:	f8ca 1010 	str.w	r1, [sl, #16]
  405cba:	68f1      	ldr	r1, [r6, #12]
  405cbc:	f8ca 1014 	str.w	r1, [sl, #20]
  405cc0:	2a24      	cmp	r2, #36	; 0x24
  405cc2:	d00f      	beq.n	405ce4 <_realloc_r+0x390>
  405cc4:	3610      	adds	r6, #16
  405cc6:	f10a 0218 	add.w	r2, sl, #24
  405cca:	e6cb      	b.n	405a64 <_realloc_r+0x110>
  405ccc:	6933      	ldr	r3, [r6, #16]
  405cce:	f8ca 3018 	str.w	r3, [sl, #24]
  405cd2:	6973      	ldr	r3, [r6, #20]
  405cd4:	f8ca 301c 	str.w	r3, [sl, #28]
  405cd8:	3618      	adds	r6, #24
  405cda:	f10a 0320 	add.w	r3, sl, #32
  405cde:	e78c      	b.n	405bfa <_realloc_r+0x2a6>
  405ce0:	463a      	mov	r2, r7
  405ce2:	e764      	b.n	405bae <_realloc_r+0x25a>
  405ce4:	6932      	ldr	r2, [r6, #16]
  405ce6:	f8ca 2018 	str.w	r2, [sl, #24]
  405cea:	6972      	ldr	r2, [r6, #20]
  405cec:	f8ca 201c 	str.w	r2, [sl, #28]
  405cf0:	3618      	adds	r6, #24
  405cf2:	f10a 0220 	add.w	r2, sl, #32
  405cf6:	e6b5      	b.n	405a64 <_realloc_r+0x110>
  405cf8:	4631      	mov	r1, r6
  405cfa:	4638      	mov	r0, r7
  405cfc:	9301      	str	r3, [sp, #4]
  405cfe:	f7ff fdc5 	bl	40588c <memmove>
  405d02:	9b01      	ldr	r3, [sp, #4]
  405d04:	e759      	b.n	405bba <_realloc_r+0x266>
  405d06:	68b1      	ldr	r1, [r6, #8]
  405d08:	f8ca 1010 	str.w	r1, [sl, #16]
  405d0c:	68f1      	ldr	r1, [r6, #12]
  405d0e:	f8ca 1014 	str.w	r1, [sl, #20]
  405d12:	2a24      	cmp	r2, #36	; 0x24
  405d14:	d003      	beq.n	405d1e <_realloc_r+0x3ca>
  405d16:	3610      	adds	r6, #16
  405d18:	f10a 0218 	add.w	r2, sl, #24
  405d1c:	e747      	b.n	405bae <_realloc_r+0x25a>
  405d1e:	6932      	ldr	r2, [r6, #16]
  405d20:	f8ca 2018 	str.w	r2, [sl, #24]
  405d24:	6972      	ldr	r2, [r6, #20]
  405d26:	f8ca 201c 	str.w	r2, [sl, #28]
  405d2a:	3618      	adds	r6, #24
  405d2c:	f10a 0220 	add.w	r2, sl, #32
  405d30:	e73d      	b.n	405bae <_realloc_r+0x25a>
  405d32:	bf00      	nop

00405d34 <__aeabi_drsub>:
  405d34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405d38:	e002      	b.n	405d40 <__adddf3>
  405d3a:	bf00      	nop

00405d3c <__aeabi_dsub>:
  405d3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405d40 <__adddf3>:
  405d40:	b530      	push	{r4, r5, lr}
  405d42:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405d46:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405d4a:	ea94 0f05 	teq	r4, r5
  405d4e:	bf08      	it	eq
  405d50:	ea90 0f02 	teqeq	r0, r2
  405d54:	bf1f      	itttt	ne
  405d56:	ea54 0c00 	orrsne.w	ip, r4, r0
  405d5a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405d5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405d62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405d66:	f000 80e2 	beq.w	405f2e <__adddf3+0x1ee>
  405d6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405d6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405d72:	bfb8      	it	lt
  405d74:	426d      	neglt	r5, r5
  405d76:	dd0c      	ble.n	405d92 <__adddf3+0x52>
  405d78:	442c      	add	r4, r5
  405d7a:	ea80 0202 	eor.w	r2, r0, r2
  405d7e:	ea81 0303 	eor.w	r3, r1, r3
  405d82:	ea82 0000 	eor.w	r0, r2, r0
  405d86:	ea83 0101 	eor.w	r1, r3, r1
  405d8a:	ea80 0202 	eor.w	r2, r0, r2
  405d8e:	ea81 0303 	eor.w	r3, r1, r3
  405d92:	2d36      	cmp	r5, #54	; 0x36
  405d94:	bf88      	it	hi
  405d96:	bd30      	pophi	{r4, r5, pc}
  405d98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405d9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405da0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405da4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405da8:	d002      	beq.n	405db0 <__adddf3+0x70>
  405daa:	4240      	negs	r0, r0
  405dac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405db0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405db4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405db8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405dbc:	d002      	beq.n	405dc4 <__adddf3+0x84>
  405dbe:	4252      	negs	r2, r2
  405dc0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405dc4:	ea94 0f05 	teq	r4, r5
  405dc8:	f000 80a7 	beq.w	405f1a <__adddf3+0x1da>
  405dcc:	f1a4 0401 	sub.w	r4, r4, #1
  405dd0:	f1d5 0e20 	rsbs	lr, r5, #32
  405dd4:	db0d      	blt.n	405df2 <__adddf3+0xb2>
  405dd6:	fa02 fc0e 	lsl.w	ip, r2, lr
  405dda:	fa22 f205 	lsr.w	r2, r2, r5
  405dde:	1880      	adds	r0, r0, r2
  405de0:	f141 0100 	adc.w	r1, r1, #0
  405de4:	fa03 f20e 	lsl.w	r2, r3, lr
  405de8:	1880      	adds	r0, r0, r2
  405dea:	fa43 f305 	asr.w	r3, r3, r5
  405dee:	4159      	adcs	r1, r3
  405df0:	e00e      	b.n	405e10 <__adddf3+0xd0>
  405df2:	f1a5 0520 	sub.w	r5, r5, #32
  405df6:	f10e 0e20 	add.w	lr, lr, #32
  405dfa:	2a01      	cmp	r2, #1
  405dfc:	fa03 fc0e 	lsl.w	ip, r3, lr
  405e00:	bf28      	it	cs
  405e02:	f04c 0c02 	orrcs.w	ip, ip, #2
  405e06:	fa43 f305 	asr.w	r3, r3, r5
  405e0a:	18c0      	adds	r0, r0, r3
  405e0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405e10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405e14:	d507      	bpl.n	405e26 <__adddf3+0xe6>
  405e16:	f04f 0e00 	mov.w	lr, #0
  405e1a:	f1dc 0c00 	rsbs	ip, ip, #0
  405e1e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405e22:	eb6e 0101 	sbc.w	r1, lr, r1
  405e26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405e2a:	d31b      	bcc.n	405e64 <__adddf3+0x124>
  405e2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405e30:	d30c      	bcc.n	405e4c <__adddf3+0x10c>
  405e32:	0849      	lsrs	r1, r1, #1
  405e34:	ea5f 0030 	movs.w	r0, r0, rrx
  405e38:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405e3c:	f104 0401 	add.w	r4, r4, #1
  405e40:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405e44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405e48:	f080 809a 	bcs.w	405f80 <__adddf3+0x240>
  405e4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405e50:	bf08      	it	eq
  405e52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405e56:	f150 0000 	adcs.w	r0, r0, #0
  405e5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e5e:	ea41 0105 	orr.w	r1, r1, r5
  405e62:	bd30      	pop	{r4, r5, pc}
  405e64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405e68:	4140      	adcs	r0, r0
  405e6a:	eb41 0101 	adc.w	r1, r1, r1
  405e6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e72:	f1a4 0401 	sub.w	r4, r4, #1
  405e76:	d1e9      	bne.n	405e4c <__adddf3+0x10c>
  405e78:	f091 0f00 	teq	r1, #0
  405e7c:	bf04      	itt	eq
  405e7e:	4601      	moveq	r1, r0
  405e80:	2000      	moveq	r0, #0
  405e82:	fab1 f381 	clz	r3, r1
  405e86:	bf08      	it	eq
  405e88:	3320      	addeq	r3, #32
  405e8a:	f1a3 030b 	sub.w	r3, r3, #11
  405e8e:	f1b3 0220 	subs.w	r2, r3, #32
  405e92:	da0c      	bge.n	405eae <__adddf3+0x16e>
  405e94:	320c      	adds	r2, #12
  405e96:	dd08      	ble.n	405eaa <__adddf3+0x16a>
  405e98:	f102 0c14 	add.w	ip, r2, #20
  405e9c:	f1c2 020c 	rsb	r2, r2, #12
  405ea0:	fa01 f00c 	lsl.w	r0, r1, ip
  405ea4:	fa21 f102 	lsr.w	r1, r1, r2
  405ea8:	e00c      	b.n	405ec4 <__adddf3+0x184>
  405eaa:	f102 0214 	add.w	r2, r2, #20
  405eae:	bfd8      	it	le
  405eb0:	f1c2 0c20 	rsble	ip, r2, #32
  405eb4:	fa01 f102 	lsl.w	r1, r1, r2
  405eb8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405ebc:	bfdc      	itt	le
  405ebe:	ea41 010c 	orrle.w	r1, r1, ip
  405ec2:	4090      	lslle	r0, r2
  405ec4:	1ae4      	subs	r4, r4, r3
  405ec6:	bfa2      	ittt	ge
  405ec8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405ecc:	4329      	orrge	r1, r5
  405ece:	bd30      	popge	{r4, r5, pc}
  405ed0:	ea6f 0404 	mvn.w	r4, r4
  405ed4:	3c1f      	subs	r4, #31
  405ed6:	da1c      	bge.n	405f12 <__adddf3+0x1d2>
  405ed8:	340c      	adds	r4, #12
  405eda:	dc0e      	bgt.n	405efa <__adddf3+0x1ba>
  405edc:	f104 0414 	add.w	r4, r4, #20
  405ee0:	f1c4 0220 	rsb	r2, r4, #32
  405ee4:	fa20 f004 	lsr.w	r0, r0, r4
  405ee8:	fa01 f302 	lsl.w	r3, r1, r2
  405eec:	ea40 0003 	orr.w	r0, r0, r3
  405ef0:	fa21 f304 	lsr.w	r3, r1, r4
  405ef4:	ea45 0103 	orr.w	r1, r5, r3
  405ef8:	bd30      	pop	{r4, r5, pc}
  405efa:	f1c4 040c 	rsb	r4, r4, #12
  405efe:	f1c4 0220 	rsb	r2, r4, #32
  405f02:	fa20 f002 	lsr.w	r0, r0, r2
  405f06:	fa01 f304 	lsl.w	r3, r1, r4
  405f0a:	ea40 0003 	orr.w	r0, r0, r3
  405f0e:	4629      	mov	r1, r5
  405f10:	bd30      	pop	{r4, r5, pc}
  405f12:	fa21 f004 	lsr.w	r0, r1, r4
  405f16:	4629      	mov	r1, r5
  405f18:	bd30      	pop	{r4, r5, pc}
  405f1a:	f094 0f00 	teq	r4, #0
  405f1e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405f22:	bf06      	itte	eq
  405f24:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405f28:	3401      	addeq	r4, #1
  405f2a:	3d01      	subne	r5, #1
  405f2c:	e74e      	b.n	405dcc <__adddf3+0x8c>
  405f2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405f32:	bf18      	it	ne
  405f34:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405f38:	d029      	beq.n	405f8e <__adddf3+0x24e>
  405f3a:	ea94 0f05 	teq	r4, r5
  405f3e:	bf08      	it	eq
  405f40:	ea90 0f02 	teqeq	r0, r2
  405f44:	d005      	beq.n	405f52 <__adddf3+0x212>
  405f46:	ea54 0c00 	orrs.w	ip, r4, r0
  405f4a:	bf04      	itt	eq
  405f4c:	4619      	moveq	r1, r3
  405f4e:	4610      	moveq	r0, r2
  405f50:	bd30      	pop	{r4, r5, pc}
  405f52:	ea91 0f03 	teq	r1, r3
  405f56:	bf1e      	ittt	ne
  405f58:	2100      	movne	r1, #0
  405f5a:	2000      	movne	r0, #0
  405f5c:	bd30      	popne	{r4, r5, pc}
  405f5e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405f62:	d105      	bne.n	405f70 <__adddf3+0x230>
  405f64:	0040      	lsls	r0, r0, #1
  405f66:	4149      	adcs	r1, r1
  405f68:	bf28      	it	cs
  405f6a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405f6e:	bd30      	pop	{r4, r5, pc}
  405f70:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405f74:	bf3c      	itt	cc
  405f76:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405f7a:	bd30      	popcc	{r4, r5, pc}
  405f7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f80:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405f84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f88:	f04f 0000 	mov.w	r0, #0
  405f8c:	bd30      	pop	{r4, r5, pc}
  405f8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405f92:	bf1a      	itte	ne
  405f94:	4619      	movne	r1, r3
  405f96:	4610      	movne	r0, r2
  405f98:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405f9c:	bf1c      	itt	ne
  405f9e:	460b      	movne	r3, r1
  405fa0:	4602      	movne	r2, r0
  405fa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405fa6:	bf06      	itte	eq
  405fa8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405fac:	ea91 0f03 	teqeq	r1, r3
  405fb0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405fb4:	bd30      	pop	{r4, r5, pc}
  405fb6:	bf00      	nop

00405fb8 <__aeabi_ui2d>:
  405fb8:	f090 0f00 	teq	r0, #0
  405fbc:	bf04      	itt	eq
  405fbe:	2100      	moveq	r1, #0
  405fc0:	4770      	bxeq	lr
  405fc2:	b530      	push	{r4, r5, lr}
  405fc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405fc8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405fcc:	f04f 0500 	mov.w	r5, #0
  405fd0:	f04f 0100 	mov.w	r1, #0
  405fd4:	e750      	b.n	405e78 <__adddf3+0x138>
  405fd6:	bf00      	nop

00405fd8 <__aeabi_i2d>:
  405fd8:	f090 0f00 	teq	r0, #0
  405fdc:	bf04      	itt	eq
  405fde:	2100      	moveq	r1, #0
  405fe0:	4770      	bxeq	lr
  405fe2:	b530      	push	{r4, r5, lr}
  405fe4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405fe8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405fec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405ff0:	bf48      	it	mi
  405ff2:	4240      	negmi	r0, r0
  405ff4:	f04f 0100 	mov.w	r1, #0
  405ff8:	e73e      	b.n	405e78 <__adddf3+0x138>
  405ffa:	bf00      	nop

00405ffc <__aeabi_f2d>:
  405ffc:	0042      	lsls	r2, r0, #1
  405ffe:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406002:	ea4f 0131 	mov.w	r1, r1, rrx
  406006:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40600a:	bf1f      	itttt	ne
  40600c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406010:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406014:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406018:	4770      	bxne	lr
  40601a:	f092 0f00 	teq	r2, #0
  40601e:	bf14      	ite	ne
  406020:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406024:	4770      	bxeq	lr
  406026:	b530      	push	{r4, r5, lr}
  406028:	f44f 7460 	mov.w	r4, #896	; 0x380
  40602c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406030:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406034:	e720      	b.n	405e78 <__adddf3+0x138>
  406036:	bf00      	nop

00406038 <__aeabi_ul2d>:
  406038:	ea50 0201 	orrs.w	r2, r0, r1
  40603c:	bf08      	it	eq
  40603e:	4770      	bxeq	lr
  406040:	b530      	push	{r4, r5, lr}
  406042:	f04f 0500 	mov.w	r5, #0
  406046:	e00a      	b.n	40605e <__aeabi_l2d+0x16>

00406048 <__aeabi_l2d>:
  406048:	ea50 0201 	orrs.w	r2, r0, r1
  40604c:	bf08      	it	eq
  40604e:	4770      	bxeq	lr
  406050:	b530      	push	{r4, r5, lr}
  406052:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406056:	d502      	bpl.n	40605e <__aeabi_l2d+0x16>
  406058:	4240      	negs	r0, r0
  40605a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40605e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406062:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406066:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40606a:	f43f aedc 	beq.w	405e26 <__adddf3+0xe6>
  40606e:	f04f 0203 	mov.w	r2, #3
  406072:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406076:	bf18      	it	ne
  406078:	3203      	addne	r2, #3
  40607a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40607e:	bf18      	it	ne
  406080:	3203      	addne	r2, #3
  406082:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406086:	f1c2 0320 	rsb	r3, r2, #32
  40608a:	fa00 fc03 	lsl.w	ip, r0, r3
  40608e:	fa20 f002 	lsr.w	r0, r0, r2
  406092:	fa01 fe03 	lsl.w	lr, r1, r3
  406096:	ea40 000e 	orr.w	r0, r0, lr
  40609a:	fa21 f102 	lsr.w	r1, r1, r2
  40609e:	4414      	add	r4, r2
  4060a0:	e6c1      	b.n	405e26 <__adddf3+0xe6>
  4060a2:	bf00      	nop

004060a4 <__aeabi_dmul>:
  4060a4:	b570      	push	{r4, r5, r6, lr}
  4060a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4060aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4060ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4060b2:	bf1d      	ittte	ne
  4060b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4060b8:	ea94 0f0c 	teqne	r4, ip
  4060bc:	ea95 0f0c 	teqne	r5, ip
  4060c0:	f000 f8de 	bleq	406280 <__aeabi_dmul+0x1dc>
  4060c4:	442c      	add	r4, r5
  4060c6:	ea81 0603 	eor.w	r6, r1, r3
  4060ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4060ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4060d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4060d6:	bf18      	it	ne
  4060d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4060dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4060e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4060e4:	d038      	beq.n	406158 <__aeabi_dmul+0xb4>
  4060e6:	fba0 ce02 	umull	ip, lr, r0, r2
  4060ea:	f04f 0500 	mov.w	r5, #0
  4060ee:	fbe1 e502 	umlal	lr, r5, r1, r2
  4060f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4060f6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4060fa:	f04f 0600 	mov.w	r6, #0
  4060fe:	fbe1 5603 	umlal	r5, r6, r1, r3
  406102:	f09c 0f00 	teq	ip, #0
  406106:	bf18      	it	ne
  406108:	f04e 0e01 	orrne.w	lr, lr, #1
  40610c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406110:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406114:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406118:	d204      	bcs.n	406124 <__aeabi_dmul+0x80>
  40611a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40611e:	416d      	adcs	r5, r5
  406120:	eb46 0606 	adc.w	r6, r6, r6
  406124:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406128:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40612c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406130:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406134:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406138:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40613c:	bf88      	it	hi
  40613e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406142:	d81e      	bhi.n	406182 <__aeabi_dmul+0xde>
  406144:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406148:	bf08      	it	eq
  40614a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40614e:	f150 0000 	adcs.w	r0, r0, #0
  406152:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406156:	bd70      	pop	{r4, r5, r6, pc}
  406158:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40615c:	ea46 0101 	orr.w	r1, r6, r1
  406160:	ea40 0002 	orr.w	r0, r0, r2
  406164:	ea81 0103 	eor.w	r1, r1, r3
  406168:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40616c:	bfc2      	ittt	gt
  40616e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406172:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406176:	bd70      	popgt	{r4, r5, r6, pc}
  406178:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40617c:	f04f 0e00 	mov.w	lr, #0
  406180:	3c01      	subs	r4, #1
  406182:	f300 80ab 	bgt.w	4062dc <__aeabi_dmul+0x238>
  406186:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40618a:	bfde      	ittt	le
  40618c:	2000      	movle	r0, #0
  40618e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406192:	bd70      	pople	{r4, r5, r6, pc}
  406194:	f1c4 0400 	rsb	r4, r4, #0
  406198:	3c20      	subs	r4, #32
  40619a:	da35      	bge.n	406208 <__aeabi_dmul+0x164>
  40619c:	340c      	adds	r4, #12
  40619e:	dc1b      	bgt.n	4061d8 <__aeabi_dmul+0x134>
  4061a0:	f104 0414 	add.w	r4, r4, #20
  4061a4:	f1c4 0520 	rsb	r5, r4, #32
  4061a8:	fa00 f305 	lsl.w	r3, r0, r5
  4061ac:	fa20 f004 	lsr.w	r0, r0, r4
  4061b0:	fa01 f205 	lsl.w	r2, r1, r5
  4061b4:	ea40 0002 	orr.w	r0, r0, r2
  4061b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4061bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4061c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4061c4:	fa21 f604 	lsr.w	r6, r1, r4
  4061c8:	eb42 0106 	adc.w	r1, r2, r6
  4061cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4061d0:	bf08      	it	eq
  4061d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4061d6:	bd70      	pop	{r4, r5, r6, pc}
  4061d8:	f1c4 040c 	rsb	r4, r4, #12
  4061dc:	f1c4 0520 	rsb	r5, r4, #32
  4061e0:	fa00 f304 	lsl.w	r3, r0, r4
  4061e4:	fa20 f005 	lsr.w	r0, r0, r5
  4061e8:	fa01 f204 	lsl.w	r2, r1, r4
  4061ec:	ea40 0002 	orr.w	r0, r0, r2
  4061f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4061f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4061f8:	f141 0100 	adc.w	r1, r1, #0
  4061fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406200:	bf08      	it	eq
  406202:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406206:	bd70      	pop	{r4, r5, r6, pc}
  406208:	f1c4 0520 	rsb	r5, r4, #32
  40620c:	fa00 f205 	lsl.w	r2, r0, r5
  406210:	ea4e 0e02 	orr.w	lr, lr, r2
  406214:	fa20 f304 	lsr.w	r3, r0, r4
  406218:	fa01 f205 	lsl.w	r2, r1, r5
  40621c:	ea43 0302 	orr.w	r3, r3, r2
  406220:	fa21 f004 	lsr.w	r0, r1, r4
  406224:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406228:	fa21 f204 	lsr.w	r2, r1, r4
  40622c:	ea20 0002 	bic.w	r0, r0, r2
  406230:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406234:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406238:	bf08      	it	eq
  40623a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40623e:	bd70      	pop	{r4, r5, r6, pc}
  406240:	f094 0f00 	teq	r4, #0
  406244:	d10f      	bne.n	406266 <__aeabi_dmul+0x1c2>
  406246:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40624a:	0040      	lsls	r0, r0, #1
  40624c:	eb41 0101 	adc.w	r1, r1, r1
  406250:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406254:	bf08      	it	eq
  406256:	3c01      	subeq	r4, #1
  406258:	d0f7      	beq.n	40624a <__aeabi_dmul+0x1a6>
  40625a:	ea41 0106 	orr.w	r1, r1, r6
  40625e:	f095 0f00 	teq	r5, #0
  406262:	bf18      	it	ne
  406264:	4770      	bxne	lr
  406266:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40626a:	0052      	lsls	r2, r2, #1
  40626c:	eb43 0303 	adc.w	r3, r3, r3
  406270:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406274:	bf08      	it	eq
  406276:	3d01      	subeq	r5, #1
  406278:	d0f7      	beq.n	40626a <__aeabi_dmul+0x1c6>
  40627a:	ea43 0306 	orr.w	r3, r3, r6
  40627e:	4770      	bx	lr
  406280:	ea94 0f0c 	teq	r4, ip
  406284:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406288:	bf18      	it	ne
  40628a:	ea95 0f0c 	teqne	r5, ip
  40628e:	d00c      	beq.n	4062aa <__aeabi_dmul+0x206>
  406290:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406294:	bf18      	it	ne
  406296:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40629a:	d1d1      	bne.n	406240 <__aeabi_dmul+0x19c>
  40629c:	ea81 0103 	eor.w	r1, r1, r3
  4062a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062a4:	f04f 0000 	mov.w	r0, #0
  4062a8:	bd70      	pop	{r4, r5, r6, pc}
  4062aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4062ae:	bf06      	itte	eq
  4062b0:	4610      	moveq	r0, r2
  4062b2:	4619      	moveq	r1, r3
  4062b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4062b8:	d019      	beq.n	4062ee <__aeabi_dmul+0x24a>
  4062ba:	ea94 0f0c 	teq	r4, ip
  4062be:	d102      	bne.n	4062c6 <__aeabi_dmul+0x222>
  4062c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4062c4:	d113      	bne.n	4062ee <__aeabi_dmul+0x24a>
  4062c6:	ea95 0f0c 	teq	r5, ip
  4062ca:	d105      	bne.n	4062d8 <__aeabi_dmul+0x234>
  4062cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4062d0:	bf1c      	itt	ne
  4062d2:	4610      	movne	r0, r2
  4062d4:	4619      	movne	r1, r3
  4062d6:	d10a      	bne.n	4062ee <__aeabi_dmul+0x24a>
  4062d8:	ea81 0103 	eor.w	r1, r1, r3
  4062dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4062e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4062e8:	f04f 0000 	mov.w	r0, #0
  4062ec:	bd70      	pop	{r4, r5, r6, pc}
  4062ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4062f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4062f6:	bd70      	pop	{r4, r5, r6, pc}

004062f8 <__aeabi_ddiv>:
  4062f8:	b570      	push	{r4, r5, r6, lr}
  4062fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4062fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406302:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406306:	bf1d      	ittte	ne
  406308:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40630c:	ea94 0f0c 	teqne	r4, ip
  406310:	ea95 0f0c 	teqne	r5, ip
  406314:	f000 f8a7 	bleq	406466 <__aeabi_ddiv+0x16e>
  406318:	eba4 0405 	sub.w	r4, r4, r5
  40631c:	ea81 0e03 	eor.w	lr, r1, r3
  406320:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406324:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406328:	f000 8088 	beq.w	40643c <__aeabi_ddiv+0x144>
  40632c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406330:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406334:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406338:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40633c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406340:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406344:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406348:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40634c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406350:	429d      	cmp	r5, r3
  406352:	bf08      	it	eq
  406354:	4296      	cmpeq	r6, r2
  406356:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40635a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40635e:	d202      	bcs.n	406366 <__aeabi_ddiv+0x6e>
  406360:	085b      	lsrs	r3, r3, #1
  406362:	ea4f 0232 	mov.w	r2, r2, rrx
  406366:	1ab6      	subs	r6, r6, r2
  406368:	eb65 0503 	sbc.w	r5, r5, r3
  40636c:	085b      	lsrs	r3, r3, #1
  40636e:	ea4f 0232 	mov.w	r2, r2, rrx
  406372:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406376:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40637a:	ebb6 0e02 	subs.w	lr, r6, r2
  40637e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406382:	bf22      	ittt	cs
  406384:	1ab6      	subcs	r6, r6, r2
  406386:	4675      	movcs	r5, lr
  406388:	ea40 000c 	orrcs.w	r0, r0, ip
  40638c:	085b      	lsrs	r3, r3, #1
  40638e:	ea4f 0232 	mov.w	r2, r2, rrx
  406392:	ebb6 0e02 	subs.w	lr, r6, r2
  406396:	eb75 0e03 	sbcs.w	lr, r5, r3
  40639a:	bf22      	ittt	cs
  40639c:	1ab6      	subcs	r6, r6, r2
  40639e:	4675      	movcs	r5, lr
  4063a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4063a4:	085b      	lsrs	r3, r3, #1
  4063a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4063aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4063ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063b2:	bf22      	ittt	cs
  4063b4:	1ab6      	subcs	r6, r6, r2
  4063b6:	4675      	movcs	r5, lr
  4063b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4063bc:	085b      	lsrs	r3, r3, #1
  4063be:	ea4f 0232 	mov.w	r2, r2, rrx
  4063c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4063c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063ca:	bf22      	ittt	cs
  4063cc:	1ab6      	subcs	r6, r6, r2
  4063ce:	4675      	movcs	r5, lr
  4063d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4063d4:	ea55 0e06 	orrs.w	lr, r5, r6
  4063d8:	d018      	beq.n	40640c <__aeabi_ddiv+0x114>
  4063da:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4063de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4063e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4063e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4063ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4063ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4063f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4063f6:	d1c0      	bne.n	40637a <__aeabi_ddiv+0x82>
  4063f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063fc:	d10b      	bne.n	406416 <__aeabi_ddiv+0x11e>
  4063fe:	ea41 0100 	orr.w	r1, r1, r0
  406402:	f04f 0000 	mov.w	r0, #0
  406406:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40640a:	e7b6      	b.n	40637a <__aeabi_ddiv+0x82>
  40640c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406410:	bf04      	itt	eq
  406412:	4301      	orreq	r1, r0
  406414:	2000      	moveq	r0, #0
  406416:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40641a:	bf88      	it	hi
  40641c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406420:	f63f aeaf 	bhi.w	406182 <__aeabi_dmul+0xde>
  406424:	ebb5 0c03 	subs.w	ip, r5, r3
  406428:	bf04      	itt	eq
  40642a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40642e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406432:	f150 0000 	adcs.w	r0, r0, #0
  406436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40643a:	bd70      	pop	{r4, r5, r6, pc}
  40643c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406440:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406444:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406448:	bfc2      	ittt	gt
  40644a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40644e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406452:	bd70      	popgt	{r4, r5, r6, pc}
  406454:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406458:	f04f 0e00 	mov.w	lr, #0
  40645c:	3c01      	subs	r4, #1
  40645e:	e690      	b.n	406182 <__aeabi_dmul+0xde>
  406460:	ea45 0e06 	orr.w	lr, r5, r6
  406464:	e68d      	b.n	406182 <__aeabi_dmul+0xde>
  406466:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40646a:	ea94 0f0c 	teq	r4, ip
  40646e:	bf08      	it	eq
  406470:	ea95 0f0c 	teqeq	r5, ip
  406474:	f43f af3b 	beq.w	4062ee <__aeabi_dmul+0x24a>
  406478:	ea94 0f0c 	teq	r4, ip
  40647c:	d10a      	bne.n	406494 <__aeabi_ddiv+0x19c>
  40647e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406482:	f47f af34 	bne.w	4062ee <__aeabi_dmul+0x24a>
  406486:	ea95 0f0c 	teq	r5, ip
  40648a:	f47f af25 	bne.w	4062d8 <__aeabi_dmul+0x234>
  40648e:	4610      	mov	r0, r2
  406490:	4619      	mov	r1, r3
  406492:	e72c      	b.n	4062ee <__aeabi_dmul+0x24a>
  406494:	ea95 0f0c 	teq	r5, ip
  406498:	d106      	bne.n	4064a8 <__aeabi_ddiv+0x1b0>
  40649a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40649e:	f43f aefd 	beq.w	40629c <__aeabi_dmul+0x1f8>
  4064a2:	4610      	mov	r0, r2
  4064a4:	4619      	mov	r1, r3
  4064a6:	e722      	b.n	4062ee <__aeabi_dmul+0x24a>
  4064a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4064ac:	bf18      	it	ne
  4064ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4064b2:	f47f aec5 	bne.w	406240 <__aeabi_dmul+0x19c>
  4064b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4064ba:	f47f af0d 	bne.w	4062d8 <__aeabi_dmul+0x234>
  4064be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4064c2:	f47f aeeb 	bne.w	40629c <__aeabi_dmul+0x1f8>
  4064c6:	e712      	b.n	4062ee <__aeabi_dmul+0x24a>

004064c8 <__gedf2>:
  4064c8:	f04f 3cff 	mov.w	ip, #4294967295
  4064cc:	e006      	b.n	4064dc <__cmpdf2+0x4>
  4064ce:	bf00      	nop

004064d0 <__ledf2>:
  4064d0:	f04f 0c01 	mov.w	ip, #1
  4064d4:	e002      	b.n	4064dc <__cmpdf2+0x4>
  4064d6:	bf00      	nop

004064d8 <__cmpdf2>:
  4064d8:	f04f 0c01 	mov.w	ip, #1
  4064dc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4064e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4064e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4064e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4064ec:	bf18      	it	ne
  4064ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4064f2:	d01b      	beq.n	40652c <__cmpdf2+0x54>
  4064f4:	b001      	add	sp, #4
  4064f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4064fa:	bf0c      	ite	eq
  4064fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406500:	ea91 0f03 	teqne	r1, r3
  406504:	bf02      	ittt	eq
  406506:	ea90 0f02 	teqeq	r0, r2
  40650a:	2000      	moveq	r0, #0
  40650c:	4770      	bxeq	lr
  40650e:	f110 0f00 	cmn.w	r0, #0
  406512:	ea91 0f03 	teq	r1, r3
  406516:	bf58      	it	pl
  406518:	4299      	cmppl	r1, r3
  40651a:	bf08      	it	eq
  40651c:	4290      	cmpeq	r0, r2
  40651e:	bf2c      	ite	cs
  406520:	17d8      	asrcs	r0, r3, #31
  406522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406526:	f040 0001 	orr.w	r0, r0, #1
  40652a:	4770      	bx	lr
  40652c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406534:	d102      	bne.n	40653c <__cmpdf2+0x64>
  406536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40653a:	d107      	bne.n	40654c <__cmpdf2+0x74>
  40653c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406544:	d1d6      	bne.n	4064f4 <__cmpdf2+0x1c>
  406546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40654a:	d0d3      	beq.n	4064f4 <__cmpdf2+0x1c>
  40654c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406550:	4770      	bx	lr
  406552:	bf00      	nop

00406554 <__aeabi_cdrcmple>:
  406554:	4684      	mov	ip, r0
  406556:	4610      	mov	r0, r2
  406558:	4662      	mov	r2, ip
  40655a:	468c      	mov	ip, r1
  40655c:	4619      	mov	r1, r3
  40655e:	4663      	mov	r3, ip
  406560:	e000      	b.n	406564 <__aeabi_cdcmpeq>
  406562:	bf00      	nop

00406564 <__aeabi_cdcmpeq>:
  406564:	b501      	push	{r0, lr}
  406566:	f7ff ffb7 	bl	4064d8 <__cmpdf2>
  40656a:	2800      	cmp	r0, #0
  40656c:	bf48      	it	mi
  40656e:	f110 0f00 	cmnmi.w	r0, #0
  406572:	bd01      	pop	{r0, pc}

00406574 <__aeabi_dcmpeq>:
  406574:	f84d ed08 	str.w	lr, [sp, #-8]!
  406578:	f7ff fff4 	bl	406564 <__aeabi_cdcmpeq>
  40657c:	bf0c      	ite	eq
  40657e:	2001      	moveq	r0, #1
  406580:	2000      	movne	r0, #0
  406582:	f85d fb08 	ldr.w	pc, [sp], #8
  406586:	bf00      	nop

00406588 <__aeabi_dcmplt>:
  406588:	f84d ed08 	str.w	lr, [sp, #-8]!
  40658c:	f7ff ffea 	bl	406564 <__aeabi_cdcmpeq>
  406590:	bf34      	ite	cc
  406592:	2001      	movcc	r0, #1
  406594:	2000      	movcs	r0, #0
  406596:	f85d fb08 	ldr.w	pc, [sp], #8
  40659a:	bf00      	nop

0040659c <__aeabi_dcmple>:
  40659c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065a0:	f7ff ffe0 	bl	406564 <__aeabi_cdcmpeq>
  4065a4:	bf94      	ite	ls
  4065a6:	2001      	movls	r0, #1
  4065a8:	2000      	movhi	r0, #0
  4065aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4065ae:	bf00      	nop

004065b0 <__aeabi_dcmpge>:
  4065b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065b4:	f7ff ffce 	bl	406554 <__aeabi_cdrcmple>
  4065b8:	bf94      	ite	ls
  4065ba:	2001      	movls	r0, #1
  4065bc:	2000      	movhi	r0, #0
  4065be:	f85d fb08 	ldr.w	pc, [sp], #8
  4065c2:	bf00      	nop

004065c4 <__aeabi_dcmpgt>:
  4065c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065c8:	f7ff ffc4 	bl	406554 <__aeabi_cdrcmple>
  4065cc:	bf34      	ite	cc
  4065ce:	2001      	movcc	r0, #1
  4065d0:	2000      	movcs	r0, #0
  4065d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4065d6:	bf00      	nop

004065d8 <__aeabi_dcmpun>:
  4065d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065e0:	d102      	bne.n	4065e8 <__aeabi_dcmpun+0x10>
  4065e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4065e6:	d10a      	bne.n	4065fe <__aeabi_dcmpun+0x26>
  4065e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4065ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065f0:	d102      	bne.n	4065f8 <__aeabi_dcmpun+0x20>
  4065f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4065f6:	d102      	bne.n	4065fe <__aeabi_dcmpun+0x26>
  4065f8:	f04f 0000 	mov.w	r0, #0
  4065fc:	4770      	bx	lr
  4065fe:	f04f 0001 	mov.w	r0, #1
  406602:	4770      	bx	lr

00406604 <__aeabi_d2iz>:
  406604:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406608:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40660c:	d215      	bcs.n	40663a <__aeabi_d2iz+0x36>
  40660e:	d511      	bpl.n	406634 <__aeabi_d2iz+0x30>
  406610:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406614:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406618:	d912      	bls.n	406640 <__aeabi_d2iz+0x3c>
  40661a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40661e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406622:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406626:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40662a:	fa23 f002 	lsr.w	r0, r3, r2
  40662e:	bf18      	it	ne
  406630:	4240      	negne	r0, r0
  406632:	4770      	bx	lr
  406634:	f04f 0000 	mov.w	r0, #0
  406638:	4770      	bx	lr
  40663a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40663e:	d105      	bne.n	40664c <__aeabi_d2iz+0x48>
  406640:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406644:	bf08      	it	eq
  406646:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40664a:	4770      	bx	lr
  40664c:	f04f 0000 	mov.w	r0, #0
  406650:	4770      	bx	lr
  406652:	bf00      	nop
  406654:	20616c4f 	.word	0x20616c4f
  406658:	65636f56 	.word	0x65636f56
  40665c:	00000000 	.word	0x00000000
  406660:	0a207325 	.word	0x0a207325
  406664:	00000000 	.word	0x00000000
  406668:	00000043 	.word	0x00000043

0040666c <_global_impure_ptr>:
  40666c:	20400018                                ..@ 

00406670 <zeroes.7035>:
  406670:	30303030 30303030 30303030 30303030     0000000000000000
  406680:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  406690:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4066a0:	00000000 33323130 37363534 62613938     ....0123456789ab
  4066b0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  4066c0:	00000030                                0...

004066c4 <blanks.7034>:
  4066c4:	20202020 20202020 20202020 20202020                     
  4066d4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4066e4:	49534f50 00000058 0000002e              POSIX.......

004066f0 <__mprec_tens>:
  4066f0:	00000000 3ff00000 00000000 40240000     .......?......$@
  406700:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406710:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406720:	00000000 412e8480 00000000 416312d0     .......A......cA
  406730:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406740:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406750:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406760:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406770:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406780:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406790:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4067a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4067b0:	79d99db4 44ea7843                       ...yCx.D

004067b8 <__mprec_bigtens>:
  4067b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4067c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4067d8:	7f73bf3c 75154fdd                       <.s..O.u

004067e0 <p05.5373>:
  4067e0:	00000005 00000019 0000007d              ........}...

004067ec <_init>:
  4067ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4067ee:	bf00      	nop
  4067f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4067f2:	bc08      	pop	{r3}
  4067f4:	469e      	mov	lr, r3
  4067f6:	4770      	bx	lr

004067f8 <__init_array_start>:
  4067f8:	004035ad 	.word	0x004035ad

004067fc <__frame_dummy_init_array_entry>:
  4067fc:	00400165                                e.@.

00406800 <_fini>:
  406800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406802:	bf00      	nop
  406804:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406806:	bc08      	pop	{r3}
  406808:	469e      	mov	lr, r3
  40680a:	4770      	bx	lr

0040680c <__fini_array_start>:
  40680c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	6668 0040 0000 0000 0000 0000 0000 0000     hf@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	66ec 0040 66a0 0040 66a0 0040 66a0 0040     .f@..f@..f@..f@.
20400454:	66a0 0040 66a0 0040 66a0 0040 66a0 0040     .f@..f@..f@..f@.
20400464:	66a0 0040 66a0 0040 ffff ffff ffff ffff     .f@..f@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <__malloc_av_>:
	...
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 

20400884 <__malloc_trim_threshold>:
20400884:	0000 0002                                   ....

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....
