<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">dma_subsystem</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>dma_subsystem</className>
    <version>1.0</version>
    <name>dma_subsystem</name>
    <uniqueName>dma_subsystem</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">acp_bridge_in_clk</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>207519531</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;acp_bridge_in_clk&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>acp_bridge_in_clk</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/acp_bridge_in_clk.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>acp_bridge_in_clk</name>
        <uniqueName>acp_bridge_in_clk</uniqueName>
        <fixedName>acp_bridge_in_clk</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>acp_bridge_in_clk/in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.acp_bridge_in_clk</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_clk_100</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>100000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_clk_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>dma_clk_100</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/dma_clk_100.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_clk_100</name>
        <uniqueName>dma_clk_100</uniqueName>
        <fixedName>dma_clk_100</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_rst_100/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ext_hps_m_master/clock</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_003/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rx_dma_reset_bridge_0/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rx_dma_reset_bridge_1/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.dma_clk_100</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_clk_out_bridge_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>207519531</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_clk_out_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>dma_clk_out_bridge_0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/dma_clk_out_bridge_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_clk_out_bridge_0</name>
        <uniqueName>dma_clk_out_bridge_0</uniqueName>
        <fixedName>dma_clk_out_bridge_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_clk_out_bridge_0/in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.dma_clk_out_bridge_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_rst_100</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>100000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_rst_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>dma_rst_100</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/dma_rst_100.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_rst_100</name>
        <uniqueName>dma_rst_100</uniqueName>
        <fixedName>dma_rst_100</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_rst_100/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ext_hps_m_master/reset</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_003/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_004/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.dma_rst_100</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_ss_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>37</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;137438953472&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;dma_ss_master.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;37&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;137438953472&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;dma_ss_master.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_ss_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;37&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;5&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>dma_ss_master</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/dma_ss_master.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_ss_master</name>
        <uniqueName>dma_ss_master</uniqueName>
        <fixedName>dma_ss_master</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_ss_master/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>dma_ss_master/s0</end>
            <start>mm_interconnect_0/dma_ss_master_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_ss_master/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.dma_ss_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_subsys_port8</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>subsys_ftile_25gbe_1588</className>
        <version>1.0</version>
        <name>dma_subsys_port8</name>
        <uniqueName>subsys_ftile_25gbe_1588</uniqueName>
        <fixedName>subsys_ftile_25gbe_1588</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_prefetcher_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_prefetcher_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_write_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_prefetcher_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_prefetcher_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_read_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/subsys_ftile_25gbe_1588_dmaclkout_in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>415039062</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/subsys_ftile_25gbe_1588_o_pll_clk_in_clk</end>
            <start>oclk_pll_port8/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_subsys_port8/rx_dma_resetn</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_subsys_port8/reset</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.dma_subsys_port8</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ext_hps_m_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;windowed_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;30&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;expanded_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_address_span_extender&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Address Span Extender Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;windowed_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;windowed_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='windowed_slave' start='0x0' end='0x40000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;windowed_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;30&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;expanded_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ext_hps_m_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_address_span_extender_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/qsys_top/ext_hps_m_master.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURSTCOUNT_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BYTEENABLE_WIDTH&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CNTL_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MASTER_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;37&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_BYTES&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_WORDS&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;30&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SUB_WINDOW_COUNT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>ext_hps_m_master</name>
        <uniqueName>ext_hps_m_master</uniqueName>
        <fixedName>ext_hps_m_master</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>ext_hps_m_master/clock</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>ext_hps_m_master/reset</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.ext_hps_m_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">iopll_clk_avst_div2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;locked&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;locked&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;outclk0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;outclk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_iopll&lt;/className&gt;
        &lt;version&gt;19.3.1&lt;/version&gt;
        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_iobank_rev&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;outclk0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;415039062&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;locked&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;locked&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;outclk0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;outclk_0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;iopll_clk_avst_div2&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_iopll_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/subsys_ftile_25gbe_1588/iopll_clk_avst_div2.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pll&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;clock&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
          <parameter>
            <name>system_info_device_component</name>
            <value>AGFB027R24C2E2VR2</value>
          </parameter>
          <parameter>
            <name>system_info_device_family</name>
            <value>Agilex 7</value>
          </parameter>
          <parameter>
            <name>system_info_device_speed_grade</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>system_part_trait_iobank_rev</name>
            <value>IO96A_REVB2</value>
          </parameter>
          <parameter>
            <name>system_part_trait_speed_grade</name>
            <value>2</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>iopll_clk_avst_div2</name>
        <uniqueName>iopll_clk_avst_div2</uniqueName>
        <fixedName>iopll_clk_avst_div2</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>acp_bridge_in_clk/in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_clk_out_bridge_0/in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_ss_master/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/subsys_ftile_25gbe_1588_dmaclkout_in_clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_0/iopll_clk_avst_div2_outclk0</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_001/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_002/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_004/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>subsys_ftile_25gbe_1588_dmaclkout_reset/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>415039062</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>iopll_clk_avst_div2/refclk</end>
            <start>oclk_pll_port8/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>iopll_clk_avst_div2/reset</end>
            <start>subsys_ftile_25gbe_1588_ninitdone_reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.iopll_clk_avst_div2</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_rx_dma_ch1_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_ss_master_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {32};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {SYNC_RESET} {1};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ID} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_rx_dma_ch1_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ID} {2};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ID} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ID} {4};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ID} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_ss_master_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BEGIN_BURST} {638};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_PROTECTION_H} {649};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_PROTECTION_L} {647};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURSTWRAP_H} {630};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURSTWRAP_L} {630};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SRC_ID_H} {642};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SRC_ID_L} {640};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DEST_ID_H} {645};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DEST_ID_L} {643};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_POISON_H} {668};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_POISON_L} {668};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATACHK_H} {669};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATACHK_L} {669};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SAI_H} {673};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SAI_L} {673};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDRCHK_H} {672};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDRCHK_L} {671};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_EOP_OOO} {674};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SOP_OOO} {675};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_SEQ_H} {682};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_SEQ_L} {676};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_USER_DATA_H} {670};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_USER_DATA_L} {670};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ss_master_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_agent} {ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_ss_master_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {dma_ss_master_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {ID} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {ROLE_BASED_USER} {0};add_instance {dma_ss_master_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {684};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_ss_master_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {180};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router} {PKT_TRANS_READ} {184};set_instance_parameter_value {router} {ST_DATA_W} {251};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {180};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_001} {ST_DATA_W} {251};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {180};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_002} {ST_DATA_W} {251};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {180};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_003} {ST_DATA_W} {251};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {180};set_instance_parameter_value {router_004} {PKT_ADDR_L} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_004} {ST_DATA_W} {251};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {180};set_instance_parameter_value {router_005} {PKT_ADDR_L} {144};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_005} {ST_DATA_W} {251};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 2 3 4 5 };set_instance_parameter_value {router_006} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read write write read write read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {612};set_instance_parameter_value {router_006} {PKT_ADDR_L} {576};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {649};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {647};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {645};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {643};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_006} {ST_DATA_W} {683};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_003} {SYNC_RESET} {1};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_004} {SYNC_RESET} {1};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_005} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {251};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {251};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_004} {PKT_EOP_OOO} {76};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_005} {PKT_EOP_OOO} {76};add_instance {dma_ss_master_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {180};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_ST_DATA_W} {251};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {635};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {634};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {674};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {675};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {dma_ss_master_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {630};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {630};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {635};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {634};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {180};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {242};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {243};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_ST_DATA_W} {251};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_port8_rx_dma_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {SYNC_RESET} {1};add_instance {dma_subsys_port8_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dma_ss_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {SYNC_RESET} {1};add_instance {iopll_clk_avst_div2_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {iopll_clk_avst_div2_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {207519531};set_instance_parameter_value {iopll_clk_avst_div2_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_001.src} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_002.src} {dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_003.src} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_004.src} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_005.src} {dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.response};add_connection {dma_ss_master_s0_agent.m0} {dma_ss_master_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent.rf_source} {dma_ss_master_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent_rsp_fifo.out} {dma_ss_master_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent.rdata_fifo_src} {dma_ss_master_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent_rdata_fifo.out} {dma_ss_master_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {dma_ss_master_s0_agent.rp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux.sink5} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux.src5} {rsp_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {dma_ss_master_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_ss_master_s0_cmd_width_adapter.src} {dma_ss_master_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.command};add_connection {router_006.src} {dma_ss_master_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_ss_master_s0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_cmd_width_adapter.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_rsp_width_adapter.clk_reset} {reset};add_connection {dma_ss_master_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_ss_master_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent_rsp_fifo.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent_rdata_fifo.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_cmd_width_adapter.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_rsp_width_adapter.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_resetn_reset_bridge.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_reset_reset_bridge.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_reset_reset_bridge.clk} {clock};add_interface {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_rx_dma_ch1_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_write_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_read_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_anti_master_0};add_interface {dma_ss_master_s0} {avalon} {master};set_interface_property {dma_ss_master_s0} {EXPORT_OF} {dma_ss_master_s0_translator.avalon_anti_slave_0};add_interface {dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_port8_rx_dma_resetn_reset_bridge.in_reset};add_interface {dma_subsys_port8_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_port8_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_port8_reset_reset_bridge.in_reset};add_interface {dma_ss_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_ss_master_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_ss_master_reset_reset_bridge.in_reset};add_interface {iopll_clk_avst_div2_outclk0} {clock} {slave};set_interface_property {iopll_clk_avst_div2_outclk0} {EXPORT_OF} {iopll_clk_avst_div2_outclk0_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_ss_master.s0} {0};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_prefetcher_read_master} {0};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_prefetcher_write_master} {1};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_write_master} {2};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_prefetcher_read_master} {3};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_prefetcher_write_master} {4};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_read_master} {5};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>dma_subsystem_altera_mm_interconnect_1920_3nhysga</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_prefetcher_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_prefetcher_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_ch1_write_master</end>
            <start>dma_subsys_port8/rx_dma_ch1_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_prefetcher_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_prefetcher_write_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_tx_dma_ch1_read_master</end>
            <start>dma_subsys_port8/tx_dma_ch1_read_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>mm_interconnect_0/iopll_clk_avst_div2_outclk0</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>24.1</version>
            <end>dma_ss_master/s0</end>
            <start>mm_interconnect_0/dma_ss_master_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_ss_master_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_002.src0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_003</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_003.src0/cmd_mux.sink3</name>
                <end>cmd_mux/sink3</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_004</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_004.src0/cmd_mux.sink4</name>
                <end>cmd_mux/sink4</end>
                <start>cmd_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_004.clk_reset</name>
                <end>cmd_demux_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_004.clk</name>
                <end>cmd_demux_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_004.src/cmd_demux_004.sink</name>
                <end>cmd_demux_004/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_005</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_005.src0/cmd_mux.sink5</name>
                <end>cmd_mux/sink5</end>
                <start>cmd_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_005.clk_reset</name>
                <end>cmd_demux_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_005.clk</name>
                <end>cmd_demux_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_005.src/cmd_demux_005.sink</name>
                <end>cmd_demux_005/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>cmd_mux</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_002.src0/cmd_mux.sink2</name>
                <end>cmd_mux/sink2</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_003.src0/cmd_mux.sink3</name>
                <end>cmd_mux/sink3</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_004.src0/cmd_mux.sink4</name>
                <end>cmd_mux/sink4</end>
                <start>cmd_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_demux_005.src0/cmd_mux.sink5</name>
                <end>cmd_mux/sink5</end>
                <start>cmd_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink</name>
                <end>dma_ss_master_s0_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>dma_ss_master_reset_reset_bridge</name>
            <uniqueName>dma_subsystem_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_ss_master_reset_reset_bridge.out_reset/dma_ss_master_s0_agent_rdata_fifo.clk_reset</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/clk_reset</end>
                <start>dma_ss_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_ss_master_reset_reset_bridge.out_reset/dma_ss_master_s0_agent_rsp_fifo.clk_reset</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/clk_reset</end>
                <start>dma_ss_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_reset_reset_bridge.clk</name>
                <end>dma_ss_master_reset_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>1024</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>672</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>671</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>638</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>630</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>630</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>631</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>629</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>643</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>674</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>656</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>668</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>668</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>649</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>647</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>654</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>673</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>673</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>675</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>640</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>617</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>614</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>616</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>682</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>676</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>670</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>670</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.2.1</version>
            <name>dma_ss_master_s0_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0</name>
                <end>dma_ss_master_s0_translator/avalon_universal_slave_0</end>
                <start>dma_ss_master_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/in</end>
                <start>dma_ss_master_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/in</end>
                <start>dma_ss_master_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>dma_ss_master_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink</name>
                <end>dma_ss_master_s0_agent/rdata_fifo_sink</end>
                <start>dma_ss_master_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink</name>
                <end>dma_ss_master_s0_agent/rf_sink</end>
                <start>dma_ss_master_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp</name>
                <end>dma_ss_master_s0_agent/cp</end>
                <start>dma_ss_master_s0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_agent.clk_reset</name>
                <end>dma_ss_master_s0_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent.clk</name>
                <end>dma_ss_master_s0_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>514</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>dma_ss_master_s0_agent_rdata_fifo</name>
            <uniqueName>dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_ss_master_reset_reset_bridge.out_reset/dma_ss_master_s0_agent_rdata_fifo.clk_reset</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/clk_reset</end>
                <start>dma_ss_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/in</end>
                <start>dma_ss_master_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink</name>
                <end>dma_ss_master_s0_agent/rdata_fifo_sink</end>
                <start>dma_ss_master_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent_rdata_fifo.clk</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>684</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>MEM_TYPE</name>
                <value>M20K</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.2</version>
            <name>dma_ss_master_s0_agent_rsp_fifo</name>
            <uniqueName>dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_ss_master_reset_reset_bridge.out_reset/dma_ss_master_s0_agent_rsp_fifo.clk_reset</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/clk_reset</end>
                <start>dma_ss_master_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/in</end>
                <start>dma_ss_master_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink</name>
                <end>dma_ss_master_s0_agent/rf_sink</end>
                <start>dma_ss_master_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent_rsp_fifo.clk</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITSPERBYTE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>631</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>635</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>634</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>629</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>674</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>656</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>654</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>675</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>618</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.4.0</version>
            <name>dma_ss_master_s0_cmd_width_adapter</name>
            <uniqueName>dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink</name>
                <end>dma_ss_master_s0_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp</name>
                <end>dma_ss_master_s0_agent/cp</end>
                <start>dma_ss_master_s0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_cmd_width_adapter.clk_reset</name>
                <end>dma_ss_master_s0_cmd_width_adapter/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_cmd_width_adapter.clk</name>
                <end>dma_ss_master_s0_cmd_width_adapter/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITSPERBYTE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDRCHK_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>630</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>630</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>631</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>635</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>634</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>629</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_H</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATACHK_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>658</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>656</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_POISON_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>654</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_SAI_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>618</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_H</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDRCHK_L</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_H</name>
                <value>78</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATACHK_L</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_H</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_POISON_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SAI_L</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_USER_DATA_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.4.0</version>
            <name>dma_ss_master_s0_rsp_width_adapter</name>
            <uniqueName>dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>dma_ss_master_s0_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_rsp_width_adapter.clk_reset</name>
                <end>dma_ss_master_s0_rsp_width_adapter/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_rsp_width_adapter.clk</name>
                <end>dma_ss_master_s0_rsp_width_adapter/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_006.src/dma_ss_master_s0_rsp_width_adapter.sink</name>
                <end>dma_ss_master_s0_rsp_width_adapter/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_ss_master_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>207519531</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>dma_ss_master_s0_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0</name>
                <end>dma_ss_master_s0_translator/avalon_universal_slave_0</end>
                <start>dma_ss_master_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_translator.reset</name>
                <end>dma_ss_master_s0_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_translator.clk</name>
                <end>dma_ss_master_s0_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_ss_master_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>dma_subsys_port8_reset_reset_bridge</name>
            <uniqueName>dma_subsystem_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_004.clk_reset</name>
                <end>cmd_demux_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_demux_005.clk_reset</name>
                <end>cmd_demux_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_agent.clk_reset</name>
                <end>dma_ss_master_s0_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_cmd_width_adapter.clk_reset</name>
                <end>dma_ss_master_s0_cmd_width_adapter/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_rsp_width_adapter.clk_reset</name>
                <end>dma_ss_master_s0_rsp_width_adapter/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_ss_master_s0_translator.reset</name>
                <end>dma_ss_master_s0_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_read_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_004.clk_reset</name>
                <end>rsp_mux_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_005.clk_reset</name>
                <end>rsp_mux_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_reset_reset_bridge.clk</name>
                <end>dma_subsys_port8_reset_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_write_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_write_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_write_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_write_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_ch1_write_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_rx_dma_ch1_write_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/av</end>
                <start>dma_subsys_port8_rx_dma_ch1_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_write_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_write_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_ch1_write_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_rx_dma_resetn_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>O_SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>dma_subsys_port8_rx_dma_resetn_reset_bridge</name>
            <uniqueName>dma_subsystem_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/dma_subsys_port8_rx_dma_ch1_write_master_translator.reset</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_translator/reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_resetn_reset_bridge.clk</name>
                <end>dma_subsys_port8_rx_dma_resetn_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_rx_dma_resetn_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/rp</end>
                <start>rsp_mux_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_read_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="dma_ss_master_s0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000002000000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_H</name>
                <value>240</value>
              </parameter>
              <parameter>
                <name>PKT_ADDRCHK_L</name>
                <value>239</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>228</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>227</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>199</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>221</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_H</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATACHK_L</name>
                <value>237</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>234</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>233</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>242</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>226</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>224</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_H</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_POISON_L</name>
                <value>236</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>223</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>222</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_H</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SAI_L</name>
                <value>241</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>232</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>229</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>243</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>214</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_H</name>
                <value>250</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_SEQ_L</name>
                <value>244</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_H</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_USER_DATA_L</name>
                <value>238</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>235</value>
              </parameter>
              <parameter>
                <name>ROLE_BASED_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PKT_ADDRCHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PKT_DATACHK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.2.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_read_master_agent</name>
            <uniqueName>dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_read_master_agent.clk_reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_read_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/rp</end>
                <start>rsp_mux_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_read_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_subsys_port8_tx_dma_ch1_read_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>dma_subsys_port8_tx_dma_ch1_read_master_translator</name>
            <uniqueName>dma_subsystem_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/dma_subsys_port8_tx_dma_ch1_read_master_translator.reset</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_translator/reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/av</end>
                <start>dma_subsys_port8_tx_dma_ch1_read_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_read_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.dma_subsys_port8_tx_dma_ch1_read_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">iopll_clk_avst_div2_outclk0_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>207519531</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>iopll_clk_avst_div2_outclk0_clock_bridge</name>
            <uniqueName>dma_subsystem_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_004.clk</name>
                <end>cmd_demux_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_demux_005.clk</name>
                <end>cmd_demux_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_reset_reset_bridge.clk</name>
                <end>dma_ss_master_reset_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent.clk</name>
                <end>dma_ss_master_s0_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent_rdata_fifo.clk</name>
                <end>dma_ss_master_s0_agent_rdata_fifo/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_agent_rsp_fifo.clk</name>
                <end>dma_ss_master_s0_agent_rsp_fifo/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_cmd_width_adapter.clk</name>
                <end>dma_ss_master_s0_cmd_width_adapter/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_rsp_width_adapter.clk</name>
                <end>dma_ss_master_s0_rsp_width_adapter/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_ss_master_s0_translator.clk</name>
                <end>dma_ss_master_s0_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_reset_reset_bridge.clk</name>
                <end>dma_subsys_port8_reset_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_write_master_agent.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_ch1_write_master_translator.clk</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_rx_dma_resetn_reset_bridge.clk</name>
                <end>dma_subsys_port8_rx_dma_resetn_reset_bridge/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_read_master_agent.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/dma_subsys_port8_tx_dma_ch1_read_master_translator.clk</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_translator/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_004.clk</name>
                <end>rsp_mux_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_005.clk</name>
                <end>rsp_mux_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.iopll_clk_avst_div2_outclk0_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_subsys_port8_rx_dma_ch1_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_004.src/cmd_demux_004.sink</name>
                <end>cmd_demux_004/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>213</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>215</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>184</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>183</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x2000000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_005</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_4z4erfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>dma_subsys_port8_tx_dma_ch1_read_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_005.src/cmd_demux_005.sink</name>
                <end>cmd_demux_005/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>000001,000010,000100,001000,010000,100000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1,2,3,4,5</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0,0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>643</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>649</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>647</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>616</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:000001:0x0:0x0:read:1:0:0:1,1:000010:0x0:0x0:write:1:0:0:1,2:000100:0x0:0x0:write:1:0:0:1,3:001000:0x0:0x0:read:1:0:0:1,4:010000:0x0:0x0:write:1:0:0:1,5:100000:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0,0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>683</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,write,write,read,write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_006</name>
            <uniqueName>dma_subsystem_altera_merlin_router_1921_b2yjicy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>dma_ss_master_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>router_006.src/dma_ss_master_s0_rsp_width_adapter.sink</name>
                <end>dma_ss_master_s0_rsp_width_adapter/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>dma_ss_master_s0_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src2/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src3/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>rsp_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src4/rsp_mux_004.sink0</name>
                <end>rsp_mux_004/sink0</end>
                <start>rsp_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src5/rsp_mux_005.sink0</name>
                <end>rsp_mux_005/sink0</end>
                <start>rsp_demux/src5</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_001</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_002</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>dma_subsys_port8_rx_dma_resetn_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src2/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp</name>
                <end>dma_subsys_port8_rx_dma_ch1_write_master_agent/rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_003</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src3/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>rsp_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent/rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_004</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_004.clk_reset</name>
                <end>rsp_mux_004/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_004.clk</name>
                <end>rsp_mux_004/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src4/rsp_mux_004.sink0</name>
                <end>rsp_mux_004/sink0</end>
                <start>rsp_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent/rp</end>
                <start>rsp_mux_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO_CHUNKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_EOP_OOO</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SOP_OOO</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>251</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.2</version>
            <name>rsp_mux_005</name>
            <uniqueName>dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>24.1</version>
                <name>dma_subsys_port8_reset_reset_bridge.out_reset/rsp_mux_005.clk_reset</name>
                <end>rsp_mux_005/clk_reset</end>
                <start>dma_subsys_port8_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>207519531</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>24.1</version>
                <name>iopll_clk_avst_div2_outclk0_clock_bridge.out_clk/rsp_mux_005.clk</name>
                <end>rsp_mux_005/clk</end>
                <start>iopll_clk_avst_div2_outclk0_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_demux.src5/rsp_mux_005.sink0</name>
                <end>rsp_mux_005/sink0</end>
                <start>rsp_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>24.1</version>
                <name>rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp</name>
                <end>dma_subsys_port8_tx_dma_ch1_read_master_agent/rp</end>
                <start>rsp_mux_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>dma_subsystem.mm_interconnect_0.rsp_mux_005</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">oclk_pll_port8</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;415039062&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;oclk_pll_clock_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>oclk_pll_clock_bridge_0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/oclk_pll_clock_bridge_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>oclk_pll_port8</name>
        <uniqueName>oclk_pll_clock_bridge_0</uniqueName>
        <fixedName>oclk_pll_clock_bridge_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>415039062</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>dma_subsys_port8/subsys_ftile_25gbe_1588_o_pll_clk_in_clk</end>
            <start>oclk_pll_port8/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>415039062</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>7</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>iopll_clk_avst_div2/refclk</end>
            <start>oclk_pll_port8/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.oclk_pll_port8</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_ss_master/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_001/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>subsys_ftile_25gbe_1588_dmaclkout_reset/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>subsys_ftile_25gbe_1588_ninitdone_reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_002</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_002</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_002/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_subsys_port8/rx_dma_resetn</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_002/reset_in0</end>
            <start>rx_dma_reset_bridge_0/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rst_controller_002</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_003</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_003</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_003/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_003/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>dma_subsys_port8/reset</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rst_controller_003</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_004</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.2</version>
        <name>rst_controller_004</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_004/reset_in0</end>
            <start>dma_rst_100/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rst_controller_004/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_ss_master_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>mm_interconnect_0/dma_subsys_port8_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rst_controller_004</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rx_dma_reset_bridge_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>100000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rx_dma_reset_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>rx_dma_reset_bridge_0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/rx_dma_reset_bridge_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rx_dma_reset_bridge_0</name>
        <uniqueName>rx_dma_reset_bridge_0</uniqueName>
        <fixedName>rx_dma_reset_bridge_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rx_dma_reset_bridge_0/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_002/reset_in0</end>
            <start>rx_dma_reset_bridge_0/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rx_dma_reset_bridge_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rx_dma_reset_bridge_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>100000000</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rx_dma_reset_bridge_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>rx_dma_reset_bridge_1</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/dma_subsystem/rx_dma_reset_bridge_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>rx_dma_reset_bridge_1</name>
        <uniqueName>rx_dma_reset_bridge_1</uniqueName>
        <fixedName>rx_dma_reset_bridge_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>rx_dma_reset_bridge_1/clk</end>
            <start>dma_clk_100/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.rx_dma_reset_bridge_1</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">subsys_ftile_25gbe_1588_dmaclkout_reset</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>207519531</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_reset_bridge_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout_reset.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>subsys_ftile_25gbe_1588_dmaclkout_reset</name>
        <uniqueName>subsys_ftile_25gbe_1588_dmaclkout_reset</uniqueName>
        <fixedName>subsys_ftile_25gbe_1588_dmaclkout_reset</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>207519531</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>24.1</version>
            <end>subsys_ftile_25gbe_1588_dmaclkout_reset/clk</end>
            <start>iopll_clk_avst_div2/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>subsys_ftile_25gbe_1588_dmaclkout_reset/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.subsys_ftile_25gbe_1588_dmaclkout_reset</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">subsys_ftile_25gbe_1588_ninitdone_reset</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>bspCpu</name>
            <value>false</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>cpuInfo</name>
            <value></value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>liveModuleName</name>
            <value>altera_reset_bridge_inst</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_ninitdone_reset.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>subsys_ftile_25gbe_1588_ninitdone_reset</name>
        <uniqueName>subsys_ftile_25gbe_1588_ninitdone_reset</uniqueName>
        <fixedName>subsys_ftile_25gbe_1588_ninitdone_reset</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>iopll_clk_avst_div2/reset</end>
            <start>subsys_ftile_25gbe_1588_ninitdone_reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>24.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>subsys_ftile_25gbe_1588_ninitdone_reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>dma_subsystem.subsys_ftile_25gbe_1588_ninitdone_reset</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>