# 32-bit-ALU-in-VHDL
One project where we had to design and program a 32 bit ALU in VHDL which were later simulated through Altera and then uploaded to a FPGA as part of a demonstration. 
