# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do CEG-3155-LAB-2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/fixedPointALUStruct.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fixedPointALUStruct
# -- Compiling architecture Structural of fixedPointALUStruct
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/bcd_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_7seg
# -- Compiling architecture rtl of dec_7seg
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/bcdTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcdtoplevel
# -- Compiling architecture Structural of bcdtoplevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/twosComplement.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity complement2s
# -- Compiling architecture func of complement2s
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/multiplierTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplierTopLevel
# -- Compiling architecture rtl of multiplierTopLevel
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/multiplierDatapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplierDatapath
# -- Compiling architecture structural of multiplierDatapath
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/multiplierControlpath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplierControlpath
# -- Compiling architecture rtl of multiplierControlpath
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/dividerDatapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dividerDatapath
# -- Compiling architecture structural of dividerDatapath
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nBitIncrementer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitIncrementer
# -- Compiling architecture rtl of nBitIncrementer
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nBitShiftRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitShiftRegister
# -- Compiling architecture rtl of nBitShiftRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nbitmux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux41
# -- Compiling architecture structural of nbitmux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nbitmux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitmux21
# -- Compiling architecture structural of nbitmux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/mux41.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux41
# -- Compiling architecture structural of mux41
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/mux21.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nbitregister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture rtl of nBitRegister
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/oneBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitAdderSubtractor
# -- Compiling architecture rtl of oneBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/nBitAdderSubtractor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitAdderSubtractor
# -- Compiling architecture rtl of nBitAdderSubtractor
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/dividerControlpath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dividerControlpath
# -- Compiling architecture rtl of dividerControlpath
# vcom -93 -work work {C:/Users/arnav/Desktop/CEG-3155-LAB-2/dividerTopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dividerTopLevel
# -- Compiling architecture rtl of dividerTopLevel
# 
vsim -voptargs=+acc work.bcdtoplevel
# vsim -voptargs=+acc work.bcdtoplevel 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcdtoplevel(structural)
# Loading work.fixedpointalustruct(structural)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.multipliertoplevel(rtl)
# Loading work.multipliercontrolpath(rtl)
# Loading work.enardff_2(rtl)
# Loading work.multiplierdatapath(structural)
# Loading work.complement2s(func)
# Loading work.nbitmux21(structural)
# Loading work.mux21(structural)
# Loading work.nbitshiftregister(rtl)
# Loading work.mux41(structural)
# Loading work.nbitregister(rtl)
# Loading work.dividertoplevel(rtl)
# Loading work.dividercontrolpath(rtl)
# Loading work.dividerdatapath(structural)
# Loading work.nbitmux41(structural)
# Loading work.nbitincrementer(rtl)
# Loading work.dec_7seg(rtl)
# ** Warning: Design size of 430 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/bcdtoplevel/GClock \
sim:/bcdtoplevel/GReset \
sim:/bcdtoplevel/OperandA \
sim:/bcdtoplevel/OperandB \
sim:/bcdtoplevel/OperationSelect \
sim:/bcdtoplevel/BCDOutA \
sim:/bcdtoplevel/BCDOutB
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 14056
# 
#           Attempting to use alternate WLF file "./wlftedewvj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftedewvj
# 
force -freeze sim:/bcdtoplevel/GClock 1 0, 0 {50 ps} -r 100
force -freeze sim:/bcdtoplevel/GReset 1 0
force -freeze sim:/bcdtoplevel/OperandA 0010 0
force -freeze sim:/bcdtoplevel/OperandB 0010 0
noforce sim:/bcdtoplevel/OperationSelect
force -freeze sim:/bcdtoplevel/OperationSelect 00 0
run
run
run
add wave -position insertpoint  \
sim:/bcdtoplevel/ALU_Output \
sim:/bcdtoplevel/CarryOut \
sim:/bcdtoplevel/OverflowOut \
sim:/bcdtoplevel/ZeroOut
run
run
run
run
run
force -freeze sim:/bcdtoplevel/GReset 0 0
force -freeze sim:/bcdtoplevel/OperationSelect 01 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/bcdtoplevel/OperationSelect 10 0
run
run
run
force -freeze sim:/bcdtoplevel/OperationSelect 11 0
run
run
run
quit -sim
vsim -voptargs=+acc work.fixedpointalustruct
# vsim -voptargs=+acc work.fixedpointalustruct 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fixedpointalustruct(structural)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.multipliertoplevel(rtl)
# Loading work.multipliercontrolpath(rtl)
# Loading work.enardff_2(rtl)
# Loading work.multiplierdatapath(structural)
# Loading work.complement2s(func)
# Loading work.nbitmux21(structural)
# Loading work.mux21(structural)
# Loading work.nbitshiftregister(rtl)
# Loading work.mux41(structural)
# Loading work.nbitregister(rtl)
# Loading work.dividertoplevel(rtl)
# Loading work.dividercontrolpath(rtl)
# Loading work.dividerdatapath(structural)
# Loading work.nbitmux41(structural)
# Loading work.nbitincrementer(rtl)
# ** Warning: Design size of 425 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/fixedpointalustruct/GClock \
sim:/fixedpointalustruct/GReset \
sim:/fixedpointalustruct/OperandA \
sim:/fixedpointalustruct/OperandB \
sim:/fixedpointalustruct/OperationSelect \
sim:/fixedpointalustruct/CarryOut \
sim:/fixedpointalustruct/MuxOut \
sim:/fixedpointalustruct/OverflowOut \
sim:/fixedpointalustruct/ZeroOut
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: arnav  Hostname: DESKTOP-CM3CCVC  ProcessID: 14056
# 
#           Attempting to use alternate WLF file "./wlft9rg49m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9rg49m
# 
add wave -position insertpoint  \
sim:/fixedpointalustruct/GClock \
sim:/fixedpointalustruct/GReset \
sim:/fixedpointalustruct/OperandA \
sim:/fixedpointalustruct/OperandB \
sim:/fixedpointalustruct/OperationSelect \
sim:/fixedpointalustruct/CarryOut \
sim:/fixedpointalustruct/MuxOut \
sim:/fixedpointalustruct/OverflowOut \
sim:/fixedpointalustruct/ZeroOut
add wave -position insertpoint  \
sim:/fixedpointalustruct/GClock \
sim:/fixedpointalustruct/GReset \
sim:/fixedpointalustruct/OperandA \
sim:/fixedpointalustruct/OperandB \
sim:/fixedpointalustruct/OperationSelect \
sim:/fixedpointalustruct/CarryOut \
sim:/fixedpointalustruct/MuxOut \
sim:/fixedpointalustruct/OverflowOut \
sim:/fixedpointalustruct/ZeroOut
restart -f
# ** Warning: Design size of 407 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/fixedpointalustruct/GClock \
sim:/fixedpointalustruct/GReset \
sim:/fixedpointalustruct/OperandA \
sim:/fixedpointalustruct/OperandB \
sim:/fixedpointalustruct/OperationSelect \
sim:/fixedpointalustruct/CarryOut \
sim:/fixedpointalustruct/MuxOut \
sim:/fixedpointalustruct/OverflowOut \
sim:/fixedpointalustruct/ZeroOut
add wave -position insertpoint  \
sim:/fixedpointalustruct/GClock \
sim:/fixedpointalustruct/GReset \
sim:/fixedpointalustruct/OperandA \
sim:/fixedpointalustruct/OperandB \
sim:/fixedpointalustruct/OperationSelect \
sim:/fixedpointalustruct/CarryOut \
sim:/fixedpointalustruct/MuxOut \
sim:/fixedpointalustruct/OverflowOut \
sim:/fixedpointalustruct/ZeroOut
force -freeze sim:/fixedpointalustruct/OperandA 0001 0
force -freeze sim:/fixedpointalustruct/OperandB 0001 0
force -freeze sim:/fixedpointalustruct/GClock 1 0, 0 {50 ps} -r 100
force -freeze sim:/fixedpointalustruct/OperationSelect 00 0
run
force -freeze sim:/fixedpointalustruct/GReset 1 0
run
force -freeze sim:/fixedpointalustruct/OperandA 0010 0
force -freeze sim:/fixedpointalustruct/GReset 1 0
run
run
run
force -freeze sim:/fixedpointalustruct/GReset 0 0
force -freeze sim:/fixedpointalustruct/OperationSelect 11 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fixedpointalustruct/OperandA 0011 0
force -freeze sim:/fixedpointalustruct/GReset 1 0
run
run
run
run
force -freeze sim:/fixedpointalustruct/GReset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fixedpointalustruct/OperationSelect 10 0
run
run
run
run
run
run
run
force -freeze sim:/fixedpointalustruct/OperandB 0011 0
force -freeze sim:/fixedpointalustruct/GReset 1 0
run
run
run
force -freeze sim:/fixedpointalustruct/GReset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fixedpointalustruct/OperandA 0010 0
force -freeze sim:/fixedpointalustruct/OperandB 0010 0
force -freeze sim:/fixedpointalustruct/GReset 1 0
run
run
run
run
force -freeze sim:/fixedpointalustruct/OperationSelect 11 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fixedpointalustruct/GReset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim -voptargs=+acc work.dividertoplevel
# vsim -voptargs=+acc work.dividertoplevel 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dividertoplevel(rtl)
# Loading work.dividercontrolpath(rtl)
# Loading work.enardff_2(rtl)
# Loading work.dividerdatapath(structural)
# Loading work.nbitmux21(structural)
# Loading work.mux21(structural)
# Loading work.nbitregister(rtl)
# Loading work.nbitshiftregister(rtl)
# Loading work.mux41(structural)
# Loading work.nbitmux41(structural)
# Loading work.nbitaddersubtractor(rtl)
# Loading work.onebitaddersubtractor(rtl)
# Loading work.nbitincrementer(rtl)
# WARNING: No extended dataflow license exists
