<HTML>
<HEAD>
<TITLE>18116041/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116041/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 19.04.2019 21:06:40
// Design Name: 
// Module Name: solution_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module fifo(clk,reset,rd,wr,w_data,r_data,empty,full);
input wire clk,reset,rd,wr;
input wire [0:7] w_data;
output reg empty,full;
output reg [0:7] r_data;   
reg count;
reg [0:7] arr[0:7];
integer point,rear;
initial
begin
    count=0;
    arr[0]=-1;
    arr[1]=-1;
    arr[2]=-1;
    arr[3]=-1;
    arr[4]=-1;
    arr[5]=-1;
    arr[6]=-1;
    arr[7]=-1;
    point=-1;
    rear=-1;
    empty=1;
    full=0;
end
always @ (posedge clk)
begin
    if(reset==1)
        begin
            count=0;
            arr[0]=-1;
            arr[1]=-1;
            arr[2]=-1;
            arr[3]=-1;
            arr[4]=-1;
            arr[5]=-1;
            arr[6]=-1;
            arr[7]=-1;
            point=-1;
            rear=-1;
            empty=1;
            full=0;
        end
    else
        begin
            if (wr==1 && full==0)
                begin
                    
                    if (point== -1)
                    begin
                        rear=0;
                        arr[rear]=w_data;
                        count = count+1;
                        empty=0;
                        point=0;
                    end
                    else
                    begin
                        rear= (rear+1)%8;
                        arr[rear] = w_data;
                        count=count+1;
                        empty=0;
                    end
                    if(count==7)
                        begin
                        full=1;
                        end    
                end
            if (rd==1 && empty==0)
                begin
                    if(point==7)
                        begin         
                            r_data = arr[point];
                            count=count-1;
                            full=0;
                            arr[point]=-1;
                            point=0;
                        end
                    else if (point==rear)
                        begin
                            r_data = arr[point];
                            count=count-1;
                            full=0;
                            arr[point]=-1;
                            point=-1;
                            rear=-1;
                        end
                    else
                        begin
                            r_data = arr[point];
                            count=count-1;
                            arr[point]=-1;
                            point=point+1;
                        end
                    if(point&lt;0)
                        begin
                            empty=1;
                        end 
                end
        end        
 end
 endmodule&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 20.04.2019 01:38:48
// Design Name: 
// Module Name: tb_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb_1();
reg in1,in2;
reg in3,in4;
reg [0:7] in5;
wire [0:7] out1;
wire out2,out3;
fifo x1(.clk(in1),.reset(in2),.rd(in4),.wr(in3),.w_data(in5),.r_data(out1),.empty(out2),.full(out3));
initial
begin
    in1 = 1'b0;
<A NAME="1"></A><FONT color = #00FF00><A HREF="match155-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_3.gif" ALT="other" BORDER="0" ALIGN=left></A>

    in2 = 1'b0;
    in3 = 1'b0;
    in4 = 1'b0;
    in5 = 8'b00000000;
    
    forever
    begin
        #20
        in3 = 1;
</FONT>        in4 = 0;
        #20
        in3 = 1;
        in4 = 1;
        #20
        in3 = 1;
<A NAME="0"></A><FONT color = #FF0000><A HREF="match155-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_3.gif" ALT="other" BORDER="0" ALIGN=left></A>

        in4 = 0;
        #20
        in3 = 0;
        in4 = 1;
        #20
        in3 = 0;
        in4 = 0;
    end
end
always
    begin
    #10
</FONT>        in1 = ~in1;
        in5 = in5+8'b00000001;
    end
endmodule
</PRE>
</PRE>
</BODY>
</HTML>
