#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029a3c3501d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029a3c435b10_0 .net "PC", 31 0, v0000029a3c389500_0;  1 drivers
v0000029a3c435cf0_0 .var "clk", 0 0;
v0000029a3c434ad0_0 .net "clkout", 0 0, L_0000029a3c431520;  1 drivers
v0000029a3c434170_0 .net "cycles_consumed", 31 0, v0000029a3c435070_0;  1 drivers
v0000029a3c4348f0_0 .var "rst", 0 0;
S_0000029a3c3504f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029a3c3501d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029a3c36e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3c36e908 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3c36e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3c36e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3c36e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3c36e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3c36ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3c36ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3c36ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3c36eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3c36eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3c36eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3c36eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3c36eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3c36ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3c36ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3c36ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3c36ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3c36ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3c36ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3c36ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3c36ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3c36eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3c36edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3c36ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3c36ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000029a3c431050 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c4316e0 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c4310c0 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c430f70 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c431b40 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c4317c0 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c430f00 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c430db0 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c431520 .functor OR 1, v0000029a3c435cf0_0, v0000029a3c3584c0_0, C4<0>, C4<0>;
L_0000029a3c4318a0 .functor OR 1, L_0000029a3c47ee00, L_0000029a3c480340, C4<0>, C4<0>;
L_0000029a3c430d40 .functor AND 1, L_0000029a3c47f800, L_0000029a3c47efe0, C4<1>, C4<1>;
L_0000029a3c430fe0 .functor NOT 1, v0000029a3c4348f0_0, C4<0>, C4<0>, C4<0>;
L_0000029a3c4314b0 .functor OR 1, L_0000029a3c480520, L_0000029a3c47e860, C4<0>, C4<0>;
L_0000029a3c431130 .functor OR 1, L_0000029a3c4314b0, L_0000029a3c47fe40, C4<0>, C4<0>;
L_0000029a3c431830 .functor OR 1, L_0000029a3c47fda0, L_0000029a3c494ed0, C4<0>, C4<0>;
L_0000029a3c4311a0 .functor AND 1, L_0000029a3c47fd00, L_0000029a3c431830, C4<1>, C4<1>;
L_0000029a3c431980 .functor OR 1, L_0000029a3c4962d0, L_0000029a3c495e70, C4<0>, C4<0>;
L_0000029a3c431590 .functor AND 1, L_0000029a3c494b10, L_0000029a3c431980, C4<1>, C4<1>;
L_0000029a3c431210 .functor NOT 1, L_0000029a3c431520, C4<0>, C4<0>, C4<0>;
v0000029a3c389c80_0 .net "ALUOp", 3 0, v0000029a3c358600_0;  1 drivers
v0000029a3c38a680_0 .net "ALUResult", 31 0, v0000029a3c38ab80_0;  1 drivers
v0000029a3c38a860_0 .net "ALUSrc", 0 0, v0000029a3c3590a0_0;  1 drivers
v0000029a3c38d020_0 .net "ALUin2", 31 0, L_0000029a3c495510;  1 drivers
v0000029a3c38d520_0 .net "MemReadEn", 0 0, v0000029a3c358240_0;  1 drivers
v0000029a3c38d980_0 .net "MemWriteEn", 0 0, v0000029a3c358f60_0;  1 drivers
v0000029a3c38ea60_0 .net "MemtoReg", 0 0, v0000029a3c358420_0;  1 drivers
v0000029a3c38e7e0_0 .net "PC", 31 0, v0000029a3c389500_0;  alias, 1 drivers
v0000029a3c38e2e0_0 .net "PCPlus1", 31 0, L_0000029a3c47eae0;  1 drivers
v0000029a3c38d8e0_0 .net "PCsrc", 0 0, v0000029a3c389320_0;  1 drivers
v0000029a3c38da20_0 .net "RegDst", 0 0, v0000029a3c3587e0_0;  1 drivers
v0000029a3c38e600_0 .net "RegWriteEn", 0 0, v0000029a3c359500_0;  1 drivers
v0000029a3c38dca0_0 .net "WriteRegister", 4 0, L_0000029a3c47fee0;  1 drivers
v0000029a3c38e6a0_0 .net *"_ivl_0", 0 0, L_0000029a3c431050;  1 drivers
L_0000029a3c436850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38d0c0_0 .net/2u *"_ivl_10", 4 0, L_0000029a3c436850;  1 drivers
L_0000029a3c436c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38ece0_0 .net *"_ivl_101", 15 0, L_0000029a3c436c40;  1 drivers
v0000029a3c38eb00_0 .net *"_ivl_102", 31 0, L_0000029a3c480700;  1 drivers
L_0000029a3c436c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38d7a0_0 .net *"_ivl_105", 25 0, L_0000029a3c436c88;  1 drivers
L_0000029a3c436cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38df20_0 .net/2u *"_ivl_106", 31 0, L_0000029a3c436cd0;  1 drivers
v0000029a3c38dac0_0 .net *"_ivl_108", 0 0, L_0000029a3c47f800;  1 drivers
L_0000029a3c436d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38ed80_0 .net/2u *"_ivl_110", 5 0, L_0000029a3c436d18;  1 drivers
v0000029a3c38d2a0_0 .net *"_ivl_112", 0 0, L_0000029a3c47efe0;  1 drivers
v0000029a3c38d340_0 .net *"_ivl_115", 0 0, L_0000029a3c430d40;  1 drivers
v0000029a3c38dfc0_0 .net *"_ivl_116", 47 0, L_0000029a3c47f080;  1 drivers
L_0000029a3c436d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38cf80_0 .net *"_ivl_119", 15 0, L_0000029a3c436d60;  1 drivers
L_0000029a3c436898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3c38e1a0_0 .net/2u *"_ivl_12", 5 0, L_0000029a3c436898;  1 drivers
v0000029a3c38dd40_0 .net *"_ivl_120", 47 0, L_0000029a3c47f260;  1 drivers
L_0000029a3c436da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38ec40_0 .net *"_ivl_123", 15 0, L_0000029a3c436da8;  1 drivers
v0000029a3c38e060_0 .net *"_ivl_125", 0 0, L_0000029a3c47e9a0;  1 drivers
v0000029a3c38e880_0 .net *"_ivl_126", 31 0, L_0000029a3c47f120;  1 drivers
v0000029a3c38e380_0 .net *"_ivl_128", 47 0, L_0000029a3c4800c0;  1 drivers
v0000029a3c38db60_0 .net *"_ivl_130", 47 0, L_0000029a3c47f300;  1 drivers
v0000029a3c38e920_0 .net *"_ivl_132", 47 0, L_0000029a3c47f3a0;  1 drivers
v0000029a3c38ee20_0 .net *"_ivl_134", 47 0, L_0000029a3c47f580;  1 drivers
v0000029a3c38de80_0 .net *"_ivl_14", 0 0, L_0000029a3c435610;  1 drivers
v0000029a3c38dde0_0 .net *"_ivl_140", 0 0, L_0000029a3c430fe0;  1 drivers
L_0000029a3c436e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38d5c0_0 .net/2u *"_ivl_142", 31 0, L_0000029a3c436e38;  1 drivers
L_0000029a3c436f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029a3c38d160_0 .net/2u *"_ivl_146", 5 0, L_0000029a3c436f10;  1 drivers
v0000029a3c38d660_0 .net *"_ivl_148", 0 0, L_0000029a3c480520;  1 drivers
L_0000029a3c436f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029a3c38eba0_0 .net/2u *"_ivl_150", 5 0, L_0000029a3c436f58;  1 drivers
v0000029a3c38d480_0 .net *"_ivl_152", 0 0, L_0000029a3c47e860;  1 drivers
v0000029a3c38e9c0_0 .net *"_ivl_155", 0 0, L_0000029a3c4314b0;  1 drivers
L_0000029a3c436fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029a3c38e740_0 .net/2u *"_ivl_156", 5 0, L_0000029a3c436fa0;  1 drivers
v0000029a3c38d200_0 .net *"_ivl_158", 0 0, L_0000029a3c47fe40;  1 drivers
L_0000029a3c4368e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029a3c38e420_0 .net/2u *"_ivl_16", 4 0, L_0000029a3c4368e0;  1 drivers
v0000029a3c38e240_0 .net *"_ivl_161", 0 0, L_0000029a3c431130;  1 drivers
L_0000029a3c436fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38e4c0_0 .net/2u *"_ivl_162", 15 0, L_0000029a3c436fe8;  1 drivers
v0000029a3c38d3e0_0 .net *"_ivl_164", 31 0, L_0000029a3c47fa80;  1 drivers
v0000029a3c38d700_0 .net *"_ivl_167", 0 0, L_0000029a3c47fbc0;  1 drivers
v0000029a3c38e100_0 .net *"_ivl_168", 15 0, L_0000029a3c47ea40;  1 drivers
v0000029a3c38d840_0 .net *"_ivl_170", 31 0, L_0000029a3c47eb80;  1 drivers
v0000029a3c38e560_0 .net *"_ivl_174", 31 0, L_0000029a3c480020;  1 drivers
L_0000029a3c437030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38dc00_0 .net *"_ivl_177", 25 0, L_0000029a3c437030;  1 drivers
L_0000029a3c437078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c433a60_0 .net/2u *"_ivl_178", 31 0, L_0000029a3c437078;  1 drivers
v0000029a3c432660_0 .net *"_ivl_180", 0 0, L_0000029a3c47fd00;  1 drivers
L_0000029a3c4370c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c4327a0_0 .net/2u *"_ivl_182", 5 0, L_0000029a3c4370c0;  1 drivers
v0000029a3c433100_0 .net *"_ivl_184", 0 0, L_0000029a3c47fda0;  1 drivers
L_0000029a3c437108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3c4331a0_0 .net/2u *"_ivl_186", 5 0, L_0000029a3c437108;  1 drivers
v0000029a3c432340_0 .net *"_ivl_188", 0 0, L_0000029a3c494ed0;  1 drivers
v0000029a3c432ca0_0 .net *"_ivl_19", 4 0, L_0000029a3c434210;  1 drivers
v0000029a3c433920_0 .net *"_ivl_191", 0 0, L_0000029a3c431830;  1 drivers
v0000029a3c432d40_0 .net *"_ivl_193", 0 0, L_0000029a3c4311a0;  1 drivers
L_0000029a3c437150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3c432700_0 .net/2u *"_ivl_194", 5 0, L_0000029a3c437150;  1 drivers
v0000029a3c432de0_0 .net *"_ivl_196", 0 0, L_0000029a3c496230;  1 drivers
L_0000029a3c437198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a3c4339c0_0 .net/2u *"_ivl_198", 31 0, L_0000029a3c437198;  1 drivers
L_0000029a3c436808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c433b00_0 .net/2u *"_ivl_2", 5 0, L_0000029a3c436808;  1 drivers
v0000029a3c432840_0 .net *"_ivl_20", 4 0, L_0000029a3c4343f0;  1 drivers
v0000029a3c432520_0 .net *"_ivl_200", 31 0, L_0000029a3c494f70;  1 drivers
v0000029a3c433560_0 .net *"_ivl_204", 31 0, L_0000029a3c4955b0;  1 drivers
L_0000029a3c4371e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c433240_0 .net *"_ivl_207", 25 0, L_0000029a3c4371e0;  1 drivers
L_0000029a3c437228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c433ce0_0 .net/2u *"_ivl_208", 31 0, L_0000029a3c437228;  1 drivers
v0000029a3c4328e0_0 .net *"_ivl_210", 0 0, L_0000029a3c494b10;  1 drivers
L_0000029a3c437270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c4332e0_0 .net/2u *"_ivl_212", 5 0, L_0000029a3c437270;  1 drivers
v0000029a3c432980_0 .net *"_ivl_214", 0 0, L_0000029a3c4962d0;  1 drivers
L_0000029a3c4372b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3c433ba0_0 .net/2u *"_ivl_216", 5 0, L_0000029a3c4372b8;  1 drivers
v0000029a3c433ec0_0 .net *"_ivl_218", 0 0, L_0000029a3c495e70;  1 drivers
v0000029a3c433380_0 .net *"_ivl_221", 0 0, L_0000029a3c431980;  1 drivers
v0000029a3c432e80_0 .net *"_ivl_223", 0 0, L_0000029a3c431590;  1 drivers
L_0000029a3c437300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3c432ac0_0 .net/2u *"_ivl_224", 5 0, L_0000029a3c437300;  1 drivers
v0000029a3c4325c0_0 .net *"_ivl_226", 0 0, L_0000029a3c496730;  1 drivers
v0000029a3c432a20_0 .net *"_ivl_228", 31 0, L_0000029a3c496410;  1 drivers
v0000029a3c4323e0_0 .net *"_ivl_24", 0 0, L_0000029a3c4310c0;  1 drivers
L_0000029a3c436928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3c432fc0_0 .net/2u *"_ivl_26", 4 0, L_0000029a3c436928;  1 drivers
v0000029a3c432b60_0 .net *"_ivl_29", 4 0, L_0000029a3c4345d0;  1 drivers
v0000029a3c432480_0 .net *"_ivl_32", 0 0, L_0000029a3c430f70;  1 drivers
L_0000029a3c436970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029a3c432c00_0 .net/2u *"_ivl_34", 4 0, L_0000029a3c436970;  1 drivers
v0000029a3c433c40_0 .net *"_ivl_37", 4 0, L_0000029a3c434b70;  1 drivers
v0000029a3c433880_0 .net *"_ivl_40", 0 0, L_0000029a3c431b40;  1 drivers
L_0000029a3c4369b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c4336a0_0 .net/2u *"_ivl_42", 15 0, L_0000029a3c4369b8;  1 drivers
v0000029a3c433d80_0 .net *"_ivl_45", 15 0, L_0000029a3c47fb20;  1 drivers
v0000029a3c432f20_0 .net *"_ivl_48", 0 0, L_0000029a3c4317c0;  1 drivers
v0000029a3c433060_0 .net *"_ivl_5", 5 0, L_0000029a3c4359d0;  1 drivers
L_0000029a3c436a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c432200_0 .net/2u *"_ivl_50", 36 0, L_0000029a3c436a00;  1 drivers
L_0000029a3c436a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c433e20_0 .net/2u *"_ivl_52", 31 0, L_0000029a3c436a48;  1 drivers
v0000029a3c433420_0 .net *"_ivl_55", 4 0, L_0000029a3c480160;  1 drivers
v0000029a3c4320c0_0 .net *"_ivl_56", 36 0, L_0000029a3c480200;  1 drivers
v0000029a3c4334c0_0 .net *"_ivl_58", 36 0, L_0000029a3c47f1c0;  1 drivers
v0000029a3c433600_0 .net *"_ivl_62", 0 0, L_0000029a3c430f00;  1 drivers
L_0000029a3c436a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c432020_0 .net/2u *"_ivl_64", 5 0, L_0000029a3c436a90;  1 drivers
v0000029a3c433740_0 .net *"_ivl_67", 5 0, L_0000029a3c47e900;  1 drivers
v0000029a3c432160_0 .net *"_ivl_70", 0 0, L_0000029a3c430db0;  1 drivers
L_0000029a3c436ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c4337e0_0 .net/2u *"_ivl_72", 57 0, L_0000029a3c436ad8;  1 drivers
L_0000029a3c436b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c4322a0_0 .net/2u *"_ivl_74", 31 0, L_0000029a3c436b20;  1 drivers
v0000029a3c434cb0_0 .net *"_ivl_77", 25 0, L_0000029a3c47ef40;  1 drivers
v0000029a3c435430_0 .net *"_ivl_78", 57 0, L_0000029a3c47f620;  1 drivers
v0000029a3c435d90_0 .net *"_ivl_8", 0 0, L_0000029a3c4316e0;  1 drivers
v0000029a3c435bb0_0 .net *"_ivl_80", 57 0, L_0000029a3c4802a0;  1 drivers
L_0000029a3c436b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029a3c434f30_0 .net/2u *"_ivl_84", 31 0, L_0000029a3c436b68;  1 drivers
L_0000029a3c436bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029a3c435c50_0 .net/2u *"_ivl_88", 5 0, L_0000029a3c436bb0;  1 drivers
v0000029a3c435e30_0 .net *"_ivl_90", 0 0, L_0000029a3c47ee00;  1 drivers
L_0000029a3c436bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029a3c435250_0 .net/2u *"_ivl_92", 5 0, L_0000029a3c436bf8;  1 drivers
v0000029a3c434df0_0 .net *"_ivl_94", 0 0, L_0000029a3c480340;  1 drivers
v0000029a3c435a70_0 .net *"_ivl_97", 0 0, L_0000029a3c4318a0;  1 drivers
v0000029a3c4347b0_0 .net *"_ivl_98", 47 0, L_0000029a3c47eea0;  1 drivers
v0000029a3c435890_0 .net "adderResult", 31 0, L_0000029a3c4803e0;  1 drivers
v0000029a3c434670_0 .net "address", 31 0, L_0000029a3c47f760;  1 drivers
v0000029a3c434a30_0 .net "clk", 0 0, L_0000029a3c431520;  alias, 1 drivers
v0000029a3c435070_0 .var "cycles_consumed", 31 0;
v0000029a3c4354d0_0 .net "extImm", 31 0, L_0000029a3c47ec20;  1 drivers
v0000029a3c434850_0 .net "funct", 5 0, L_0000029a3c47f4e0;  1 drivers
v0000029a3c434d50_0 .net "hlt", 0 0, v0000029a3c3584c0_0;  1 drivers
v0000029a3c4352f0_0 .net "imm", 15 0, L_0000029a3c47fc60;  1 drivers
v0000029a3c434990_0 .net "immediate", 31 0, L_0000029a3c495010;  1 drivers
v0000029a3c4356b0_0 .net "input_clk", 0 0, v0000029a3c435cf0_0;  1 drivers
v0000029a3c434c10_0 .net "instruction", 31 0, L_0000029a3c47f8a0;  1 drivers
v0000029a3c4357f0_0 .net "memoryReadData", 31 0, v0000029a3c38a7c0_0;  1 drivers
v0000029a3c434e90_0 .net "nextPC", 31 0, L_0000029a3c47f440;  1 drivers
v0000029a3c434490_0 .net "opcode", 5 0, L_0000029a3c4351b0;  1 drivers
v0000029a3c435ed0_0 .net "rd", 4 0, L_0000029a3c434530;  1 drivers
v0000029a3c434350_0 .net "readData1", 31 0, L_0000029a3c431360;  1 drivers
v0000029a3c4342b0_0 .net "readData1_w", 31 0, L_0000029a3c4964b0;  1 drivers
v0000029a3c435750_0 .net "readData2", 31 0, L_0000029a3c431670;  1 drivers
v0000029a3c434030_0 .net "rs", 4 0, L_0000029a3c435390;  1 drivers
v0000029a3c434710_0 .net "rst", 0 0, v0000029a3c4348f0_0;  1 drivers
v0000029a3c4340d0_0 .net "rt", 4 0, L_0000029a3c47ed60;  1 drivers
v0000029a3c434fd0_0 .net "shamt", 31 0, L_0000029a3c47f940;  1 drivers
v0000029a3c435110_0 .net "wire_instruction", 31 0, L_0000029a3c431440;  1 drivers
v0000029a3c435570_0 .net "writeData", 31 0, L_0000029a3c4960f0;  1 drivers
v0000029a3c435930_0 .net "zero", 0 0, L_0000029a3c495d30;  1 drivers
L_0000029a3c4359d0 .part L_0000029a3c47f8a0, 26, 6;
L_0000029a3c4351b0 .functor MUXZ 6, L_0000029a3c4359d0, L_0000029a3c436808, L_0000029a3c431050, C4<>;
L_0000029a3c435610 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436898;
L_0000029a3c434210 .part L_0000029a3c47f8a0, 11, 5;
L_0000029a3c4343f0 .functor MUXZ 5, L_0000029a3c434210, L_0000029a3c4368e0, L_0000029a3c435610, C4<>;
L_0000029a3c434530 .functor MUXZ 5, L_0000029a3c4343f0, L_0000029a3c436850, L_0000029a3c4316e0, C4<>;
L_0000029a3c4345d0 .part L_0000029a3c47f8a0, 21, 5;
L_0000029a3c435390 .functor MUXZ 5, L_0000029a3c4345d0, L_0000029a3c436928, L_0000029a3c4310c0, C4<>;
L_0000029a3c434b70 .part L_0000029a3c47f8a0, 16, 5;
L_0000029a3c47ed60 .functor MUXZ 5, L_0000029a3c434b70, L_0000029a3c436970, L_0000029a3c430f70, C4<>;
L_0000029a3c47fb20 .part L_0000029a3c47f8a0, 0, 16;
L_0000029a3c47fc60 .functor MUXZ 16, L_0000029a3c47fb20, L_0000029a3c4369b8, L_0000029a3c431b40, C4<>;
L_0000029a3c480160 .part L_0000029a3c47f8a0, 6, 5;
L_0000029a3c480200 .concat [ 5 32 0 0], L_0000029a3c480160, L_0000029a3c436a48;
L_0000029a3c47f1c0 .functor MUXZ 37, L_0000029a3c480200, L_0000029a3c436a00, L_0000029a3c4317c0, C4<>;
L_0000029a3c47f940 .part L_0000029a3c47f1c0, 0, 32;
L_0000029a3c47e900 .part L_0000029a3c47f8a0, 0, 6;
L_0000029a3c47f4e0 .functor MUXZ 6, L_0000029a3c47e900, L_0000029a3c436a90, L_0000029a3c430f00, C4<>;
L_0000029a3c47ef40 .part L_0000029a3c47f8a0, 0, 26;
L_0000029a3c47f620 .concat [ 26 32 0 0], L_0000029a3c47ef40, L_0000029a3c436b20;
L_0000029a3c4802a0 .functor MUXZ 58, L_0000029a3c47f620, L_0000029a3c436ad8, L_0000029a3c430db0, C4<>;
L_0000029a3c47f760 .part L_0000029a3c4802a0, 0, 32;
L_0000029a3c47eae0 .arith/sum 32, v0000029a3c389500_0, L_0000029a3c436b68;
L_0000029a3c47ee00 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436bb0;
L_0000029a3c480340 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436bf8;
L_0000029a3c47eea0 .concat [ 32 16 0 0], L_0000029a3c47f760, L_0000029a3c436c40;
L_0000029a3c480700 .concat [ 6 26 0 0], L_0000029a3c4351b0, L_0000029a3c436c88;
L_0000029a3c47f800 .cmp/eq 32, L_0000029a3c480700, L_0000029a3c436cd0;
L_0000029a3c47efe0 .cmp/eq 6, L_0000029a3c47f4e0, L_0000029a3c436d18;
L_0000029a3c47f080 .concat [ 32 16 0 0], L_0000029a3c431360, L_0000029a3c436d60;
L_0000029a3c47f260 .concat [ 32 16 0 0], v0000029a3c389500_0, L_0000029a3c436da8;
L_0000029a3c47e9a0 .part L_0000029a3c47fc60, 15, 1;
LS_0000029a3c47f120_0_0 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_4 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_8 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_12 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_16 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_20 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_24 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_0_28 .concat [ 1 1 1 1], L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0, L_0000029a3c47e9a0;
LS_0000029a3c47f120_1_0 .concat [ 4 4 4 4], LS_0000029a3c47f120_0_0, LS_0000029a3c47f120_0_4, LS_0000029a3c47f120_0_8, LS_0000029a3c47f120_0_12;
LS_0000029a3c47f120_1_4 .concat [ 4 4 4 4], LS_0000029a3c47f120_0_16, LS_0000029a3c47f120_0_20, LS_0000029a3c47f120_0_24, LS_0000029a3c47f120_0_28;
L_0000029a3c47f120 .concat [ 16 16 0 0], LS_0000029a3c47f120_1_0, LS_0000029a3c47f120_1_4;
L_0000029a3c4800c0 .concat [ 16 32 0 0], L_0000029a3c47fc60, L_0000029a3c47f120;
L_0000029a3c47f300 .arith/sum 48, L_0000029a3c47f260, L_0000029a3c4800c0;
L_0000029a3c47f3a0 .functor MUXZ 48, L_0000029a3c47f300, L_0000029a3c47f080, L_0000029a3c430d40, C4<>;
L_0000029a3c47f580 .functor MUXZ 48, L_0000029a3c47f3a0, L_0000029a3c47eea0, L_0000029a3c4318a0, C4<>;
L_0000029a3c4803e0 .part L_0000029a3c47f580, 0, 32;
L_0000029a3c47f440 .functor MUXZ 32, L_0000029a3c47eae0, L_0000029a3c4803e0, v0000029a3c389320_0, C4<>;
L_0000029a3c47f8a0 .functor MUXZ 32, L_0000029a3c431440, L_0000029a3c436e38, L_0000029a3c430fe0, C4<>;
L_0000029a3c480520 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436f10;
L_0000029a3c47e860 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436f58;
L_0000029a3c47fe40 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c436fa0;
L_0000029a3c47fa80 .concat [ 16 16 0 0], L_0000029a3c47fc60, L_0000029a3c436fe8;
L_0000029a3c47fbc0 .part L_0000029a3c47fc60, 15, 1;
LS_0000029a3c47ea40_0_0 .concat [ 1 1 1 1], L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0;
LS_0000029a3c47ea40_0_4 .concat [ 1 1 1 1], L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0;
LS_0000029a3c47ea40_0_8 .concat [ 1 1 1 1], L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0;
LS_0000029a3c47ea40_0_12 .concat [ 1 1 1 1], L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0, L_0000029a3c47fbc0;
L_0000029a3c47ea40 .concat [ 4 4 4 4], LS_0000029a3c47ea40_0_0, LS_0000029a3c47ea40_0_4, LS_0000029a3c47ea40_0_8, LS_0000029a3c47ea40_0_12;
L_0000029a3c47eb80 .concat [ 16 16 0 0], L_0000029a3c47fc60, L_0000029a3c47ea40;
L_0000029a3c47ec20 .functor MUXZ 32, L_0000029a3c47eb80, L_0000029a3c47fa80, L_0000029a3c431130, C4<>;
L_0000029a3c480020 .concat [ 6 26 0 0], L_0000029a3c4351b0, L_0000029a3c437030;
L_0000029a3c47fd00 .cmp/eq 32, L_0000029a3c480020, L_0000029a3c437078;
L_0000029a3c47fda0 .cmp/eq 6, L_0000029a3c47f4e0, L_0000029a3c4370c0;
L_0000029a3c494ed0 .cmp/eq 6, L_0000029a3c47f4e0, L_0000029a3c437108;
L_0000029a3c496230 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c437150;
L_0000029a3c494f70 .functor MUXZ 32, L_0000029a3c47ec20, L_0000029a3c437198, L_0000029a3c496230, C4<>;
L_0000029a3c495010 .functor MUXZ 32, L_0000029a3c494f70, L_0000029a3c47f940, L_0000029a3c4311a0, C4<>;
L_0000029a3c4955b0 .concat [ 6 26 0 0], L_0000029a3c4351b0, L_0000029a3c4371e0;
L_0000029a3c494b10 .cmp/eq 32, L_0000029a3c4955b0, L_0000029a3c437228;
L_0000029a3c4962d0 .cmp/eq 6, L_0000029a3c47f4e0, L_0000029a3c437270;
L_0000029a3c495e70 .cmp/eq 6, L_0000029a3c47f4e0, L_0000029a3c4372b8;
L_0000029a3c496730 .cmp/eq 6, L_0000029a3c4351b0, L_0000029a3c437300;
L_0000029a3c496410 .functor MUXZ 32, L_0000029a3c431360, v0000029a3c389500_0, L_0000029a3c496730, C4<>;
L_0000029a3c4964b0 .functor MUXZ 32, L_0000029a3c496410, L_0000029a3c431670, L_0000029a3c431590, C4<>;
S_0000029a3c350680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029a3c348b40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029a3c431910 .functor NOT 1, v0000029a3c3590a0_0, C4<0>, C4<0>, C4<0>;
v0000029a3c358100_0 .net *"_ivl_0", 0 0, L_0000029a3c431910;  1 drivers
v0000029a3c358740_0 .net "in1", 31 0, L_0000029a3c431670;  alias, 1 drivers
v0000029a3c3581a0_0 .net "in2", 31 0, L_0000029a3c495010;  alias, 1 drivers
v0000029a3c358380_0 .net "out", 31 0, L_0000029a3c495510;  alias, 1 drivers
v0000029a3c357b60_0 .net "s", 0 0, v0000029a3c3590a0_0;  alias, 1 drivers
L_0000029a3c495510 .functor MUXZ 32, L_0000029a3c495010, L_0000029a3c431670, L_0000029a3c431910, C4<>;
S_0000029a3c2f4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029a3c430090 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3c4300c8 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3c430100 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3c430138 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3c430170 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3c4301a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3c4301e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3c430218 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3c430250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3c430288 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3c4302c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3c4302f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3c430330 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3c430368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3c4303a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3c4303d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3c430410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3c430448 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3c430480 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3c4304b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3c4304f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3c430528 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3c430560 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3c430598 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3c4305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3c430608 .param/l "xori" 0 4 8, C4<001110>;
v0000029a3c358600_0 .var "ALUOp", 3 0;
v0000029a3c3590a0_0 .var "ALUSrc", 0 0;
v0000029a3c358240_0 .var "MemReadEn", 0 0;
v0000029a3c358f60_0 .var "MemWriteEn", 0 0;
v0000029a3c358420_0 .var "MemtoReg", 0 0;
v0000029a3c3587e0_0 .var "RegDst", 0 0;
v0000029a3c359500_0 .var "RegWriteEn", 0 0;
v0000029a3c358920_0 .net "funct", 5 0, L_0000029a3c47f4e0;  alias, 1 drivers
v0000029a3c3584c0_0 .var "hlt", 0 0;
v0000029a3c357c00_0 .net "opcode", 5 0, L_0000029a3c4351b0;  alias, 1 drivers
v0000029a3c3595a0_0 .net "rst", 0 0, v0000029a3c4348f0_0;  alias, 1 drivers
E_0000029a3c3491c0 .event anyedge, v0000029a3c3595a0_0, v0000029a3c357c00_0, v0000029a3c358920_0;
S_0000029a3c2f46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029a3c349240 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029a3c431440 .functor BUFZ 32, L_0000029a3c480480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a3c358a60_0 .net "Data_Out", 31 0, L_0000029a3c431440;  alias, 1 drivers
v0000029a3c358b00 .array "InstMem", 0 1023, 31 0;
v0000029a3c358ce0_0 .net *"_ivl_0", 31 0, L_0000029a3c480480;  1 drivers
v0000029a3c359140_0 .net *"_ivl_3", 9 0, L_0000029a3c480660;  1 drivers
v0000029a3c358d80_0 .net *"_ivl_4", 11 0, L_0000029a3c4805c0;  1 drivers
L_0000029a3c436df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3c357700_0 .net *"_ivl_7", 1 0, L_0000029a3c436df0;  1 drivers
v0000029a3c359320_0 .net "addr", 31 0, v0000029a3c389500_0;  alias, 1 drivers
v0000029a3c3593c0_0 .var/i "i", 31 0;
L_0000029a3c480480 .array/port v0000029a3c358b00, L_0000029a3c4805c0;
L_0000029a3c480660 .part v0000029a3c389500_0, 0, 10;
L_0000029a3c4805c0 .concat [ 10 2 0 0], L_0000029a3c480660, L_0000029a3c436df0;
S_0000029a3c3f69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029a3c431360 .functor BUFZ 32, L_0000029a3c47f6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029a3c431670 .functor BUFZ 32, L_0000029a3c47ecc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a3c3578e0_0 .net *"_ivl_0", 31 0, L_0000029a3c47f6c0;  1 drivers
v0000029a3c357980_0 .net *"_ivl_10", 6 0, L_0000029a3c47f9e0;  1 drivers
L_0000029a3c436ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3c3352d0_0 .net *"_ivl_13", 1 0, L_0000029a3c436ec8;  1 drivers
v0000029a3c333610_0 .net *"_ivl_2", 6 0, L_0000029a3c47ff80;  1 drivers
L_0000029a3c436e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029a3c3891e0_0 .net *"_ivl_5", 1 0, L_0000029a3c436e80;  1 drivers
v0000029a3c38ae00_0 .net *"_ivl_8", 31 0, L_0000029a3c47ecc0;  1 drivers
v0000029a3c3895a0_0 .net "clk", 0 0, L_0000029a3c431520;  alias, 1 drivers
v0000029a3c3896e0_0 .var/i "i", 31 0;
v0000029a3c38a040_0 .net "readData1", 31 0, L_0000029a3c431360;  alias, 1 drivers
v0000029a3c38a220_0 .net "readData2", 31 0, L_0000029a3c431670;  alias, 1 drivers
v0000029a3c389d20_0 .net "readRegister1", 4 0, L_0000029a3c435390;  alias, 1 drivers
v0000029a3c38a720_0 .net "readRegister2", 4 0, L_0000029a3c47ed60;  alias, 1 drivers
v0000029a3c38a540 .array "registers", 31 0, 31 0;
v0000029a3c389f00_0 .net "rst", 0 0, v0000029a3c4348f0_0;  alias, 1 drivers
v0000029a3c389dc0_0 .net "we", 0 0, v0000029a3c359500_0;  alias, 1 drivers
v0000029a3c38a900_0 .net "writeData", 31 0, L_0000029a3c4960f0;  alias, 1 drivers
v0000029a3c38aa40_0 .net "writeRegister", 4 0, L_0000029a3c47fee0;  alias, 1 drivers
E_0000029a3c34a000/0 .event negedge, v0000029a3c3595a0_0;
E_0000029a3c34a000/1 .event posedge, v0000029a3c3895a0_0;
E_0000029a3c34a000 .event/or E_0000029a3c34a000/0, E_0000029a3c34a000/1;
L_0000029a3c47f6c0 .array/port v0000029a3c38a540, L_0000029a3c47ff80;
L_0000029a3c47ff80 .concat [ 5 2 0 0], L_0000029a3c435390, L_0000029a3c436e80;
L_0000029a3c47ecc0 .array/port v0000029a3c38a540, L_0000029a3c47f9e0;
L_0000029a3c47f9e0 .concat [ 5 2 0 0], L_0000029a3c47ed60, L_0000029a3c436ec8;
S_0000029a3c3f6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029a3c3f69c0;
 .timescale 0 0;
v0000029a3c357840_0 .var/i "i", 31 0;
S_0000029a3c2f1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029a3c347500 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029a3c430c60 .functor NOT 1, v0000029a3c3587e0_0, C4<0>, C4<0>, C4<0>;
v0000029a3c388f60_0 .net *"_ivl_0", 0 0, L_0000029a3c430c60;  1 drivers
v0000029a3c38a9a0_0 .net "in1", 4 0, L_0000029a3c47ed60;  alias, 1 drivers
v0000029a3c38a360_0 .net "in2", 4 0, L_0000029a3c434530;  alias, 1 drivers
v0000029a3c389aa0_0 .net "out", 4 0, L_0000029a3c47fee0;  alias, 1 drivers
v0000029a3c389640_0 .net "s", 0 0, v0000029a3c3587e0_0;  alias, 1 drivers
L_0000029a3c47fee0 .functor MUXZ 5, L_0000029a3c434530, L_0000029a3c47ed60, L_0000029a3c430c60, C4<>;
S_0000029a3c2f1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029a3c347800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029a3c4319f0 .functor NOT 1, v0000029a3c358420_0, C4<0>, C4<0>, C4<0>;
v0000029a3c38a0e0_0 .net *"_ivl_0", 0 0, L_0000029a3c4319f0;  1 drivers
v0000029a3c3893c0_0 .net "in1", 31 0, v0000029a3c38ab80_0;  alias, 1 drivers
v0000029a3c389780_0 .net "in2", 31 0, v0000029a3c38a7c0_0;  alias, 1 drivers
v0000029a3c389b40_0 .net "out", 31 0, L_0000029a3c4960f0;  alias, 1 drivers
v0000029a3c389820_0 .net "s", 0 0, v0000029a3c358420_0;  alias, 1 drivers
L_0000029a3c4960f0 .functor MUXZ 32, v0000029a3c38a7c0_0, v0000029a3c38ab80_0, L_0000029a3c4319f0, C4<>;
S_0000029a3c2ddd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029a3c2ddf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029a3c2ddf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000029a3c2ddf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029a3c2ddfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000029a3c2ddfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029a3c2de018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029a3c2de050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029a3c2de088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029a3c2de0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029a3c2de0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029a3c2de130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029a3c2de168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029a3c437348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a3c38aae0_0 .net/2u *"_ivl_0", 31 0, L_0000029a3c437348;  1 drivers
v0000029a3c38a400_0 .net "opSel", 3 0, v0000029a3c358600_0;  alias, 1 drivers
v0000029a3c389be0_0 .net "operand1", 31 0, L_0000029a3c4964b0;  alias, 1 drivers
v0000029a3c389e60_0 .net "operand2", 31 0, L_0000029a3c495510;  alias, 1 drivers
v0000029a3c38ab80_0 .var "result", 31 0;
v0000029a3c389fa0_0 .net "zero", 0 0, L_0000029a3c495d30;  alias, 1 drivers
E_0000029a3c346a00 .event anyedge, v0000029a3c358600_0, v0000029a3c389be0_0, v0000029a3c358380_0;
L_0000029a3c495d30 .cmp/eq 32, v0000029a3c38ab80_0, L_0000029a3c437348;
S_0000029a3c324950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000029a3c430650 .param/l "RType" 0 4 2, C4<000000>;
P_0000029a3c430688 .param/l "add" 0 4 5, C4<100000>;
P_0000029a3c4306c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029a3c4306f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029a3c430730 .param/l "and_" 0 4 5, C4<100100>;
P_0000029a3c430768 .param/l "andi" 0 4 8, C4<001100>;
P_0000029a3c4307a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029a3c4307d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029a3c430810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029a3c430848 .param/l "j" 0 4 12, C4<000010>;
P_0000029a3c430880 .param/l "jal" 0 4 12, C4<000011>;
P_0000029a3c4308b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029a3c4308f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029a3c430928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029a3c430960 .param/l "or_" 0 4 5, C4<100101>;
P_0000029a3c430998 .param/l "ori" 0 4 8, C4<001101>;
P_0000029a3c4309d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029a3c430a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000029a3c430a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000029a3c430a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000029a3c430ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029a3c430ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029a3c430b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000029a3c430b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000029a3c430b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029a3c430bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000029a3c389320_0 .var "PCsrc", 0 0;
v0000029a3c3898c0_0 .net "funct", 5 0, L_0000029a3c47f4e0;  alias, 1 drivers
v0000029a3c389000_0 .net "opcode", 5 0, L_0000029a3c4351b0;  alias, 1 drivers
v0000029a3c3890a0_0 .net "operand1", 31 0, L_0000029a3c431360;  alias, 1 drivers
v0000029a3c38a180_0 .net "operand2", 31 0, L_0000029a3c495510;  alias, 1 drivers
v0000029a3c389140_0 .net "rst", 0 0, v0000029a3c4348f0_0;  alias, 1 drivers
E_0000029a3c347cc0/0 .event anyedge, v0000029a3c3595a0_0, v0000029a3c357c00_0, v0000029a3c38a040_0, v0000029a3c358380_0;
E_0000029a3c347cc0/1 .event anyedge, v0000029a3c358920_0;
E_0000029a3c347cc0 .event/or E_0000029a3c347cc0/0, E_0000029a3c347cc0/1;
S_0000029a3c324ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029a3c38ac20 .array "DataMem", 0 1023, 31 0;
v0000029a3c38acc0_0 .net "address", 31 0, v0000029a3c38ab80_0;  alias, 1 drivers
v0000029a3c389960_0 .net "clock", 0 0, L_0000029a3c431210;  1 drivers
v0000029a3c389280_0 .net "data", 31 0, L_0000029a3c431670;  alias, 1 drivers
v0000029a3c389a00_0 .var/i "i", 31 0;
v0000029a3c38a7c0_0 .var "q", 31 0;
v0000029a3c38ad60_0 .net "rden", 0 0, v0000029a3c358240_0;  alias, 1 drivers
v0000029a3c389460_0 .net "wren", 0 0, v0000029a3c358f60_0;  alias, 1 drivers
E_0000029a3c347fc0 .event posedge, v0000029a3c389960_0;
S_0000029a3c431c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000029a3c3504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029a3c346bc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029a3c38a2c0_0 .net "PCin", 31 0, L_0000029a3c47f440;  alias, 1 drivers
v0000029a3c389500_0 .var "PCout", 31 0;
v0000029a3c38a4a0_0 .net "clk", 0 0, L_0000029a3c431520;  alias, 1 drivers
v0000029a3c38a5e0_0 .net "rst", 0 0, v0000029a3c4348f0_0;  alias, 1 drivers
    .scope S_0000029a3c324950;
T_0 ;
    %wait E_0000029a3c347cc0;
    %load/vec4 v0000029a3c389140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a3c389320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a3c389000_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029a3c3890a0_0;
    %load/vec4 v0000029a3c38a180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000029a3c389000_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000029a3c3890a0_0;
    %load/vec4 v0000029a3c38a180_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000029a3c389000_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000029a3c389000_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000029a3c389000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000029a3c3898c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000029a3c389320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029a3c431c20;
T_1 ;
    %wait E_0000029a3c34a000;
    %load/vec4 v0000029a3c38a5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a3c389500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029a3c38a2c0_0;
    %assign/vec4 v0000029a3c389500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029a3c2f46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3c3593c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029a3c3593c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3c3593c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %load/vec4 v0000029a3c3593c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3c3593c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c358b00, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029a3c2f4450;
T_3 ;
    %wait E_0000029a3c3491c0;
    %load/vec4 v0000029a3c3595a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029a3c3584c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3c358f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3c358420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029a3c358240_0, 0;
    %assign/vec4 v0000029a3c3587e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029a3c3584c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029a3c358600_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029a3c3590a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3c359500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3c358f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3c358420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a3c358240_0, 0, 1;
    %store/vec4 v0000029a3c3587e0_0, 0, 1;
    %load/vec4 v0000029a3c357c00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3584c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3587e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %load/vec4 v0000029a3c358920_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3587e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a3c3587e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c358240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c359500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c358420_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c358f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a3c3590a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029a3c358600_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029a3c3f69c0;
T_4 ;
    %wait E_0000029a3c34a000;
    %fork t_1, S_0000029a3c3f6b50;
    %jmp t_0;
    .scope S_0000029a3c3f6b50;
t_1 ;
    %load/vec4 v0000029a3c389f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3c357840_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029a3c357840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3c357840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38a540, 0, 4;
    %load/vec4 v0000029a3c357840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3c357840_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029a3c389dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029a3c38a900_0;
    %load/vec4 v0000029a3c38aa40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38a540, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029a3c3f69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029a3c3f69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3c3896e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029a3c3896e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029a3c3896e0_0;
    %ix/getv/s 4, v0000029a3c3896e0_0;
    %load/vec4a v0000029a3c38a540, 4;
    %ix/getv/s 4, v0000029a3c3896e0_0;
    %load/vec4a v0000029a3c38a540, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029a3c3896e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3c3896e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029a3c2ddd70;
T_6 ;
    %wait E_0000029a3c346a00;
    %load/vec4 v0000029a3c38a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %add;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %sub;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %and;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %or;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %xor;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %or;
    %inv;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029a3c389be0_0;
    %load/vec4 v0000029a3c389e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029a3c389e60_0;
    %load/vec4 v0000029a3c389be0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029a3c389be0_0;
    %ix/getv 4, v0000029a3c389e60_0;
    %shiftl 4;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029a3c389be0_0;
    %ix/getv 4, v0000029a3c389e60_0;
    %shiftr 4;
    %assign/vec4 v0000029a3c38ab80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029a3c324ae0;
T_7 ;
    %wait E_0000029a3c347fc0;
    %load/vec4 v0000029a3c38ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029a3c38acc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029a3c38ac20, 4;
    %assign/vec4 v0000029a3c38a7c0_0, 0;
T_7.0 ;
    %load/vec4 v0000029a3c389460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029a3c389280_0;
    %ix/getv 3, v0000029a3c38acc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029a3c324ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3c389a00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000029a3c389a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029a3c389a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %load/vec4 v0000029a3c389a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3c389a00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a3c38ac20, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000029a3c324ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a3c389a00_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029a3c389a00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029a3c389a00_0;
    %load/vec4a v0000029a3c38ac20, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000029a3c389a00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029a3c389a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a3c389a00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029a3c3504f0;
T_10 ;
    %wait E_0000029a3c34a000;
    %load/vec4 v0000029a3c434710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a3c435070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029a3c435070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029a3c435070_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029a3c3501d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3c435cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3c4348f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029a3c3501d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029a3c435cf0_0;
    %inv;
    %assign/vec4 v0000029a3c435cf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029a3c3501d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a3c4348f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a3c4348f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029a3c434170_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
