{"tid":2393837,"cid":18,"subCid":0,"title":"有無巴打可以分享下想學FPGA應該點入門?","createTime":"2021-02-03T18:41:36.000Z","updateTime":"2021-02-11T08:33:04.000Z","uid":137768,"like":0,"dislike":0,"uniUserReply":4,"replies":[{"pid":"aaa29616af45b38d6f7cf53993f9d59109b3af76","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-03T18:41:36.000Z","msg":"新手入門 暫時只係知道要<br />\n1)學寫VHDL<br />\n2)買一套fpga development kit (買Intel Stratix/Cyclone, Xilinx Alveo? 香港有咩地方可以買到? Intel定Xilinx會啱新手多啲?定無分別?)<br />\n3)學IDE點玩 (Intel Quartus Prime/Xilinx Vivado)<br />\n有無其他野漏左?<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" /><br />\n<br />\n啲basic搞掂就開始上網玩啲簡單examples<br />\n最後想挑戰難啲嘅野 例如AI野 train neural network<img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" />"},{"pid":"39db13968dff8e6080d4b222506e95110a8b53d9","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"citedBy":1,"replyTime":"2021-02-03T19:28:43.000Z","msg":"TinyFPGA"},{"pid":"65b47bcbe1276d9cb1bdd93d1aa1f20e8f7dcc26","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"39db13968dff8e6080d4b222506e95110a8b53d9","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"citedBy":1,"replyTime":"2021-02-03T19:28:43.000Z","msg":"TinyFPGA"},"citedBy":1,"replyTime":"2021-02-04T03:06:56.000Z","msg":"上網睇左少少 tinyfpga好似係由lattice semiconductor整嘅? 同intel/xilinx嘅product比起黎會易啲做development?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" />"},{"pid":"26f18039e7b4ff17241e9f87ee3c4cb133da1900","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"quote":{"pid":"65b47bcbe1276d9cb1bdd93d1aa1f20e8f7dcc26","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"39db13968dff8e6080d4b222506e95110a8b53d9","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"citedBy":1,"replyTime":"2021-02-03T19:28:43.000Z","msg":"TinyFPGA"},"citedBy":1,"replyTime":"2021-02-04T03:06:56.000Z","msg":"上網睇左少少 tinyfpga好似係由lattice semiconductor整嘅? 同intel/xilinx嘅product比起黎會易啲做development?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T03:09:29.000Z","msg":"純粹舉張細既fpga例子<br />\n可以再睇睇 <a href=\"https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.joelw.id.au%2FFPGA%2FCheapFPGADevelopmentBoards&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=ba005252\" target=\"_blank\">https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards</a>"},{"pid":"4a091dba4b0bd795e64a4e1003d5f05c9a9f0d86","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"26f18039e7b4ff17241e9f87ee3c4cb133da1900","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"quote":{"pid":"65b47bcbe1276d9cb1bdd93d1aa1f20e8f7dcc26","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"39db13968dff8e6080d4b222506e95110a8b53d9","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"citedBy":1,"replyTime":"2021-02-03T19:28:43.000Z","msg":"TinyFPGA"},"citedBy":1,"replyTime":"2021-02-04T03:06:56.000Z","msg":"上網睇左少少 tinyfpga好似係由lattice semiconductor整嘅? 同intel/xilinx嘅product比起黎會易啲做development?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T03:09:29.000Z","msg":"純粹舉張細既fpga例子<br />\n可以再睇睇 <a href=\"https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.joelw.id.au%2FFPGA%2FCheapFPGADevelopmentBoards&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=ba005252\" target=\"_blank\">https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards</a>"},"citedBy":1,"replyTime":"2021-02-04T04:43:54.000Z","msg":"Thanks手巴<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /> 睇完個list 我諗我都係先從intel cyclone入手<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" />我諗大廠個user community大啲debug起上黎會易搞啲<br />\n<br />\n<img src=\"/assets/faces/normal/oh.gif\" class=\"hkgmoji\" />"},{"pid":"aab4b40dc712609eb6c08d841551ddfc627877a1","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"4a091dba4b0bd795e64a4e1003d5f05c9a9f0d86","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"26f18039e7b4ff17241e9f87ee3c4cb133da1900","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"quote":{"pid":"65b47bcbe1276d9cb1bdd93d1aa1f20e8f7dcc26","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T03:06:56.000Z","msg":"上網睇左少少 tinyfpga好似係由lattice semiconductor整嘅? 同intel/xilinx嘅product比起黎會易啲做development?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T03:09:29.000Z","msg":"純粹舉張細既fpga例子<br />\n可以再睇睇 <a href=\"https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.joelw.id.au%2FFPGA%2FCheapFPGADevelopmentBoards&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=ba005252\" target=\"_blank\">https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards</a>"},"citedBy":1,"replyTime":"2021-02-04T04:43:54.000Z","msg":"Thanks手巴<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /> 睇完個list 我諗我都係先從intel cyclone入手<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" />我諗大廠個user community大啲debug起上黎會易搞啲<br />\n<br />\n<img src=\"/assets/faces/normal/oh.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T04:56:29.000Z","msg":"點解要用fpga先<br />\nTrain大家用gpu<br />\nApplication就有低電量core/asic<img src=\"/assets/faces/lm2/think.gif\" class=\"hkgmoji\" />"},{"pid":"17bfc2e4be3cc681edd1d3359c5012fdbeff1666","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aab4b40dc712609eb6c08d841551ddfc627877a1","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"4a091dba4b0bd795e64a4e1003d5f05c9a9f0d86","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"26f18039e7b4ff17241e9f87ee3c4cb133da1900","tid":2393837,"uid":147721,"like":1,"dislike":0,"score":1,"citedBy":1,"replyTime":"2021-02-04T03:09:29.000Z","msg":"純粹舉張細既fpga例子<br />\n可以再睇睇 <a href=\"https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.joelw.id.au%2FFPGA%2FCheapFPGADevelopmentBoards&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=ba005252\" target=\"_blank\">https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards</a>"},"citedBy":1,"replyTime":"2021-02-04T04:43:54.000Z","msg":"Thanks手巴<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /> 睇完個list 我諗我都係先從intel cyclone入手<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" />我諗大廠個user community大啲debug起上黎會易搞啲<br />\n<br />\n<img src=\"/assets/faces/normal/oh.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T04:56:29.000Z","msg":"點解要用fpga先<br />\nTrain大家用gpu<br />\nApplication就有低電量core/asic<img src=\"/assets/faces/lm2/think.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:45:12.000Z","msg":"<img src=\"/assets/faces/normal/wonder.gif\" class=\"hkgmoji\" />"},{"pid":"aa9269a6e3827577ffe032af02c72dcc9a3cb839","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"17bfc2e4be3cc681edd1d3359c5012fdbeff1666","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aab4b40dc712609eb6c08d841551ddfc627877a1","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"4a091dba4b0bd795e64a4e1003d5f05c9a9f0d86","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T04:43:54.000Z","msg":"Thanks手巴<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /> 睇完個list 我諗我都係先從intel cyclone入手<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" />我諗大廠個user community大啲debug起上黎會易搞啲<br />\n<br />\n<img src=\"/assets/faces/normal/oh.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T04:56:29.000Z","msg":"點解要用fpga先<br />\nTrain大家用gpu<br />\nApplication就有低電量core/asic<img src=\"/assets/faces/lm2/think.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:45:12.000Z","msg":"<img src=\"/assets/faces/normal/wonder.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:47:54.000Z","msg":"而家好似有啲AI ASIC係一堆ALU+programmable routing"},{"pid":"51aac6322f5e41365403eb3350dfb470a23d6816","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aa9269a6e3827577ffe032af02c72dcc9a3cb839","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"17bfc2e4be3cc681edd1d3359c5012fdbeff1666","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aab4b40dc712609eb6c08d841551ddfc627877a1","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T04:56:29.000Z","msg":"點解要用fpga先<br />\nTrain大家用gpu<br />\nApplication就有低電量core/asic<img src=\"/assets/faces/lm2/think.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:45:12.000Z","msg":"<img src=\"/assets/faces/normal/wonder.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:47:54.000Z","msg":"而家好似有啲AI ASIC係一堆ALU+programmable routing"},"citedBy":1,"replyTime":"2021-02-04T06:02:44.000Z","msg":"<img src=\"/assets/faces/normal/wonder2.gif\" class=\"hkgmoji\" />"},{"pid":"44dd90948d6ccd1e3b74fd94d2a6a36a9de095bd","tid":2393837,"uid":134822,"like":0,"dislike":0,"score":0,"quote":{"pid":"51aac6322f5e41365403eb3350dfb470a23d6816","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aa9269a6e3827577ffe032af02c72dcc9a3cb839","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"17bfc2e4be3cc681edd1d3359c5012fdbeff1666","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T05:45:12.000Z","msg":"<img src=\"/assets/faces/normal/wonder.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T05:47:54.000Z","msg":"而家好似有啲AI ASIC係一堆ALU+programmable routing"},"citedBy":1,"replyTime":"2021-02-04T06:02:44.000Z","msg":"<img src=\"/assets/faces/normal/wonder2.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T08:10:15.000Z","msg":"<img src=\"/assets/faces/normal/@.gif\" class=\"hkgmoji\" />"},{"pid":"6b87507dcca49a6f21bd31bcfad3c5d74b82a115","tid":2393837,"uid":105553,"like":2,"dislike":0,"score":2,"quote":{"pid":"aaa29616af45b38d6f7cf53993f9d59109b3af76","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-03T18:41:36.000Z","msg":"新手入門 暫時只係知道要<br />\n1)學寫VHDL<br />\n2)買一套fpga development kit (買Intel Stratix/Cyclone, Xilinx Alveo? 香港有咩地方可以買到? Intel定Xilinx會啱新手多啲?定無分別?)<br />\n3)學IDE點玩 (Intel Quartus Prime/Xilinx Vivado)<br />\n有無其他野漏左?<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" /><br />\n<br />\n啲basic搞掂就開始上網玩啲簡單examples<br />\n最後想挑戰難啲嘅野 例如AI野 train neural network<img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" />"},"citedBy":2,"replyTime":"2021-02-04T08:26:27.000Z","msg":"美國公司多見人寫Verilog，未聽過做hardware嘅同事用VHDL。另外依家有high level synthesis，用C++ subset嚟做HDL。好處係同一個source code可以compile用成一般C++ program（例如unit test）。不過high level synthesis tool未必有免費版本。"},{"pid":"7449bca5a148bf8241488d70bea605c62070510e","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"6b87507dcca49a6f21bd31bcfad3c5d74b82a115","tid":2393837,"uid":105553,"like":2,"dislike":0,"score":2,"quote":{"pid":"aaa29616af45b38d6f7cf53993f9d59109b3af76","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-03T18:41:36.000Z","msg":"新手入門 暫時只係知道要<br />\n1)學寫VHDL<br />\n2)買一套fpga development kit (買Intel Stratix/Cyclone, Xilinx Alveo? 香港有咩地方可以買到? Intel定Xilinx會啱新手多啲?定無分別?)<br />\n3)學IDE點玩 (Intel Quartus Prime/Xilinx Vivado)<br />\n有無其他野漏左?<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" /><br />\n<br />\n啲basic搞掂就開始上網玩啲簡單examples<br />\n最後想挑戰難啲嘅野 例如AI野 train neural network<img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" />"},"citedBy":2,"replyTime":"2021-02-04T08:26:27.000Z","msg":"美國公司多見人寫Verilog，未聽過做hardware嘅同事用VHDL。另外依家有high level synthesis，用C++ subset嚟做HDL。好處係同一個source code可以compile用成一般C++ program（例如unit test）。不過high level synthesis tool未必有免費版本。"},"citedBy":0,"replyTime":"2021-02-04T09:29:42.000Z","msg":"出現了<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><br />\n<br />\n我同事都好似係用Verilog<br />\nBtw唔中意high level synthesis"},{"pid":"8845335794fbf73c36157574211d86ca219296a4","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"44dd90948d6ccd1e3b74fd94d2a6a36a9de095bd","tid":2393837,"uid":134822,"like":0,"dislike":0,"score":0,"quote":{"pid":"51aac6322f5e41365403eb3350dfb470a23d6816","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"aa9269a6e3827577ffe032af02c72dcc9a3cb839","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T05:47:54.000Z","msg":"而家好似有啲AI ASIC係一堆ALU+programmable routing"},"citedBy":1,"replyTime":"2021-02-04T06:02:44.000Z","msg":"<img src=\"/assets/faces/normal/wonder2.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-04T08:10:15.000Z","msg":"<img src=\"/assets/faces/normal/@.gif\" class=\"hkgmoji\" />"},"citedBy":0,"replyTime":"2021-02-04T10:44:16.000Z","msg":"<img src=\"/assets/faces/normal/fuck.gif\" class=\"hkgmoji\" />"},{"pid":"39907afd9596fd3f7f4e281952ddfa339e1a996f","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"6b87507dcca49a6f21bd31bcfad3c5d74b82a115","tid":2393837,"uid":105553,"like":2,"dislike":0,"score":2,"quote":{"pid":"aaa29616af45b38d6f7cf53993f9d59109b3af76","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-03T18:41:36.000Z","msg":"新手入門 暫時只係知道要<br />\n1)學寫VHDL<br />\n2)買一套fpga development kit (買Intel Stratix/Cyclone, Xilinx Alveo? 香港有咩地方可以買到? Intel定Xilinx會啱新手多啲?定無分別?)<br />\n3)學IDE點玩 (Intel Quartus Prime/Xilinx Vivado)<br />\n有無其他野漏左?<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" /><br />\n<br />\n啲basic搞掂就開始上網玩啲簡單examples<br />\n最後想挑戰難啲嘅野 例如AI野 train neural network<img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" />"},"citedBy":2,"replyTime":"2021-02-04T08:26:27.000Z","msg":"美國公司多見人寫Verilog，未聽過做hardware嘅同事用VHDL。另外依家有high level synthesis，用C++ subset嚟做HDL。好處係同一個source code可以compile用成一般C++ program（例如unit test）。不過high level synthesis tool未必有免費版本。"},"citedBy":1,"replyTime":"2021-02-04T10:56:59.000Z","msg":"<img src=\"/assets/faces/normal/z.gif\" class=\"hkgmoji\" />"},{"pid":"0f33e6652cdb4557b0d4e803f77a25706e566143","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"39907afd9596fd3f7f4e281952ddfa339e1a996f","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"6b87507dcca49a6f21bd31bcfad3c5d74b82a115","tid":2393837,"uid":105553,"like":2,"dislike":0,"score":2,"quote":{"pid":"aaa29616af45b38d6f7cf53993f9d59109b3af76","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-03T18:41:36.000Z","msg":"新手入門 暫時只係知道要<br />\n1)學寫VHDL<br />\n2)買一套fpga development kit (買Intel Stratix/Cyclone, Xilinx Alveo? 香港有咩地方可以買到? Intel定Xilinx會啱新手多啲?定無分別?)<br />\n3)學IDE點玩 (Intel Quartus Prime/Xilinx Vivado)<br />\n有無其他野漏左?<img src=\"/assets/faces/lomoji/26.png\" class=\"hkgmoji\" /><br />\n<br />\n啲basic搞掂就開始上網玩啲簡單examples<br />\n最後想挑戰難啲嘅野 例如AI野 train neural network<img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/hoho.gif\" class=\"hkgmoji\" />"},"citedBy":2,"replyTime":"2021-02-04T08:26:27.000Z","msg":"美國公司多見人寫Verilog，未聽過做hardware嘅同事用VHDL。另外依家有high level synthesis，用C++ subset嚟做HDL。好處係同一個source code可以compile用成一般C++ program（例如unit test）。不過high level synthesis tool未必有免費版本。"},"citedBy":1,"replyTime":"2021-02-04T10:56:59.000Z","msg":"<img src=\"/assets/faces/normal/z.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-05T03:57:22.000Z","msg":"個人覺得high level synthesis in hardware就好似drag&amp;drop programming in software咁"},{"pid":"b2170657751fabea7dad85d1afdd33b5a1e7d45d","tid":2393837,"uid":105553,"like":0,"dislike":0,"score":0,"quote":{"pid":"0f33e6652cdb4557b0d4e803f77a25706e566143","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"39907afd9596fd3f7f4e281952ddfa339e1a996f","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"6b87507dcca49a6f21bd31bcfad3c5d74b82a115","tid":2393837,"uid":105553,"like":2,"dislike":0,"score":2,"citedBy":2,"replyTime":"2021-02-04T08:26:27.000Z","msg":"美國公司多見人寫Verilog，未聽過做hardware嘅同事用VHDL。另外依家有high level synthesis，用C++ subset嚟做HDL。好處係同一個source code可以compile用成一般C++ program（例如unit test）。不過high level synthesis tool未必有免費版本。"},"citedBy":1,"replyTime":"2021-02-04T10:56:59.000Z","msg":"<img src=\"/assets/faces/normal/z.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-05T03:57:22.000Z","msg":"個人覺得high level synthesis in hardware就好似drag&amp;drop programming in software咁"},"citedBy":1,"replyTime":"2021-02-05T06:50:27.000Z","msg":"都唔係嘅。High level synthesis係某啲情況幾有用。有同事將個原本用verilog寫嘅module用HLS嘅C++ 寫過跟住就好容易咁去re-pipeline個module仲可以試唔同pipeline length同FPGA clock frequency。"},{"pid":"1fa04fb1b5d79c9341f774d8321a9765f1774870","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"b2170657751fabea7dad85d1afdd33b5a1e7d45d","tid":2393837,"uid":105553,"like":0,"dislike":0,"score":0,"quote":{"pid":"0f33e6652cdb4557b0d4e803f77a25706e566143","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"quote":{"pid":"39907afd9596fd3f7f4e281952ddfa339e1a996f","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-04T10:56:59.000Z","msg":"<img src=\"/assets/faces/normal/z.gif\" class=\"hkgmoji\" />"},"citedBy":1,"replyTime":"2021-02-05T03:57:22.000Z","msg":"個人覺得high level synthesis in hardware就好似drag&amp;drop programming in software咁"},"citedBy":1,"replyTime":"2021-02-05T06:50:27.000Z","msg":"都唔係嘅。High level synthesis係某啲情況幾有用。有同事將個原本用verilog寫嘅module用HLS嘅C++ 寫過跟住就好容易咁去re-pipeline個module仲可以試唔同pipeline length同FPGA clock frequency。"},"citedBy":1,"replyTime":"2021-02-08T05:28:03.000Z","msg":"巴打係咪講緊下面呢類研究用HLS做? 感覺幾有趣 呢種optimization其實係咪限於fpga嘅soft processor? 一般CPU/GPU都係用hard processer就無得咁玩?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><br />\n<img src=\"https://na.cx/i/3DtEA3h.jpg\" data-thumbnail-src=\"https://i.lih.kg/thumbnail?u=https%3A%2F%2Fna.cx%2Fi%2F3DtEA3h.jpg&h=1aa40a2b&s={SIZE}\" /><br />\n<br />\n<a href=\"https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=06a31141\" data-auto-link target=\"_blank\">https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor</a>"},{"pid":"87440f7c4caf4b9b72c7d7478ad87a8e4c6d3ec0","tid":2393837,"uid":105553,"like":1,"dislike":0,"score":1,"quote":{"pid":"1fa04fb1b5d79c9341f774d8321a9765f1774870","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"b2170657751fabea7dad85d1afdd33b5a1e7d45d","tid":2393837,"uid":105553,"like":0,"dislike":0,"score":0,"quote":{"pid":"0f33e6652cdb4557b0d4e803f77a25706e566143","tid":2393837,"uid":147721,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-05T03:57:22.000Z","msg":"個人覺得high level synthesis in hardware就好似drag&amp;drop programming in software咁"},"citedBy":1,"replyTime":"2021-02-05T06:50:27.000Z","msg":"都唔係嘅。High level synthesis係某啲情況幾有用。有同事將個原本用verilog寫嘅module用HLS嘅C++ 寫過跟住就好容易咁去re-pipeline個module仲可以試唔同pipeline length同FPGA clock frequency。"},"citedBy":1,"replyTime":"2021-02-08T05:28:03.000Z","msg":"巴打係咪講緊下面呢類研究用HLS做? 感覺幾有趣 呢種optimization其實係咪限於fpga嘅soft processor? 一般CPU/GPU都係用hard processer就無得咁玩?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><br />\n<img src=\"https://na.cx/i/3DtEA3h.jpg\" data-thumbnail-src=\"https://i.lih.kg/thumbnail?u=https%3A%2F%2Fna.cx%2Fi%2F3DtEA3h.jpg&h=1aa40a2b&s={SIZE}\" /><br />\n<br />\n<a href=\"https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=06a31141\" data-auto-link target=\"_blank\">https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor</a>"},"citedBy":1,"replyTime":"2021-02-08T17:13:05.000Z","msg":"我的同事不是我，所以我只可以講理論。<br />\n<br />\npipelining可以影響performance，如果要optimize design我地會想試唔同design。如果你個design係用verilog寫人手做pipelining，下下要人手調整，都幾麻煩同易出錯。聽講同事係用HLS重新implement algorithm但同HLS tool做pipelining。咁改pipeline depth就可能只改小小source code。大部分工作tool做，而且唔咁容易出錯。<br />\n<br />\n用software例子：你用assembly寫SSE code，而家要改AVX，vector size唔同要人手執過晒啲code。用HLS就好似用C/C++寫sequential code靠compiler做auto vectorization。<br />\n<br />\nCPU/GPU應該都可以用呢個方法，但唔識得人呢啲project所以唔清楚。"},{"pid":"d92dd6b932130f670fc5adf87d827365128a71ff","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"87440f7c4caf4b9b72c7d7478ad87a8e4c6d3ec0","tid":2393837,"uid":105553,"like":1,"dislike":0,"score":1,"quote":{"pid":"1fa04fb1b5d79c9341f774d8321a9765f1774870","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"b2170657751fabea7dad85d1afdd33b5a1e7d45d","tid":2393837,"uid":105553,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-05T06:50:27.000Z","msg":"都唔係嘅。High level synthesis係某啲情況幾有用。有同事將個原本用verilog寫嘅module用HLS嘅C++ 寫過跟住就好容易咁去re-pipeline個module仲可以試唔同pipeline length同FPGA clock frequency。"},"citedBy":1,"replyTime":"2021-02-08T05:28:03.000Z","msg":"巴打係咪講緊下面呢類研究用HLS做? 感覺幾有趣 呢種optimization其實係咪限於fpga嘅soft processor? 一般CPU/GPU都係用hard processer就無得咁玩?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><br />\n<img src=\"https://na.cx/i/3DtEA3h.jpg\" data-thumbnail-src=\"https://i.lih.kg/thumbnail?u=https%3A%2F%2Fna.cx%2Fi%2F3DtEA3h.jpg&h=1aa40a2b&s={SIZE}\" /><br />\n<br />\n<a href=\"https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=06a31141\" data-auto-link target=\"_blank\">https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor</a>"},"citedBy":1,"replyTime":"2021-02-08T17:13:05.000Z","msg":"我的同事不是我，所以我只可以講理論。<br />\n<br />\npipelining可以影響performance，如果要optimize design我地會想試唔同design。如果你個design係用verilog寫人手做pipelining，下下要人手調整，都幾麻煩同易出錯。聽講同事係用HLS重新implement algorithm但同HLS tool做pipelining。咁改pipeline depth就可能只改小小source code。大部分工作tool做，而且唔咁容易出錯。<br />\n<br />\n用software例子：你用assembly寫SSE code，而家要改AVX，vector size唔同要人手執過晒啲code。用HLS就好似用C/C++寫sequential code靠compiler做auto vectorization。<br />\n<br />\nCPU/GPU應該都可以用呢個方法，但唔識得人呢啲project所以唔清楚。"},"citedBy":1,"replyTime":"2021-02-11T05:12:39.000Z","msg":"<img src=\"/assets/faces/normal/no.gif\" class=\"hkgmoji\" />"},{"pid":"29010922f3874c7266b872ce498af4418c183793","tid":2393837,"uid":105553,"like":1,"dislike":0,"score":1,"quote":{"pid":"d92dd6b932130f670fc5adf87d827365128a71ff","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"quote":{"pid":"87440f7c4caf4b9b72c7d7478ad87a8e4c6d3ec0","tid":2393837,"uid":105553,"like":1,"dislike":0,"score":1,"quote":{"pid":"1fa04fb1b5d79c9341f774d8321a9765f1774870","tid":2393837,"uid":137768,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2021-02-08T05:28:03.000Z","msg":"巴打係咪講緊下面呢類研究用HLS做? 感覺幾有趣 呢種optimization其實係咪限於fpga嘅soft processor? 一般CPU/GPU都係用hard processer就無得咁玩?<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><br />\n<img src=\"https://na.cx/i/3DtEA3h.jpg\" data-thumbnail-src=\"https://i.lih.kg/thumbnail?u=https%3A%2F%2Fna.cx%2Fi%2F3DtEA3h.jpg&h=1aa40a2b&s={SIZE}\" /><br />\n<br />\n<a href=\"https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=06a31141\" data-auto-link target=\"_blank\">https://www.researchgate.net/publication/282937318_Analysis_and_Optimization_of_a_Deeply_Pipelined_FPGA_Soft_Processor</a>"},"citedBy":1,"replyTime":"2021-02-08T17:13:05.000Z","msg":"我的同事不是我，所以我只可以講理論。<br />\n<br />\npipelining可以影響performance，如果要optimize design我地會想試唔同design。如果你個design係用verilog寫人手做pipelining，下下要人手調整，都幾麻煩同易出錯。聽講同事係用HLS重新implement algorithm但同HLS tool做pipelining。咁改pipeline depth就可能只改小小source code。大部分工作tool做，而且唔咁容易出錯。<br />\n<br />\n用software例子：你用assembly寫SSE code，而家要改AVX，vector size唔同要人手執過晒啲code。用HLS就好似用C/C++寫sequential code靠compiler做auto vectorization。<br />\n<br />\nCPU/GPU應該都可以用呢個方法，但唔識得人呢啲project所以唔清楚。"},"citedBy":1,"replyTime":"2021-02-11T05:12:39.000Z","msg":"<img src=\"/assets/faces/normal/no.gif\" class=\"hkgmoji\" />"},"citedBy":0,"replyTime":"2021-02-11T08:33:04.000Z","msg":"上次同事做嘅係識唔同pipelining嘅parameter，例如3個stage同4個stage嘅分別。Algorithm係用HLS C++寫，點pipeline法好似係幫手做。詳情太耐唔記得。anyway 重要嘅係用HLS寫修改容易。<br />\n<br />\ndeath of Moore's Law將咗19幾年，其中一個出路係heterogeneous computing，好多人諗specialized hardware accelerator，FPGA係其中一個方法。<br />\n<br />\n聽我9 up，不如聽下真專家意見：<br />\n<a href=\"https://www.youtube.com/watch?v=aA5pqklkkvI\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DaA5pqklkkvI&d=f02Xtm2mX5FaAGCExHUdjYcyEe9XGSmm9RGcz8BbYLg%3D&h=a7695d4d\" target=\"_blank\">https://www.youtube.com/watch?v=aA5pqklkkvI</a><br />\n<br />\nIntel openapi唔熟。"}]}