{\rtf1\ansi\ansicpg1252\uc1\deff0\stshfdbch0\stshfloch0\stshfhich0\stshfbi0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f36\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}{\f37\froman\fcharset238\fprq2 Times New Roman CE;}{\f38\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f40\froman\fcharset161\fprq2 Times New Roman Greek;}
{\f41\froman\fcharset162\fprq2 Times New Roman Tur;}{\f42\froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f43\froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f44\froman\fcharset186\fprq2 Times New Roman Baltic;}
{\f45\froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f47\fswiss\fcharset238\fprq2 Arial CE;}{\f48\fswiss\fcharset204\fprq2 Arial Cyr;}{\f50\fswiss\fcharset161\fprq2 Arial Greek;}{\f51\fswiss\fcharset162\fprq2 Arial Tur;}
{\f52\fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f53\fswiss\fcharset178\fprq2 Arial (Arabic);}{\f54\fswiss\fcharset186\fprq2 Arial Baltic;}{\f55\fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f397\froman\fcharset238\fprq2 Garamond CE;}
{\f398\froman\fcharset204\fprq2 Garamond Cyr;}{\f400\froman\fcharset161\fprq2 Garamond Greek;}{\f401\froman\fcharset162\fprq2 Garamond Tur;}{\f404\froman\fcharset186\fprq2 Garamond Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;
\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;
\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red255\green255\blue255;}{\stylesheet{\ql \li0\ri0\nowidctlpar\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \snext0 Normal;}{
\s1\qc \li0\ri0\sa240\keepn\nowidctlpar\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 1;}{\*\cs10 \additive \ssemihidden Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1024\langfe1024\cgrid\langnp1024\langfenp1024 \snext11 \ssemihidden Normal Table;}}{\*\latentstyles\lsdstimax156\lsdlockeddef0}{\*\rsidtbl \rsid13397395\rsid14370879}
{\*\generator Microsoft Word 11.0.6113;}{\info{\title Dordt College Engineering Department}{\author Authorized Gateway Customer}{\operator Dordt College}{\creatim\yr1997\mo7\dy10\hr11\min32}{\revtim\yr2004\mo8\dy27\hr14\min34}
{\printim\yr2000\mo8\dy31\hr16\min55}{\version25}{\edmins1182}{\nofpages2}{\nofwords841}{\nofchars4795}{\*\company  }{\nofcharsws5625}{\vern24699}}\margl1440\margr1440\margt720\margb720 
\widowctrl\ftnbj\aenddoc\noxlattoyen\expshrtn\noultrlspc\dntblnsbdb\nospaceforul\hyphcaps0\formshade\horzdoc\dghspace120\dgvspace120\dghorigin1701\dgvorigin1984\dghshow0\dgvshow3\jcompress\viewkind1\viewscale120\nolnhtadjtbl\rsidroot14370879 \fet0\sectd 
\linex0\endnhere\sectdefaultcl\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}
{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \qc \li0\ri0\widctlpar\faauto\adjustright\rin0\lin0\itap0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\b\f36\fs44\insrsid14370879 Dordt College Engineering Department
\par EGR 220, Linear Circuits and Electronics
\par }\pard\plain \s1\qc \li0\ri0\sa240\keepn\widctlpar\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\f36\insrsid14370879 Fall, 2004
\par }\trowd \irow0\irowband0\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt
\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\pard\plain \ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\b\f36\fs22\insrsid14370879 2004-05\line Catalog\line Data:\cell }\pard \ql \li0\ri0\widctlpar\intbl\tqr\tx7434\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 
EGR 220 Linear Circuits and Electronics  (4 credit hours)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879  (Fall)
\par }\pard \ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 
Assumes a prerequisite knowledge of DC electrical circuits including the definitions of electrical quantities, circuit elements (sources, resistors, capacitors, inductors), understanding of Kirchhoff\rquote 
s laws and basic concepts in AC circuits such as frequency and phase.  Topics in this course include general linear circuit analysis including Norton\rquote s and Thevenin\rquote 
s theorems, superposition, nodal and loop analysis, natural and forced responses 
in RLC circuits, and sinusoidal steady state analysis.  The course also gives introductions to operational amplifier circuits, single stage BJT and FET transistor circuits and steady-state balanced 3-phase power calculations.  Prerequisite: Mathematics 11
3, and one of Engineering 104 or Physics 116 or 201  [Cross listed: Physics 206]\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow0\irowband0
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone 
\clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard \ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Textbook:\cell }{
\f36\fs22\insrsid14370879 Dorf and Svoboda,}{\i\f36\fs22\insrsid14370879  Introduction to Electric Circuits}{\f36\fs22\insrsid14370879 ,}{\i\f36\fs22\insrsid14370879  }{\f36\fs22\insrsid14370879 6th ed., Wiley, 2003.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow1\irowband1\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone 
\clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 References:\cell }{\f36\fs22\insrsid14370879 Horowitz and Hill, }{\i\f36\fs22\insrsid14370879 The Art of Electronics}{\f36\fs22\insrsid14370879 
, 3rd ed., Cambridge University Press.\line Edminister, Joseph, }{\i\f36\fs22\insrsid14370879 Schaum\rquote s Outlines\emdash Electric Circuits\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 \trowd \irow2\irowband2\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Instructor:\cell }{\f36\fs22\insrsid14370879 Douglas De Boer\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 \trowd \irow3\irowband3\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Goals:\cell }{\i\f36\fs22\insrsid14370879 Creational Structure}{\f36\fs22\insrsid14370879 
:  Students will understand electrical theory to the extent that they will be able to apply systematic techniques of linear circuit analysis
 as described in the college catalog.  This means that students will be able to represent a circuit via a well labeled schematic drawing, derive appropriate equations from the schematic, and know how to solve those equations.  This will be the main goal o
f this course.  Additional goals are listed below.
\par }{\i\f36\fs22\insrsid14370879 Creational Development}{\f36\fs22\insrsid14370879 
:  Students will be able to recount several of the important historical contributions in the development of the modern techniques of circuit analysis.  This includes knowledge of the names of some of the persons who made these important contributions.

\par }{\i\f36\fs22\insrsid14370879 Contemporary Response}{\f36\fs22\insrsid14370879 :  Students will write on how the technical subjects of this course have been applied in culture.
\par }{\i\f36\fs22\insrsid14370879 Religious Orientation}{\f36\fs22\insrsid14370879 :  Students will write on the worldview or religious motivations of one of the key contributors to the field of linear circuit analysis or a related field.  \cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow4\irowband4\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone 
\clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Prerequisites by topic:\cell }{\f36\fs22\insrsid14370879 Calculus including techniques of integration, sequences, and series.  DC electrical 
circuits including the definitions of electrical quantities, circuit elements (sources, resistors, capacitors, inductors), understanding of Kirchhoff\rquote s laws.  Basic concepts in AC circuits such as frequency and phase.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow5\irowband5\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone 
\clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Laboratory:\cell }{\f36\fs22\insrsid14370879 The laboratory session me
ets for 3-hours each week.  The first six weeks are used to cover basic instrumentation including measurement uncertainties and loading effects.  Three of the first six weeks are devoted to a design project.  Two weeks are devoted to transients in first a
nd second-order circuits.  Six weeks are devoted to miscellaneous topics: operational amplifiers, circuit simulation, diodes and rectifiers, single transistor circuits, etc..  \cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow6\irowband6\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone 
\clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Computer use:\cell }{\f36\fs22\insrsid14370879 Orcad-Pspice is used for circuit simulation.  Students are encour
aged (but not required) to use programs such as Mathcad or Matlab for homework solutions when appropriate.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow7\irowband7
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone 
\clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard \ql \li0\ri0\sa160\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\b\f36\fs22\insrsid14370879 Means of \line Evaluation:\cell }{
\f36\fs22\insrsid14370879 Homework (10%), Two Tests (25% each), One Formal Laboratory Report (8 %), \line One Research paper (7%), Final Exam (25%)\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 \trowd \irow8\irowband8\lastrow \ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth1908\clshdrawnil \cellx1800\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth7650\clshdrawnil \cellx9450\row }\pard 
\qc \li0\ri0\widctlpar\faauto\adjustright\rin0\lin0\itap0 {\fs24\insrsid14370879 \page }{\b\f36\fs44\insrsid14370879 Dordt College Engineering Department
\par }{\b\f36\fs38\insrsid14370879 EGR 220, Linear Circuits and Electronics, Course Outline
\par }\pard\plain \s1\qc \li0\ri0\sa120\keepn\widctlpar\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\f36\insrsid14370879 Fall, 2004
\par }\trowd \irow0\irowband0\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr\brdrnone \clshdng2000\cltxlrtb\clftsWidth3\clwWidth2358\clshdngraw2000 
\cellx2250\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr\brdrnone \clshdng2000\cltxlrtb\clftsWidth3\clwWidth4950\clshdngraw2000 \cellx7200\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr
\brdrnone \clshdng2000\cltxlrtb\clftsWidth3\clwWidth2340\clshdngraw2000 \cellx9540\pard\plain \ql \li0\ri0\sb160\widctlpar\intbl\faauto\adjustright\rin0\lin0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\f36\fs24\insrsid14370879 Dates\cell 
Class\cell Laboratory (Wed.)\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs24\insrsid14370879 \trowd \irow0\irowband0\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 
\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr\brdrnone \clshdng2000\cltxlrtb\clftsWidth3\clwWidth2358\clshdngraw2000 \cellx2250\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr\brdrnone 
\clshdng2000\cltxlrtb\clftsWidth3\clwWidth4950\clshdngraw2000 \cellx7200\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw30 \clbrdrr\brdrnone \clshdng2000\cltxlrtb\clftsWidth3\clwWidth2340\clshdngraw2000 \cellx9540\row 
}\trowd \irow1\irowband1\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250
\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \tab \tab 8/27\cell Introduction, basic definitions, circuit elements \line }{
\i\f36\fs22\insrsid14370879 Text: Chapters 1-2}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 1.)}{\f36\insrsid14370879  \tab }{\f36\fs22\insrsid14370879 
Safety and introduction to the instrumentation\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow1\irowband1
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrnone 
\clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrnone \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil 
\cellx9540\row }\trowd \irow2\irowband2\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 8/30\tab 9/1\tab 9/3\cell 
Single loop and single node-pair circuits\line }{\i\f36\fs22\insrsid14370879 Text:  Chapter 3}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 2.)}{
\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 Uncertainty and Tolerances\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow2\irowband2
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 9/6\tab 9/8\tab 9/10\cell Nodal and mesh analysis\line }{\i\f36\fs22\insrsid14370879 
Text:  Chapter 4 except sections 4-3, 4-6\cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 3.)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 Loading Effects\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow3\irowband3\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil 
\cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 9/13\tab 9/15\tab 9/17\cell Complete Nodal and Mesh analysis including \line handling of supernodes and supermeshes. \line }{\i\f36\fs22\insrsid14370879 Text:  Chapter 4, emphasis on sections 4-4, 4-5, 4-7\cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\insrsid14370879 4.)\tab }{\f36\fs22\insrsid14370879 Battery tester project\line (1}{\f36\fs22\super\insrsid14370879 st}{\f36\fs22\insrsid14370879  of 3 weeks)\cell 
}\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow4\irowband4\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil 
\cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 9/20\tab 9/22\tab 9/24\cell Circuit Theorems:  Superposition, Thevenin\rquote s, \line }{\i\f36\fs22\insrsid14370879 Text:  Chapter 5 through section 5-5\cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\insrsid14370879 \tab P}{\f36\fs22\insrsid14370879 roject\line (2}{\f36\fs22\super\insrsid14370879 nd}{\f36\fs22\insrsid14370879  of 3 weeks)\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow5\irowband5\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil 
\cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 9/27\tab 9/29\tab 10/1\cell Circuit Theorems: Norton\rquote s, Maximum Power Transfer\line }{\i\f36\fs22\insrsid14370879 Text:  Chapter 5, section 5-6 to the end.}{\f36\fs22\insrsid14370879 \line \cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\insrsid14370879 \tab P}{\f36\fs22\insrsid14370879 roject\line (3}{\f36\fs22\super\insrsid14370879 rd}{\f36\fs22\insrsid14370879  of 3 weeks)\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow6\irowband6\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil 
\cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 10/4\tab 10/6\tab \line     (no class Friday, 10/8)\line       }{\b\f36\fs22\insrsid14370879 Wed, 10/6 Test}{\f36\fs22\insrsid14370879 \cell Operational amplifiers.  \line }{\i\f36\fs22\insrsid14370879 Text: Chapter 6}{
\f36\fs22\insrsid14370879    Test on Wednesday, \line covers through Section 5-4 of Chapter 5\cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 5.)}{\f36\insrsid14370879 \tab }{
\f36\fs22\insrsid14370879 Introduction to the oscilloscope and signal generator\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow7\irowband7
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 10/11\tab 10/13\tab 10/15\line \cell Capacitors and inductors.  }{
\i\f36\fs22\insrsid14370879 Text:  Chapter 7}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 6.)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 
Introduction to circuit simulation\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow8\irowband8\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 
\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard 
\ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 10/18\tab 10/20\tab 10/22\line \cell Capacitors and inductors.\cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {
\f36\fs22\insrsid14370879 7.)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 Op amps\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow9\irowband9
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 10/25\tab 10/27\tab 10/29\line \cell First order circuits.  \line }{
\i\f36\fs22\insrsid14370879 Text Chapter 8}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 8.)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 
RL and RC circuits, step and pulse responses\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow10\irowband10
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 11/1\tab 11/3\tab 11/5\line        }{\b\f36\fs22\insrsid14370879 Wed, 11/3 Test}{
\f36\fs22\insrsid14370879 \cell Second order circuits.  }{\i\f36\fs22\insrsid14370879 Text Chapter 9}{\f36\fs22\insrsid14370879 \line Test on Wednesday, covers through Chapter 7\cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 9.) \tab Further circuit simulation\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 
\trowd \irow11\irowband11\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250
\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 11/8\tab 11/10\tab 11/12\cell Sinusoidal Steady State\cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 10.)}{\f36\insrsid14370879 \tab }{\f36\fs22\insrsid14370879 RLC circuits\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow12\irowband12\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil 
\cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 11/15\tab 11/17\tab 11/19\cell Sinusoidal steady-state analysis.  \line }{\i\f36\fs22\insrsid14370879 Text Chapter 10}{\f36\fs22\insrsid14370879 \cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\insrsid14370879 11.)\tab }{\f36\fs22\insrsid14370879 Diodes and Rectifiers\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\f36\fs22\insrsid14370879 \trowd \irow13\irowband13\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 11/22\tab 11/24\tab \line 
  (no class Friday, 11/26)\cell Diodes and Transistors\line }{\i\f36\fs22\insrsid14370879 Handout}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 12.)}{
\f36\insrsid14370879  \tab Sinusoidal Steady-State and Phasors}{\f36\fs22\insrsid14370879 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow14\irowband14
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 11/29\tab 12/1\tab 12/3\cell 
AC steady-state power, transformers, diodes, rectifier circuits.  }{\i\f36\fs22\insrsid14370879 Text Chapter 11.}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {
\f36\fs22\insrsid14370879 13.)}{\f36\insrsid14370879 \tab Transistors}{\f36\fs22\insrsid14370879 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow15\irowband15
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\trowd \irow16\irowband16\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr
\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl
\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 12/6\tab 12/8\line   (no class Friday, 12/10)\cell 
Three-Phase circuits.  }{\i\f36\fs22\insrsid14370879 Text Chapter 12.}{\f36\fs22\insrsid14370879 \cell }\pard \ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 14.)}{\f36\insrsid14370879  \tab 
Common Emitter Amplifier}{\f36\fs22\insrsid14370879 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow16\irowband16
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrnone \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\trowd \irow17\irowband17\lastrow \ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 
\clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\pard \ql \li0\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid13397395 Tuesday, 12/14}{
\f36\fs22\insrsid14370879 \cell Final exam, }{\f36\fs22\insrsid13397395 10:30 }{\f36\fs22\insrsid14370879 \endash  }{\f36\fs22\insrsid13397395 12}{\f36\fs22\insrsid14370879 :30 p.m.\cell }\pard 
\ql \fi-432\li432\ri0\sb60\sa40\widctlpar\intbl\faauto\adjustright\rin0\lin432 {\f36\fs22\insrsid14370879 \cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\f36\fs22\insrsid14370879 \trowd \irow17\irowband17\lastrow 
\ts11\trgaph108\trleft-108\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth2358\clshdrawnil \cellx2250\clvertalt\clbrdrt
\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone \cltxlrtb\clftsWidth3\clwWidth4950\clshdrawnil \cellx7200\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrl\brdrnone \clbrdrb\brdrs\brdrw15 \clbrdrr\brdrnone 
\cltxlrtb\clftsWidth3\clwWidth2340\clshdrawnil \cellx9540\row }\pard \ql \li0\ri0\widctlpar\faauto\adjustright\rin0\lin0\itap0 {\fs16\insrsid14370879 
\par Note:  Schedule may vary by up to two week in order to accommodate the dynamics of this particular cohort of students.
\par }}