<?xml version="1.0" encoding="UTF-8"?>
<module version="1" hierarchy_delimiter="." open_brace="&lt;" root_context_id="vsl: group8 tb2025_1 schematic vl: hspice hspiceD schematic spice veriloga" name="" close_brace="&gt;">
    <scope name="ModuleDir">
        <forward>
            <mapping dst="tb2025_1" src="vsl: group8 tb2025_1 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="between_blocks" src="vsl: group8 between_blocks schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="wlref_pc" src="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="demux" src="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="tspc_pos_ff" src="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="read_circuit" src="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="write_driver" src="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="columndecoderstatic" src="vsl: group8 columnDecoderstatic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="memory_array_static_column_decoder_test" src="vsl: group8 memory_array_static_column_decoder_test schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inputbuf" src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="res" src="vsl: analogLib res hspice"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="_2to4_decoder_static" src="vsl: group8 2to4_decoder_static schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="cap" src="vsl: analogLib cap hspice"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="agen_unit" src="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="buffer_highdrive" src="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 tb2025_1 schematic vl: hspice hspiceD schematic spice veriloga" src="tb2025_1"/>
            <mapping dst="vsl: group8 memory_array_static_column_decoder_test schematic vl: hspice hspiceD schematic spice veriloga" src="memory_array_static_column_decoder_test"/>
            <mapping dst="vsl: group8 between_blocks schematic vl: hspice hspiceD schematic spice veriloga" src="between_blocks"/>
            <mapping dst="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga" src="demux"/>
            <mapping dst="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga" src="tspc_pos_ff"/>
            <mapping dst="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga" src="read_circuit"/>
            <mapping dst="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" src="write_driver"/>
            <mapping dst="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga" src="invx4"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga" src="wlref_pc"/>
            <mapping dst="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga" src="agen_unit"/>
            <mapping dst="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga" src="buffer"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" src="precharge_logic"/>
            <mapping dst="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga" src="nor"/>
            <mapping dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" src="inputbuf"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" src="sram_6t"/>
            <mapping dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" src="nand"/>
            <mapping dst="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga" src="buffer_highdrive"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: analogLib cap hspice" src="cap"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: group8 2to4_decoder_static schematic vl: hspice hspiceD schematic spice veriloga" src="_2to4_decoder_static"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: group8 columnDecoderstatic schematic vl: hspice hspiceD schematic spice veriloga" src="columndecoderstatic"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: analogLib res hspice" src="res"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping dst="tb2025_1" src="vsl: group8 tb2025_1 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="between_blocks" src="vsl: group8 between_blocks schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="wlref_pc" src="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="demux" src="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="tspc_pos_ff" src="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="read_circuit" src="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="write_driver" src="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="columndecoderstatic" src="vsl: group8 columnDecoderstatic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="memory_array_static_column_decoder_test" src="vsl: group8 memory_array_static_column_decoder_test schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nand" src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inputbuf" src="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="res" src="vsl: analogLib res hspice"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="invx4" src="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="_2to4_decoder_static" src="vsl: group8 2to4_decoder_static schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="buffer" src="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="cap" src="vsl: analogLib cap hspice"/>
            <mapping dst="nor" src="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="agen_unit" src="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="buffer_highdrive" src="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 tb2025_1 schematic vl: hspice hspiceD schematic spice veriloga" src="tb2025_1"/>
            <mapping dst="vsl: group8 memory_array_static_column_decoder_test schematic vl: hspice hspiceD schematic spice veriloga" src="memory_array_static_column_decoder_test"/>
            <mapping dst="vsl: group8 between_blocks schematic vl: hspice hspiceD schematic spice veriloga" src="between_blocks"/>
            <mapping dst="vsl: group8 Demux schematic vl: hspice hspiceD schematic spice veriloga" src="demux"/>
            <mapping dst="vsl: group8 tspc_pos_ff schematic vl: hspice hspiceD schematic spice veriloga" src="tspc_pos_ff"/>
            <mapping dst="vsl: group8 read_circuit schematic vl: hspice hspiceD schematic spice veriloga" src="read_circuit"/>
            <mapping dst="vsl: group8 Write_Driver schematic vl: hspice hspiceD schematic spice veriloga" src="write_driver"/>
            <mapping dst="vsl: group8 invx4 schematic vl: hspice hspiceD schematic spice veriloga" src="invx4"/>
            <mapping dst="vsl: group8 WLRef_PC schematic vl: hspice hspiceD schematic spice veriloga" src="wlref_pc"/>
            <mapping dst="vsl: group8 agen_unit schematic vl: hspice hspiceD schematic spice veriloga" src="agen_unit"/>
            <mapping dst="vsl: group8 buffer schematic vl: hspice hspiceD schematic spice veriloga" src="buffer"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" src="precharge_logic"/>
            <mapping dst="vsl: group8 nor schematic vl: hspice hspiceD schematic spice veriloga" src="nor"/>
            <mapping dst="vsl: proj_common inputbuf schematic vl: hspice hspiceD schematic spice veriloga" src="inputbuf"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" src="sram_6t"/>
            <mapping dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" src="nand"/>
            <mapping dst="vsl: group8 buffer_highdrive schematic vl: hspice hspiceD schematic spice veriloga" src="buffer_highdrive"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: analogLib cap hspice" src="cap"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: group8 2to4_decoder_static schematic vl: hspice hspiceD schematic spice veriloga" src="_2to4_decoder_static"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: group8 columnDecoderstatic schematic vl: hspice hspiceD schematic spice veriloga" src="columndecoderstatic"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: analogLib res hspice" src="res"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>tb2025_1</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
