-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_outData_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_0_0_0_0_full_n : IN STD_LOGIC;
    p_outData_0_0_0_0_0_write : OUT STD_LOGIC;
    p_outData_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_1_0_0_0_full_n : IN STD_LOGIC;
    p_outData_0_1_0_0_0_write : OUT STD_LOGIC;
    p_outData_0_0_0_0_07_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_0_0_0_07_full_n : IN STD_LOGIC;
    p_outData_0_0_0_0_07_write : OUT STD_LOGIC;
    p_outData_0_1_0_0_010_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_1_0_0_010_full_n : IN STD_LOGIC;
    p_outData_0_1_0_0_010_write : OUT STD_LOGIC;
    p_outData_0_0_0_0_08_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_0_0_0_08_full_n : IN STD_LOGIC;
    p_outData_0_0_0_0_08_write : OUT STD_LOGIC;
    p_outData_0_1_0_0_011_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_1_0_0_011_full_n : IN STD_LOGIC;
    p_outData_0_1_0_0_011_write : OUT STD_LOGIC;
    p_outData_0_0_0_0_09_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_0_0_0_09_full_n : IN STD_LOGIC;
    p_outData_0_0_0_0_09_write : OUT STD_LOGIC;
    p_outData_0_1_0_0_012_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outData_0_1_0_0_012_full_n : IN STD_LOGIC;
    p_outData_0_1_0_0_012_write : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_real_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_real1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_real1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_real2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_real2_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_real3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_real3_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_imag_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_imag_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_imag4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_imag4_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_imag5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_imag5_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_digitReseversedOutputBuff_M_imag6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_digitReseversedOutputBuff_M_imag6_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln319_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal io_acc_block_signal_op147 : STD_LOGIC;
    signal io_acc_block_signal_op148 : STD_LOGIC;
    signal io_acc_block_signal_op149 : STD_LOGIC;
    signal io_acc_block_signal_op150 : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_outData_0_0_0_0_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_outData_0_0_0_0_07_blk_n : STD_LOGIC;
    signal p_outData_0_0_0_0_08_blk_n : STD_LOGIC;
    signal p_outData_0_0_0_0_09_blk_n : STD_LOGIC;
    signal p_outData_0_1_0_0_0_blk_n : STD_LOGIC;
    signal p_outData_0_1_0_0_010_blk_n : STD_LOGIC;
    signal p_outData_0_1_0_0_011_blk_n : STD_LOGIC;
    signal p_outData_0_1_0_0_012_blk_n : STD_LOGIC;
    signal r53_reg_265 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_M_real_V_3_4_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_2_4_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_1_4_reg_694 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_0_4_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_3_4_reg_732 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_2_4_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_1_4_reg_770 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_0_4_reg_789 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln344_fu_808_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln344_reg_1006 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln344_reg_1006_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal r_fu_820_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_reg_1020 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln319_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln319_reg_1025_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln319_reg_1025_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_M_real_V_0_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_0_reg_1037 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln344_1_fu_832_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln344_1_reg_1045 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln344_2_fu_844_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln344_2_reg_1059 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln150_fu_856_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln150_reg_1073 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_r53_phi_fu_269_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln344_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_1_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_2_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_3_fu_862_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_M_imag_V_3_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_3_1_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_3_2_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_imag_V_3_3_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_3_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_3_1_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_3_2_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_M_real_V_3_3_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_284 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    r53_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln319_reg_1025 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r53_reg_265 <= r_reg_1020;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln319_reg_1025 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                r53_reg_265 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    temp_M_imag_V_0_4_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
                temp_M_imag_V_0_4_reg_789 <= p_digitReseversedOutputBuff_M_imag6_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_imag_V_0_4_reg_789 <= ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_imag_V_0_4_reg_789 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789;
            end if; 
        end if;
    end process;

    temp_M_imag_V_1_4_reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1))) then 
                temp_M_imag_V_1_4_reg_770 <= p_digitReseversedOutputBuff_M_imag6_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_imag_V_1_4_reg_770 <= ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_imag_V_1_4_reg_770 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770;
            end if; 
        end if;
    end process;

    temp_M_imag_V_2_4_reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2))) then 
                temp_M_imag_V_2_4_reg_751 <= p_digitReseversedOutputBuff_M_imag6_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_imag_V_2_4_reg_751 <= ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_imag_V_2_4_reg_751 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751;
            end if; 
        end if;
    end process;

    temp_M_imag_V_3_4_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)))) then 
                temp_M_imag_V_3_4_reg_732 <= ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3))) then 
                temp_M_imag_V_3_4_reg_732 <= p_digitReseversedOutputBuff_M_imag6_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_imag_V_3_4_reg_732 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732;
            end if; 
        end if;
    end process;

    temp_M_real_V_0_4_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
                temp_M_real_V_0_4_reg_713 <= p_digitReseversedOutputBuff_M_real3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_real_V_0_4_reg_713 <= ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_real_V_0_4_reg_713 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713;
            end if; 
        end if;
    end process;

    temp_M_real_V_1_4_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1))) then 
                temp_M_real_V_1_4_reg_694 <= p_digitReseversedOutputBuff_M_real3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_real_V_1_4_reg_694 <= ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_real_V_1_4_reg_694 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694;
            end if; 
        end if;
    end process;

    temp_M_real_V_2_4_reg_675_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2))) then 
                temp_M_real_V_2_4_reg_675 <= p_digitReseversedOutputBuff_M_real3_q0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3)))) then 
                temp_M_real_V_2_4_reg_675 <= ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_real_V_2_4_reg_675 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675;
            end if; 
        end if;
    end process;

    temp_M_real_V_3_4_reg_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_2)))) then 
                temp_M_real_V_3_4_reg_656 <= ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (xor_ln150_reg_1073 = ap_const_lv2_3))) then 
                temp_M_real_V_3_4_reg_656 <= p_digitReseversedOutputBuff_M_real3_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                temp_M_real_V_3_4_reg_656 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln319_reg_1025 <= icmp_ln319_fu_826_p2;
                icmp_ln319_reg_1025_pp0_iter1_reg <= icmp_ln319_reg_1025;
                sub_ln344_1_reg_1045 <= sub_ln344_1_fu_832_p2;
                sub_ln344_2_reg_1059 <= sub_ln344_2_fu_844_p2;
                sub_ln344_reg_1006 <= sub_ln344_fu_808_p2;
                sub_ln344_reg_1006_pp0_iter1_reg <= sub_ln344_reg_1006;
                temp_M_imag_V_0_reg_1037 <= p_digitReseversedOutputBuff_M_imag_q0;
                temp_M_real_V_0_reg_1029 <= p_digitReseversedOutputBuff_M_real_q0;
                xor_ln150_reg_1073 <= xor_ln150_fu_856_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln319_reg_1025_pp0_iter2_reg <= icmp_ln319_reg_1025_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_reg_1020 <= r_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln319_reg_1025_pp0_iter1_reg = ap_const_lv1_0))) then
                temp_M_imag_V_3_1_fu_78 <= ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8;
                temp_M_imag_V_3_2_fu_82 <= ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8;
                temp_M_imag_V_3_3_fu_86 <= ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8;
                temp_M_imag_V_3_fu_74 <= ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8;
                temp_M_real_V_3_1_fu_94 <= ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8;
                temp_M_real_V_3_2_fu_98 <= ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8;
                temp_M_real_V_3_3_fu_102 <= ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8;
                temp_M_real_V_3_fu_90 <= ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(io_acc_block_signal_op147, io_acc_block_signal_op148, io_acc_block_signal_op149, io_acc_block_signal_op150, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((io_acc_block_signal_op150 = ap_const_logic_0) or (io_acc_block_signal_op149 = ap_const_logic_0) or (io_acc_block_signal_op148 = ap_const_logic_0) or (io_acc_block_signal_op147 = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(io_acc_block_signal_op147, io_acc_block_signal_op148, io_acc_block_signal_op149, io_acc_block_signal_op150, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((io_acc_block_signal_op150 = ap_const_logic_0) or (io_acc_block_signal_op149 = ap_const_logic_0) or (io_acc_block_signal_op148 = ap_const_logic_0) or (io_acc_block_signal_op147 = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(io_acc_block_signal_op147, io_acc_block_signal_op148, io_acc_block_signal_op149, io_acc_block_signal_op150, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((io_acc_block_signal_op150 = ap_const_logic_0) or (io_acc_block_signal_op149 = ap_const_logic_0) or (io_acc_block_signal_op148 = ap_const_logic_0) or (io_acc_block_signal_op147 = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter3_assign_proc : process(io_acc_block_signal_op147, io_acc_block_signal_op148, io_acc_block_signal_op149, io_acc_block_signal_op150)
    begin
                ap_block_state5_pp0_stage0_iter3 <= ((io_acc_block_signal_op150 = ap_const_logic_0) or (io_acc_block_signal_op149 = ap_const_logic_0) or (io_acc_block_signal_op148 = ap_const_logic_0) or (io_acc_block_signal_op147 = ap_const_logic_0));
    end process;


    ap_condition_284_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_284 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln319_reg_1025_pp0_iter2_reg)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln319_reg_1025_pp0_iter2_reg = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (p_outData_0_1_0_0_0_blk_n and p_outData_0_1_0_0_012_blk_n and p_outData_0_1_0_0_011_blk_n and p_outData_0_1_0_0_010_blk_n and p_outData_0_0_0_0_0_blk_n and p_outData_0_0_0_0_09_blk_n and p_outData_0_0_0_0_08_blk_n and p_outData_0_0_0_0_07_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_r53_phi_fu_269_p6_assign_proc : process(r53_reg_265, r_reg_1020, icmp_ln319_reg_1025, ap_condition_284)
    begin
        if ((ap_const_boolean_1 = ap_condition_284)) then
            if ((icmp_ln319_reg_1025 = ap_const_lv1_1)) then 
                ap_phi_mux_r53_phi_fu_269_p6 <= ap_const_lv2_0;
            elsif ((icmp_ln319_reg_1025 = ap_const_lv1_0)) then 
                ap_phi_mux_r53_phi_fu_269_p6 <= r_reg_1020;
            else 
                ap_phi_mux_r53_phi_fu_269_p6 <= r53_reg_265;
            end if;
        else 
            ap_phi_mux_r53_phi_fu_269_p6 <= r53_reg_265;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_imag_V_0_reg_1037, ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371, temp_M_imag_V_3_3_fu_86)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 <= temp_M_imag_V_0_reg_1037;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 <= temp_M_imag_V_3_3_fu_86;
        else 
            ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag4_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 <= p_digitReseversedOutputBuff_M_imag4_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 <= ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8;
        else 
            ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag5_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 <= p_digitReseversedOutputBuff_M_imag5_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 <= ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8;
        else 
            ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag6_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 <= p_digitReseversedOutputBuff_M_imag6_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 <= ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8;
        else 
            ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_imag_V_0_reg_1037, ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358, temp_M_imag_V_3_2_fu_82)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 <= temp_M_imag_V_0_reg_1037;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 <= temp_M_imag_V_3_2_fu_82;
        else 
            ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag4_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 <= p_digitReseversedOutputBuff_M_imag4_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_3) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 <= ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8;
        else 
            ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag5_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 <= p_digitReseversedOutputBuff_M_imag5_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_3) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 <= ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8;
        else 
            ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag6_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 <= p_digitReseversedOutputBuff_M_imag6_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_3) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 <= ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8;
        else 
            ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_imag_V_0_reg_1037, ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345, temp_M_imag_V_3_1_fu_78)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 <= temp_M_imag_V_0_reg_1037;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 <= temp_M_imag_V_3_1_fu_78;
        else 
            ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag4_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 <= p_digitReseversedOutputBuff_M_imag4_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_3) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 <= ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8;
        else 
            ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag5_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 <= p_digitReseversedOutputBuff_M_imag5_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_3) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 <= ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8;
        else 
            ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag6_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 <= p_digitReseversedOutputBuff_M_imag6_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_3) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 <= ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8;
        else 
            ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_imag_V_0_reg_1037, ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332, temp_M_imag_V_3_fu_74)
    begin
        if (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 <= temp_M_imag_V_3_fu_74;
        elsif ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 <= temp_M_imag_V_0_reg_1037;
        else 
            ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag4_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452)
    begin
        if (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 <= ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8;
        elsif ((sub_ln344_1_reg_1045 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 <= p_digitReseversedOutputBuff_M_imag4_q0;
        else 
            ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag5_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588)
    begin
        if (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 <= ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8;
        elsif ((sub_ln344_2_reg_1059 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 <= p_digitReseversedOutputBuff_M_imag5_q0;
        else 
            ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588;
        end if; 
    end process;


    ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8_assign_proc : process(p_digitReseversedOutputBuff_M_imag6_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8, ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732)
    begin
        if (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 <= ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8;
        elsif ((xor_ln150_reg_1073 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 <= p_digitReseversedOutputBuff_M_imag6_q0;
        else 
            ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8 <= ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_real_V_0_reg_1029, ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319, temp_M_real_V_3_3_fu_102)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 <= temp_M_real_V_0_reg_1029;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 <= temp_M_real_V_3_3_fu_102;
        else 
            ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real1_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 <= p_digitReseversedOutputBuff_M_real1_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 <= ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8;
        else 
            ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real2_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 <= p_digitReseversedOutputBuff_M_real2_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 <= ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8;
        else 
            ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real3_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_0)) then 
            ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 <= p_digitReseversedOutputBuff_M_real3_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_3))) then 
            ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 <= ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8;
        else 
            ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_real_V_0_reg_1029, ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306, temp_M_real_V_3_2_fu_98)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 <= temp_M_real_V_0_reg_1029;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 <= temp_M_real_V_3_2_fu_98;
        else 
            ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real1_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 <= p_digitReseversedOutputBuff_M_real1_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_3) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 <= ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8;
        else 
            ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real2_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 <= p_digitReseversedOutputBuff_M_real2_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_3) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 <= ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8;
        else 
            ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real3_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_1)) then 
            ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 <= p_digitReseversedOutputBuff_M_real3_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_3) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 <= ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8;
        else 
            ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_real_V_0_reg_1029, ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293, temp_M_real_V_3_1_fu_94)
    begin
        if ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 <= temp_M_real_V_0_reg_1029;
        elsif (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 <= temp_M_real_V_3_1_fu_94;
        else 
            ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real1_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401)
    begin
        if ((sub_ln344_1_reg_1045 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 <= p_digitReseversedOutputBuff_M_real1_q0;
        elsif (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_3) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 <= ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8;
        else 
            ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real2_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537)
    begin
        if ((sub_ln344_2_reg_1059 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 <= p_digitReseversedOutputBuff_M_real2_q0;
        elsif (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_3) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 <= ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8;
        else 
            ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real3_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675)
    begin
        if ((xor_ln150_reg_1073 = ap_const_lv2_2)) then 
            ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 <= p_digitReseversedOutputBuff_M_real3_q0;
        elsif (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_3) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 <= ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8;
        else 
            ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8_assign_proc : process(sub_ln344_reg_1006_pp0_iter1_reg, temp_M_real_V_0_reg_1029, ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280, temp_M_real_V_3_fu_90)
    begin
        if (((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_1) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_2) or (sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 <= temp_M_real_V_3_fu_90;
        elsif ((sub_ln344_reg_1006_pp0_iter1_reg = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 <= temp_M_real_V_0_reg_1029;
        else 
            ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real1_q0, sub_ln344_1_reg_1045, ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384)
    begin
        if (((sub_ln344_1_reg_1045 = ap_const_lv2_1) or (sub_ln344_1_reg_1045 = ap_const_lv2_2) or (sub_ln344_1_reg_1045 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 <= ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8;
        elsif ((sub_ln344_1_reg_1045 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 <= p_digitReseversedOutputBuff_M_real1_q0;
        else 
            ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real2_q0, sub_ln344_2_reg_1059, ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520)
    begin
        if (((sub_ln344_2_reg_1059 = ap_const_lv2_1) or (sub_ln344_2_reg_1059 = ap_const_lv2_2) or (sub_ln344_2_reg_1059 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 <= ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8;
        elsif ((sub_ln344_2_reg_1059 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 <= p_digitReseversedOutputBuff_M_real2_q0;
        else 
            ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520;
        end if; 
    end process;


    ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8_assign_proc : process(p_digitReseversedOutputBuff_M_real3_q0, xor_ln150_reg_1073, ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8, ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656)
    begin
        if (((xor_ln150_reg_1073 = ap_const_lv2_1) or (xor_ln150_reg_1073 = ap_const_lv2_2) or (xor_ln150_reg_1073 = ap_const_lv2_0))) then 
            ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 <= ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8;
        elsif ((xor_ln150_reg_1073 = ap_const_lv2_3)) then 
            ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 <= p_digitReseversedOutputBuff_M_real3_q0;
        else 
            ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8 <= ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656;
        end if; 
    end process;

    ap_phi_reg_pp0_iter2_temp_M_imag_V_0_1_reg_371 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_0_2_reg_503 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_0_3_reg_639 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_0_4_reg_789 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_1_1_reg_358 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_1_2_reg_486 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_1_3_reg_622 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_1_4_reg_770 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_2_1_reg_345 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_2_2_reg_469 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_2_3_reg_605 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_2_4_reg_751 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_3_1_81_reg_332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_3_2_85_reg_452 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_3_3_89_reg_588 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_imag_V_3_4_reg_732 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_0_1_reg_319 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_0_2_reg_435 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_0_3_reg_571 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_0_4_reg_713 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_1_1_reg_306 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_1_2_reg_418 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_1_3_reg_554 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_1_4_reg_694 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_2_1_reg_293 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_2_2_reg_401 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_2_3_reg_537 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_2_4_reg_675 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_3_1_80_reg_280 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_3_2_84_reg_384 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_3_3_88_reg_520 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_temp_M_real_V_3_4_reg_656 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln319_fu_826_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln319_fu_826_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    icmp_ln319_fu_826_p2 <= "1" when (ap_phi_mux_r53_phi_fu_269_p6 = ap_const_lv2_3) else "0";
    io_acc_block_signal_op147 <= (p_outData_0_1_0_0_0_full_n and p_outData_0_0_0_0_0_full_n);
    io_acc_block_signal_op148 <= (p_outData_0_1_0_0_010_full_n and p_outData_0_0_0_0_07_full_n);
    io_acc_block_signal_op149 <= (p_outData_0_1_0_0_011_full_n and p_outData_0_0_0_0_08_full_n);
    io_acc_block_signal_op150 <= (p_outData_0_1_0_0_012_full_n and p_outData_0_0_0_0_09_full_n);
    p_digitReseversedOutputBuff_M_imag4_address0 <= zext_ln344_1_fu_838_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_imag4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag4_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag5_address0 <= zext_ln344_2_fu_850_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_imag5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag5_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag6_address0 <= zext_ln344_3_fu_862_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_imag6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag6_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag_address0 <= zext_ln344_fu_814_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real1_address0 <= zext_ln344_1_fu_838_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_real1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real1_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real2_address0 <= zext_ln344_2_fu_850_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_real2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real2_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real3_address0 <= zext_ln344_3_fu_862_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_real3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real3_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_address0 <= zext_ln344_fu_814_p1(2 - 1 downto 0);

    p_digitReseversedOutputBuff_M_real_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_0_0_0_07_blk_n_assign_proc : process(p_outData_0_0_0_0_07_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_07_blk_n <= p_outData_0_0_0_0_07_full_n;
        else 
            p_outData_0_0_0_0_07_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_0_0_0_07_din <= temp_M_real_V_1_4_reg_694;

    p_outData_0_0_0_0_07_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_07_write <= ap_const_logic_1;
        else 
            p_outData_0_0_0_0_07_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_0_0_0_08_blk_n_assign_proc : process(p_outData_0_0_0_0_08_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_08_blk_n <= p_outData_0_0_0_0_08_full_n;
        else 
            p_outData_0_0_0_0_08_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_0_0_0_08_din <= temp_M_real_V_2_4_reg_675;

    p_outData_0_0_0_0_08_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_08_write <= ap_const_logic_1;
        else 
            p_outData_0_0_0_0_08_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_0_0_0_09_blk_n_assign_proc : process(p_outData_0_0_0_0_09_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_09_blk_n <= p_outData_0_0_0_0_09_full_n;
        else 
            p_outData_0_0_0_0_09_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_0_0_0_09_din <= temp_M_real_V_3_4_reg_656;

    p_outData_0_0_0_0_09_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_09_write <= ap_const_logic_1;
        else 
            p_outData_0_0_0_0_09_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_0_0_0_0_blk_n_assign_proc : process(p_outData_0_0_0_0_0_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_0_blk_n <= p_outData_0_0_0_0_0_full_n;
        else 
            p_outData_0_0_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_0_0_0_0_din <= temp_M_real_V_0_4_reg_713;

    p_outData_0_0_0_0_0_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_0_0_0_0_write <= ap_const_logic_1;
        else 
            p_outData_0_0_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_1_0_0_010_blk_n_assign_proc : process(p_outData_0_1_0_0_010_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_010_blk_n <= p_outData_0_1_0_0_010_full_n;
        else 
            p_outData_0_1_0_0_010_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_1_0_0_010_din <= temp_M_imag_V_1_4_reg_770;

    p_outData_0_1_0_0_010_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_010_write <= ap_const_logic_1;
        else 
            p_outData_0_1_0_0_010_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_1_0_0_011_blk_n_assign_proc : process(p_outData_0_1_0_0_011_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_011_blk_n <= p_outData_0_1_0_0_011_full_n;
        else 
            p_outData_0_1_0_0_011_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_1_0_0_011_din <= temp_M_imag_V_2_4_reg_751;

    p_outData_0_1_0_0_011_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_011_write <= ap_const_logic_1;
        else 
            p_outData_0_1_0_0_011_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_1_0_0_012_blk_n_assign_proc : process(p_outData_0_1_0_0_012_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_012_blk_n <= p_outData_0_1_0_0_012_full_n;
        else 
            p_outData_0_1_0_0_012_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_1_0_0_012_din <= temp_M_imag_V_3_4_reg_732;

    p_outData_0_1_0_0_012_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_012_write <= ap_const_logic_1;
        else 
            p_outData_0_1_0_0_012_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_0_1_0_0_0_blk_n_assign_proc : process(p_outData_0_1_0_0_0_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_0_blk_n <= p_outData_0_1_0_0_0_full_n;
        else 
            p_outData_0_1_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_0_1_0_0_0_din <= temp_M_imag_V_0_4_reg_789;

    p_outData_0_1_0_0_0_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_outData_0_1_0_0_0_write <= ap_const_logic_1;
        else 
            p_outData_0_1_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_820_p2 <= std_logic_vector(unsigned(ap_phi_mux_r53_phi_fu_269_p6) + unsigned(ap_const_lv2_1));
    sub_ln344_1_fu_832_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(r53_reg_265));
    sub_ln344_2_fu_844_p2 <= std_logic_vector(unsigned(ap_const_lv2_2) - unsigned(r53_reg_265));
    sub_ln344_fu_808_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(ap_phi_mux_r53_phi_fu_269_p6));
    xor_ln150_fu_856_p2 <= (r53_reg_265 xor ap_const_lv2_3);
    zext_ln344_1_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln344_1_fu_832_p2),64));
    zext_ln344_2_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln344_2_fu_844_p2),64));
    zext_ln344_3_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln150_fu_856_p2),64));
    zext_ln344_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln344_fu_808_p2),64));
end behav;
