## Hi, I'm Samuel ðŸ‘‹<br/>

I'm currently studying Electrical and Computer Engineering with a Computer Science minor @ Vanderbilt University. Here's some quick info about me: <br/><br/>
ðŸŒ± ECE + CS '27 @ Vanderbilt University<br/>
ðŸ”­ Focus in embedded systems, FPGAs, and low-level software development<br/>
ðŸ”¬ Research in microelectronics reliability (PCB design, data analysis)<br/>
ðŸš— Prev. @ General Motors (Manufacturing Controls Engineer Intern)<br/>
ðŸ¤” More info about me @ <a href="https://samuelwang05.github.io" target="_blank">samuelwang05.github.io</a><br/>
### Languages
C++, Python, Verilog, Java<br/>
### Tools
KiCad, LTSpice, STM32 Cube IDE, Icarus (Verilog), Git, Logic Analyzer, Oscilloscope
