# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 2.6.32-504.8.1.el6.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vsim work.test_bench
# vsim work.test_bench 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.test_bench(test_mem)#1
# Loading work.mem(behavioral)#1
force -freeze sim:/test_bench/clock 1 0, 0 {50 ns} -r 100
quit -sim
vsim work.extender8_to_32
# vsim work.extender8_to_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender8_to_32(behavior)#1
quit -sim
vcom -work work /home/tstapler/CPRE381/lab4/Lab-04/8to32extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender8_to_32
# -- Compiling architecture behavior of extender8_to_32
vcom -work work /home/tstapler/CPRE381/lab4/Lab-04/16to32extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender16_to_32
# -- Compiling architecture behavior of extender16_to_32
vsim work.extender8_to_32
# vsim work.extender8_to_32 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender8_to_32(behavior)#1
force -freeze sim:/extender8_to_32/zero_extend 0 0
force -freeze sim:/extender8_to_32/bits 11110001 0
add wave \
{sim:/extender8_to_32/bits } \
{sim:/extender8_to_32/zero_extend } \
{sim:/extender8_to_32/outbits } 
run 300
run 300
force -freeze sim:/extender8_to_32/zero_extend 1 0
run 300
force -freeze sim:/extender8_to_32/bits 01110001 0
force -freeze sim:/extender8_to_32/bits 01110001 0
run 300
quit -sim
vsim work.extender16_to_32
# vsim work.extender16_to_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender16_to_32(behavior)#1
quit -sim
vcom -work work /home/tstapler/CPRE381/lab4/Lab-04/16to32extender.vhd
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity extender16_to_32
# -- Compiling architecture behavior of extender16_to_32
vsim work.extender16_to_32
# vsim work.extender16_to_32 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender16_to_32(behavior)#1
force -freeze sim:/extender16_to_32/sign_extend 1 0
force -freeze sim:/extender16_to_32/bits 0000011110000000 0
run 300
force -freeze sim:/extender16_to_32/bits 1000011110000000 0
run 400
force -freeze sim:/extender16_to_32/sign_extend 0 0
run 400
quit -sim
vsim -voptargs=+acc work.extender16_to_32
# vsim -voptargs=+acc work.extender16_to_32 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.extender16_to_32(behavior)#1
quit -sim
vsim work.test_bench
# vsim work.test_bench 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.test_bench(test_mem)#1
# Loading work.mem(behavioral)#1
run 8000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test_bench/mem1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test_bench/mem1
run 8000
run 8000
force -freeze sim:/test_bench/clock 1 0, 0 {50 ns} -r 100
run 8000
run 8000
