
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.354375                       # Number of seconds simulated
sim_ticks                                354374721500                       # Number of ticks simulated
final_tick                               354374721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36459                       # Simulator instruction rate (inst/s)
host_op_rate                                    46857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132231688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 684384                       # Number of bytes of host memory used
host_seconds                                  2679.95                       # Real time elapsed on the host
sim_insts                                    97708079                       # Number of instructions simulated
sim_ops                                     125574066                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            57472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          3410240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::fpga.data         2953920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             6421632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        57472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          57472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks      5646976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          5646976                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               898                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             53285                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::fpga.data            46155                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               100338                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks          88234                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               88234                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              162179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             9623260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::fpga.data            8335583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               18121022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         162179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            162179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         15935042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15935042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         15935042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             162179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            9623260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::fpga.data           8335583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              34056063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                       100338                       # Number of read requests accepted
system.mem_ctrl.avgNetLat                        0.00                       # Average network latency to DRAM controller
system.mem_ctrl.writeReqs                       88234                       # Number of write requests accepted
system.mem_ctrl.readBursts                     100338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     88234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 6421632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  5645632                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  6421632                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               5646976                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               6116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               6299                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               6362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               6430                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               6442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               6334                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               6284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               6285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              6164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              6183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              6215                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              6325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              6352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6214                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               5348                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               5375                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               5556                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               5576                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               5561                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               5547                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               5508                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               5516                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               5528                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               5504                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              5499                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              5501                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              5460                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              5623                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              5620                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              5491                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   354374706500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 100338                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 88234                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   100254                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       84                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    4575                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    4610                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    4925                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    4938                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    4939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    4939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    4939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    4938                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    4938                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    4937                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    4942                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    4940                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    4938                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    4940                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    4951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    4949                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    4942                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    4939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        43520                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     277.213235                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    187.555981                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    285.750310                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          6581     15.12%     15.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        24743     56.85%     71.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1860      4.27%     76.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2625      6.03%     82.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1219      2.80%     85.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         1037      2.38%     87.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1299      2.98%     90.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1310      3.01%     93.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2846      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         43520                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         4937                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       20.322666                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.018858                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     111.570686                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           4928     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            7      0.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           4937                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         4937                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.867733                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.859883                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.513321                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               328      6.64%      6.64% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                34      0.69%      7.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              4540     91.96%     99.29% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                33      0.67%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           4937                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    1742382074                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               3623719574                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   501690000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17365.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36115.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         18.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         15.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      18.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      15.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.12                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.39                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     68898                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    76123                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.67                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.27                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1879254.11                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 155594880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  82681665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                359656080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy               229612140                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6599389680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            4755014670                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             281057280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      19092568950                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       7235411520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       68698220070                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            107520065355                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             303.407596                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          343147678957                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     494667250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     2801358000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  282435198485                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN  18841983445                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     7931017293                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  41870497027                       # Time in different power states
system.mem_ctrl_1.actEnergy                 155209320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  82476735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                356757240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy               230859720                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6652248720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            4715123790                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             284208480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      19215253470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       7363268640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       68583643035                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            107664457590                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             303.815105                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          343238479794                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     490189750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     2823910000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  281924471091                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN  19174942329                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     7822103206                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  42139105124                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   85                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        708749443                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    97708079                       # Number of instructions committed
system.cpu.committedOps                     125574066                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             125145189                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   9962                       # Number of float alu accesses
system.cpu.num_func_calls                      844264                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3095509                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    125145189                       # number of integer instructions
system.cpu.num_fp_insts                          9962                       # number of float instructions
system.cpu.num_int_register_reads           268090265                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116556805                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                17246                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                8463                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             29423450                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            68920345                       # number of times the CC registers were written
system.cpu.num_mem_refs                      32259119                       # number of memory refs
system.cpu.num_load_insts                    28274229                       # Number of load instructions
system.cpu.num_store_insts                    3984890                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               708749442.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                           5719459                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1991      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  92190517     73.42%     73.42% # Class of executed instruction
system.cpu.op_class::IntMult                  1113713      0.89%     74.30% # Class of executed instruction
system.cpu.op_class::IntDiv                      1517      0.00%     74.30% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7209      0.01%     74.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.31% # Class of executed instruction
system.cpu.op_class::MemRead                 28272735     22.51%     96.83% # Class of executed instruction
system.cpu.op_class::MemWrite                 3984522      3.17%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1494      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                368      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  125574066                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             54894                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.556417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31726770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            567.380271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1172159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.556417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63621294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63621294                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     27791475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27791475                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3935295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3935295                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31726770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31726770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31726770                       # number of overall hits
system.cpu.dcache.overall_hits::total        31726770                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         6534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6534                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        49384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        49384                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        55918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55918                       # number of overall misses
system.cpu.dcache.overall_misses::total         55918                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    410591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    410591000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4349701500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4349701500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4760292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4760292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4760292500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4760292500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27798009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27798009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3984679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3984679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31782688                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31782688                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31782688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31782688                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001759                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62839.149066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62839.149066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88079.165317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88079.165317                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85129.877678                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85129.877678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85129.877678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85129.877678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        52181                       # number of writebacks
system.cpu.dcache.writebacks::total             52181                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6534                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        49384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        49384                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        55918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        55918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55918                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    404057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    404057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4300317500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4300317500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4704374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4704374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4704374500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4704374500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001759                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001759                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61839.149066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61839.149066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87079.165317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87079.165317                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84129.877678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84129.877678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84129.877678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84129.877678                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1397                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.969376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126477868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76514.136721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         444210000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.969376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         252960695                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        252960695                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    126477868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       126477868                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     126477868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        126477868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    126477868                       # number of overall hits
system.cpu.icache.overall_hits::total       126477868                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1653                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1653                       # number of overall misses
system.cpu.icache.overall_misses::total          1653                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83993500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83993500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83993500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83993500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83993500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83993500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    126479521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126479521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    126479521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126479521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    126479521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126479521                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50812.764670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50812.764670                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50812.764670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50812.764670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50812.764670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50812.764670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1653                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1653                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     82340500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82340500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     82340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     82340500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82340500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49812.764670                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49812.764670                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49812.764670                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49812.764670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49812.764670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49812.764670                       # average overall mshr miss latency
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON   354374721500                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                       106319142                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.l2bus.snoop_filter.tot_requests        1590822                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1487096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            40427                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        40427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq               738480                       # Transaction distribution
system.l2bus.trans_dist::ReadResp              746667                       # Transaction distribution
system.l2bus.trans_dist::WriteReq              738480                       # Transaction distribution
system.l2bus.trans_dist::WriteResp             738480                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        140415                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              8832                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              49384                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             49384                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8187                       # Transaction distribution
system.l2bus.pkt_count_system.fpga.dcache_port::system.l2cache.cpu_side      2953920                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       166730                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3125353                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::system.l2cache.cpu_side      5907840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       105792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6918336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 12931968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             92956                       # Total snoops (count)
system.l2bus.snoopTraffic                     5646976                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1627487                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.024843                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.155645                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1587056     97.52%     97.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                    40431      2.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1627487                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1585421733                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy          1453060435                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2479500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy            83881577                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                92956                       # number of replacements
system.l2cache.tags.tagsinuse             8119.821942                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1489339                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               101148                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                14.724354                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle           9940899500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   107.201088                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    47.288870                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1964.838492                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::fpga.data  6000.493492                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.013086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.005773                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.239848                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::fpga.data     0.732482                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.991189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1810                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         6233                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             12827692                       # Number of tag accesses
system.l2cache.tags.data_accesses            12827692                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadReq_hits::fpga.data         692325                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total             692325                       # number of ReadReq hits
system.l2cache.WriteReq_hits::fpga.data        692325                       # number of WriteReq hits
system.l2cache.WriteReq_hits::total            692325                       # number of WriteReq hits
system.l2cache.WritebackDirty_hits::writebacks        52181                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        52181                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            91                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               91                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          755                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         2542                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3297                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              755                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             2633                       # number of demand (read+write) hits
system.l2cache.demand_hits::fpga.data         1384650                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1388038                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             755                       # number of overall hits
system.l2cache.overall_hits::cpu.data            2633                       # number of overall hits
system.l2cache.overall_hits::fpga.data        1384650                       # number of overall hits
system.l2cache.overall_hits::total            1388038                       # number of overall hits
system.l2cache.ReadReq_misses::fpga.data        46155                       # number of ReadReq misses
system.l2cache.ReadReq_misses::total            46155                       # number of ReadReq misses
system.l2cache.WriteReq_misses::fpga.data        46155                       # number of WriteReq misses
system.l2cache.WriteReq_misses::total           46155                       # number of WriteReq misses
system.l2cache.ReadExReq_misses::cpu.data        49293                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          49293                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          898                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         3992                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4890                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            898                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          53285                       # number of demand (read+write) misses
system.l2cache.demand_misses::fpga.data         92310                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            146493                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           898                       # number of overall misses
system.l2cache.overall_misses::cpu.data         53285                       # number of overall misses
system.l2cache.overall_misses::fpga.data        92310                       # number of overall misses
system.l2cache.overall_misses::total           146493                       # number of overall misses
system.l2cache.ReadReq_miss_latency::fpga.data   3801363168                       # number of ReadReq miss cycles
system.l2cache.ReadReq_miss_latency::total   3801363168                       # number of ReadReq miss cycles
system.l2cache.WriteReq_miss_latency::fpga.data   1188357500                       # number of WriteReq miss cycles
system.l2cache.WriteReq_miss_latency::total   1188357500                       # number of WriteReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data   4027750000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4027750000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     71923000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    341402500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    413325500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     71923000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   4369152500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::fpga.data   4989720668                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   9430796168                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     71923000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   4369152500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::fpga.data   4989720668                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   9430796168                       # number of overall miss cycles
system.l2cache.ReadReq_accesses::fpga.data       738480                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total         738480                       # number of ReadReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::fpga.data       738480                       # number of WriteReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::total        738480                       # number of WriteReq accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::writebacks        52181                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        52181                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        49384                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        49384                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1653                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         6534                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8187                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1653                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        55918                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::fpga.data      1476960                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1534531                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1653                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        55918                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::fpga.data      1476960                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1534531                       # number of overall (read+write) accesses
system.l2cache.ReadReq_miss_rate::fpga.data     0.062500                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_miss_rate::total      0.062500                       # miss rate for ReadReq accesses
system.l2cache.WriteReq_miss_rate::fpga.data     0.062500                       # miss rate for WriteReq accesses
system.l2cache.WriteReq_miss_rate::total     0.062500                       # miss rate for WriteReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.998157                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.998157                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.543255                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.610958                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.597288                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.543255                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.952913                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::fpga.data     0.062500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.095464                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.543255                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.952913                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::fpga.data     0.062500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.095464                       # miss rate for overall accesses
system.l2cache.ReadReq_avg_miss_latency::fpga.data 82360.809620                       # average ReadReq miss latency
system.l2cache.ReadReq_avg_miss_latency::total 82360.809620                       # average ReadReq miss latency
system.l2cache.WriteReq_avg_miss_latency::fpga.data 25747.102156                       # average WriteReq miss latency
system.l2cache.WriteReq_avg_miss_latency::total 25747.102156                       # average WriteReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 81710.384842                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81710.384842                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 80092.427617                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85521.668337                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84524.642127                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 80092.427617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81995.918176                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::fpga.data 54053.955888                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64377.111316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 80092.427617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81995.918176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::fpga.data 54053.955888                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64377.111316                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks           88234                       # number of writebacks
system.l2cache.writebacks::total                88234                       # number of writebacks
system.l2cache.ReadReq_mshr_misses::fpga.data        46155                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_misses::total        46155                       # number of ReadReq MSHR misses
system.l2cache.WriteReq_mshr_misses::fpga.data        46155                       # number of WriteReq MSHR misses
system.l2cache.WriteReq_mshr_misses::total        46155                       # number of WriteReq MSHR misses
system.l2cache.CleanEvict_mshr_misses::writebacks          331                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          331                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        49293                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        49293                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          898                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         3992                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4890                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          898                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        53285                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::fpga.data        92310                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       146493                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          898                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        53285                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::fpga.data        92310                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       146493                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_miss_latency::fpga.data   3339813168                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_latency::total   3339813168                       # number of ReadReq MSHR miss cycles
system.l2cache.WriteReq_mshr_miss_latency::fpga.data    715297500                       # number of WriteReq MSHR miss cycles
system.l2cache.WriteReq_mshr_miss_latency::total    715297500                       # number of WriteReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3534820000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3534820000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     62943000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    301482500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    364425500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     62943000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   3836302500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::fpga.data   4055110668                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   7954356168                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     62943000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   3836302500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::fpga.data   4055110668                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   7954356168                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_rate::fpga.data     0.062500                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadReq accesses
system.l2cache.WriteReq_mshr_miss_rate::fpga.data     0.062500                       # mshr miss rate for WriteReq accesses
system.l2cache.WriteReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for WriteReq accesses
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.998157                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.998157                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.543255                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.610958                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.597288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.543255                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.952913                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::fpga.data     0.062500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.095464                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.543255                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.952913                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::fpga.data     0.062500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.095464                       # mshr miss rate for overall accesses
system.l2cache.ReadReq_avg_mshr_miss_latency::fpga.data 72360.809620                       # average ReadReq mshr miss latency
system.l2cache.ReadReq_avg_mshr_miss_latency::total 72360.809620                       # average ReadReq mshr miss latency
system.l2cache.WriteReq_avg_mshr_miss_latency::fpga.data 15497.725057                       # average WriteReq mshr miss latency
system.l2cache.WriteReq_avg_mshr_miss_latency::total 15497.725057                       # average WriteReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71710.384842                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 71710.384842                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 70092.427617                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75521.668337                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74524.642127                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70092.427617                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71995.918176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::fpga.data 43929.267338                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 54298.541009                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70092.427617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71995.918176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::fpga.data 43929.267338                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 54298.541009                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        237464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       137126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88234                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2737                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            46155                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49293                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51045                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       337802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       337802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 337802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     12068608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     12068608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12068608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            146493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  146493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              146493                       # Request fanout histogram
system.membus.reqLayer2.occupancy           318147442                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          269557426                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.topbus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.topbus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.topbus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.topbus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.topbus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.topbus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.topbus.pwrStateResidencyTicks::UNDEFINED 354374721500                       # Cumulative time (in ticks) in various power states
system.topbus.trans_dist::ReadReq            28274237                       # Transaction distribution
system.topbus.trans_dist::ReadResp           28274237                       # Transaction distribution
system.topbus.trans_dist::WriteReq            3984890                       # Transaction distribution
system.topbus.trans_dist::WriteResp           3984890                       # Transaction distribution
system.topbus.trans_dist::WritebackDirty        52181                       # Transaction distribution
system.topbus.trans_dist::CleanEvict             4604                       # Transaction distribution
system.topbus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.topbus.pkt_count_system.cpu.dcache_port::system.cpu.dcache.cpu_side     63565376                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_count_system.cpu.dcache_port::system.fpga.control_port       952878                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_count_system.cpu.dcache_port::total     64518254                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::system.cpu.dcache.cpu_side    158034409                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::system.fpga.control_port      3811512                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::total    161845921                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.snoops                            56788                       # Total snoops (count)
system.topbus.snoopTraffic                    3339584                       # Total snoop traffic (bytes)
system.topbus.snoop_fanout::samples          32315915                       # Request fanout histogram
system.topbus.snoop_fanout::mean                    0                       # Request fanout histogram
system.topbus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.topbus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.topbus.snoop_fanout::0                32315915    100.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::min_value               0                       # Request fanout histogram
system.topbus.snoop_fanout::max_value               0                       # Request fanout histogram
system.topbus.snoop_fanout::total            32315915                       # Request fanout histogram
system.topbus.reqLayer0.occupancy         17883683500                       # Layer occupancy (ticks)
system.topbus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.topbus.reqLayer1.occupancy           238325000                       # Layer occupancy (ticks)
system.topbus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.topbus.respLayer0.occupancy        30406755066                       # Layer occupancy (ticks)
system.topbus.respLayer0.utilization              8.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
