{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ARTCOM:inst4 " "Starting Logic Optimization and Technology Mapping for Partition ARTCOM:inst4" {  } { { "JK02FPGA.bdf" "inst4" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -40 1080 1280 104 "inst4" "" } } } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1531304084844 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[0\] " "Bidir \"ARTCOM:inst4\|artData\[0\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[1\] " "Bidir \"ARTCOM:inst4\|artData\[1\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[2\] " "Bidir \"ARTCOM:inst4\|artData\[2\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[3\] " "Bidir \"ARTCOM:inst4\|artData\[3\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[4\] " "Bidir \"ARTCOM:inst4\|artData\[4\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[5\] " "Bidir \"ARTCOM:inst4\|artData\[5\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[6\] " "Bidir \"ARTCOM:inst4\|artData\[6\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARTCOM:inst4\|artData\[7\] " "Bidir \"ARTCOM:inst4\|artData\[7\]\" has no driver" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1531304084861 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 1 1531304084861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ARTCOM:inst4\|artDIR VCC " "Pin \"ARTCOM:inst4\|artDIR\" is stuck at VCC" {  } { { "artcom.v" "" { Text "F:/FPGAprj/JK02ABT20180707/artcom.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1531304085291 "|JK02FPGA|ARTCOM:inst4|artDIR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 1 1531304085291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1531304085363 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1531304085363 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 1 1531304085363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1531304085363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1531304085363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1531304085420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 18:14:45 2018 " "Processing ended: Wed Jul 11 18:14:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1531304085420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1531304085420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1531304085420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1531304085420 ""}
