# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../hdl" \
"../../../../../hdl/multiplier.sv" \
"../../../../../sim/multiplier_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
