0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/DataMemory_tb.v,1697678947,verilog,,,,DataMemory_tb,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,1697777993,verilog,,,,test1_tb,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v,1697837444,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/MEM_WB_Register.v,,InstructionMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v,1697751042,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v,,PCAdder,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v,1697769635,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v,1698623528,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Adder.v,,ALU32Bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v,1698112758,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/EX_MEM_Register.v,,DataMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v,1697835034,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v,,Mux32And5Bit2To1;Mux32Bit2To1;Mux32Bit3To1;Mux5Bit2To1,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v,1697751042,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/SL2.v,,RegisterFile,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v,1697751042,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/and.v,,SignExtension,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Adder.v,1697751042,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Controller.v,,Adder,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/Controller.v,1698111994,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v,,Controller,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/EX_MEM_Register.v,1698112670,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/ID_EX_Register.v,,EX_MEM_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/ID_EX_Register.v,1698111994,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/IF_ID_Register.v,,ID_EX_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/IF_ID_Register.v,1697751042,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v,,IF_ID_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/MEM_WB_Register.v,1697684612,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v,,MEM_WB_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/SL2.v,1697767214,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v,,SL2_26to28bit;SL2_32bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/and.v,1697772541,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/head.v,,andgate,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sources_1/new/head.v,1697842600,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,,head,,,,,,,,
