// Seed: 3250557598
module module_0 (
    input wand id_0[-1 'b0 : 1],
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4
);
  bit id_6;
  ;
  assign id_6 = id_1;
  assign id_6 = id_0;
  id_7 :
  assert property (@* 1);
  initial @(id_0 or -1'b0 or id_4 or 1 - id_2) @(posedge (-1)) id_6 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd37
) (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input uwire id_8
);
  logic id_10;
  parameter id_11 = 1;
  logic _id_12;
  logic id_13  [1 : id_12];
  ;
  bit id_14, id_15, id_16, id_17;
  generate
    always id_17 <= $unsigned(44);
    ;
    assign id_17 = id_8;
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_1
  );
  parameter id_18 = id_11;
endmodule
