INFO: [VRFC 10-163] Analyzing VHDL file "U:/Y2/Computer-Architecture/Processor.srcs/sources_1/new/fullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Y2/Computer-Architecture/Processor.srcs/sim_1/new/fullAdder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder_tb'
