$comment
	File created using the following command:
		vcd file Itsme.msim.vcd -direction
$end
$date
	Thu Feb 16 03:38:57 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module somador_overflow_vlg_vec_tst $end
$var reg 5 ! A [4:0] $end
$var reg 5 " B [4:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var reg 1 % S2 $end
$var wire 1 & final0 $end
$var wire 1 ' final1 $end
$var wire 1 ( final2 $end
$var wire 1 ) final3 $end
$var wire 1 * final4 $end
$var wire 1 + final5 $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 final0~output_o $end
$var wire 1 3 final1~output_o $end
$var wire 1 4 final2~output_o $end
$var wire 1 5 final3~output_o $end
$var wire 1 6 final4~output_o $end
$var wire 1 7 final5~output_o $end
$var wire 1 8 A[0]~input_o $end
$var wire 1 9 B[0]~input_o $end
$var wire 1 : inst|inst1~0_combout $end
$var wire 1 ; B[4]~input_o $end
$var wire 1 < B[2]~input_o $end
$var wire 1 = A[1]~input_o $end
$var wire 1 > B[1]~input_o $end
$var wire 1 ? A[2]~input_o $end
$var wire 1 @ inst1|jkjk~1_combout $end
$var wire 1 A B[3]~input_o $end
$var wire 1 B A[3]~input_o $end
$var wire 1 C inst1|jkjk~0_combout $end
$var wire 1 D inst1|jkjk~3_combout $end
$var wire 1 E inst1|jkjk~2_combout $end
$var wire 1 F inst1|jkjk~4_combout $end
$var wire 1 G A[4]~input_o $end
$var wire 1 H inst1|jkjk~5_combout $end
$var wire 1 I inst1|jkjk~6_combout $end
$var wire 1 J S0~input_o $end
$var wire 1 K S1~input_o $end
$var wire 1 L S2~input_o $end
$var wire 1 M inst3~0_combout $end
$var wire 1 N 5IG67GD6TRVTY~combout $end
$var wire 1 O N9UNVEUINVURNV|inst1|inst~0_combout $end
$var wire 1 P inst2|inst7~0_combout $end
$var wire 1 Q N9UNVEUINVURNV|inst1|inst6~0_combout $end
$var wire 1 R GK58UGDT6F72589O|ksakjcj~combout $end
$var wire 1 S inst|inst71~combout $end
$var wire 1 T GK58UGDT6F72589O|inst7~0_combout $end
$var wire 1 U N9UNVEUINVURNV|inst1|inst2~combout $end
$var wire 1 V N9UNVEUINVURNV|inst1|inst11~combout $end
$var wire 1 W 6U8TDYTFF745G690~0_combout $end
$var wire 1 X 6U8TDYTFF745G690~combout $end
$var wire 1 Y inst|inst2~0_combout $end
$var wire 1 Z inst|inst72~combout $end
$var wire 1 [ N9UNVEUINVURNV|inst1|inst3~combout $end
$var wire 1 \ N9UNVEUINVURNV|inst2|inst12~combout $end
$var wire 1 ] OK9J7GD6TRV~0_combout $end
$var wire 1 ^ inst|inst3~0_combout $end
$var wire 1 _ 0YU7YR677HGIO|inst7~0_combout $end
$var wire 1 ` inst|inst12~combout $end
$var wire 1 a inst|inst73~combout $end
$var wire 1 b N9UNVEUINVURNV|inst1|inst12~combout $end
$var wire 1 c insG0IT9GN8UB7859Kt3|inst7~0_combout $end
$var wire 1 d inst|inst13~combout $end
$var wire 1 e inst|inst74~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000 !
b1000 "
0#
0$
0%
0&
0'
0(
0)
1*
0+
0,
1-
x.
1/
10
11
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
1B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
1O
0P
1Q
0R
0S
0T
1U
0V
1W
1X
0Y
1Z
0[
1\
0]
1^
0_
0`
1a
1b
1c
0d
1e
$end
#1000000
