Setting the envinronment.[0m
[Thu Jan  9 08:30:56 2025] Processing [36m[1malhambra-ii[0m[0m
[1m--------------------------------------------------------------------------------[0m
nextpnr-ice40 --hx8k --package tq144:4k --json _build/hardware.json --asc _build/hardware.asc --report _build/hardware.pnr --pcf main.pcf
constrained 'v036815[7]' to bel 'X4/Y0/io0'
constrained 'v036815[6]' to bel 'X4/Y0/io1'
constrained 'v036815[5]' to bel 'X6/Y0/io1'
constrained 'v036815[4]' to bel 'X7/Y0/io1'
constrained 'v036815[3]' to bel 'X8/Y0/io0'
constrained 'v036815[2]' to bel 'X11/Y0/io1'
constrained 'v036815[1]' to bel 'X12/Y0/io0'
constrained 'v036815[0]' to bel 'X12/Y0/io1'
constrained 'v2b2ed6[1]' to bel 'X0/Y4/io1'
constrained 'v2b2ed6[0]' to bel 'X0/Y4/io0'
constrained 'vclk' to bel 'X16/Y0/io1'

Packing constants..
Packing IOs..
v2b2ed6[1] feeds SB_IO v46ef23.v693378.v67ee04.v34955f.input_pin, removing $nextpnr_ibuf v2b2ed6[1].
v2b2ed6[0] feeds SB_IO v46ef23.v6de0cd.v67ee04.v34955f.input_pin, removing $nextpnr_ibuf v2b2ed6[0].
Packing LUT-FFs..
     736 LCs used as LUT4 only
     142 LCs used as LUT4 and DFF
Packing non-LUT FFs..
      40 LCs used as DFF only
Packing carries..
       1 LCs used as CARRY only
Packing indirect carry+LUT pairs...
       0 LUTs merged into carry LCs
Packing RAMs..
Placing PLLs..
Packing special functions..
Packing PLLs..
Promoting globals..
promoting vclk$SB_IO_IN (fanout 198)
promoting v60d27e.vb15d38.ve31e7c.vad9b51.v8aa818.vd104a4.vb8adf8.q_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I3_1_O [reset] (fanout 26)
promoting v46ef23.v693378.v451422.v584300.vbf8366.vb8adf8.q_SB_LUT4_I2_O [reset] (fanout 17)
promoting v46ef23.v6de0cd.v451422.v584300.vbf8366.vb8adf8.q_SB_LUT4_I1_O [reset] (fanout 17)
promoting v60d27e.v468719.v172245.state_SB_LUT4_I0_O [cen] (fanout 37)
promoting v60d27e.vb15d38.ve31e7c.vad9b51.v8aa818.vd104a4.vb8adf8.q_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I3_2_O [cen] (fanout 30)
promoting v60d27e.vb15d38.ve31e7c.vad9b51.v8aa818.vd104a4.vb8adf8.q_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I3_O [cen] (fanout 22)
promoting $PACKER_GND_NET (fanout 8)
Constraining chains...
       6 LCs used to legalise carry chains.
Checksum: 0x82ea7724

Device utilisation:
	         ICESTORM_LC:     927/   7680    12%
	        ICESTORM_RAM:      12/     32    37%
	               SB_IO:      11/    256     4%
	               SB_GB:       8/      8   100%
	        ICESTORM_PLL:       0/      2     0%
	         SB_WARMBOOT:       0/      1     0%

Placed 11 cells based on constraints.
Creating initial analytic placement for 759 cells, random placement wirelen = 29803.
    at initial placer iter 0, wirelen = 472
    at initial placer iter 1, wirelen = 460
    at initial placer iter 2, wirelen = 453
    at initial placer iter 3, wirelen = 559
Running main analytical placer, max placement attempts per cell = 114720.
    at iteration #1, type ICESTORM_LC: wirelen solved = 622, spread = 6338, legal = 6436; time = 0.01s
    at iteration #1, type SB_GB: wirelen solved = 6379, spread = 6548, legal = 6559; time = 0.00s
    at iteration #1, type ICESTORM_RAM: wirelen solved = 5701, spread = 6759, legal = 7197; time = 0.00s
    at iteration #1, type ALL: wirelen solved = 450, spread = 8246, legal = 8629; time = 0.01s
    at iteration #2, type ICESTORM_LC: wirelen solved = 3579, spread = 7114, legal = 7262; time = 0.01s
    at iteration #2, type SB_GB: wirelen solved = 7191, spread = 7299, legal = 7341; time = 0.00s
    at iteration #2, type ICESTORM_RAM: wirelen solved = 5916, spread = 6721, legal = 6577; time = 0.00s
    at iteration #2, type ALL: wirelen solved = 407, spread = 8214, legal = 8740; time = 0.02s
    at iteration #3, type ICESTORM_LC: wirelen solved = 4018, spread = 8517, legal = 8631; time = 0.01s
    at iteration #3, type SB_GB: wirelen solved = 8531, spread = 8622, legal = 8606; time = 0.00s
    at iteration #3, type ICESTORM_RAM: wirelen solved = 6521, spread = 6999, legal = 7295; time = 0.00s
    at iteration #3, type ALL: wirelen solved = 479, spread = 6932, legal = 7440; time = 0.01s
    at iteration #4, type ICESTORM_LC: wirelen solved = 2913, spread = 6895, legal = 6973; time = 0.01s
    at iteration #4, type SB_GB: wirelen solved = 6854, spread = 6997, legal = 6970; time = 0.00s
    at iteration #4, type ICESTORM_RAM: wirelen solved = 5994, spread = 6491, legal = 6481; time = 0.00s
    at iteration #4, type ALL: wirelen solved = 555, spread = 7066, legal = 7490; time = 0.01s
    at iteration #5, type ICESTORM_LC: wirelen solved = 2654, spread = 6641, legal = 6761; time = 0.01s
    at iteration #5, type SB_GB: wirelen solved = 6613, spread = 6751, legal = 6773; time = 0.00s
    at iteration #5, type ICESTORM_RAM: wirelen solved = 5962, spread = 6633, legal = 6638; time = 0.00s
    at iteration #5, type ALL: wirelen solved = 735, spread = 6984, legal = 7226; time = 0.01s
    at iteration #6, type ICESTORM_LC: wirelen solved = 2640, spread = 6974, legal = 7018; time = 0.01s
    at iteration #6, type SB_GB: wirelen solved = 6867, spread = 7007, legal = 7017; time = 0.00s
    at iteration #6, type ICESTORM_RAM: wirelen solved = 6360, spread = 7198, legal = 7244; time = 0.00s
    at iteration #6, type ALL: wirelen solved = 658, spread = 7039, legal = 7417; time = 0.01s
    at iteration #7, type ICESTORM_LC: wirelen solved = 2807, spread = 6531, legal = 6715; time = 0.01s
    at iteration #7, type SB_GB: wirelen solved = 6583, spread = 6712, legal = 6715; time = 0.00s
    at iteration #7, type ICESTORM_RAM: wirelen solved = 5762, spread = 7110, legal = 7580; time = 0.00s
    at iteration #7, type ALL: wirelen solved = 835, spread = 6862, legal = 7473; time = 0.01s
    at iteration #8, type ICESTORM_LC: wirelen solved = 2957, spread = 6419, legal = 6674; time = 0.01s
    at iteration #8, type SB_GB: wirelen solved = 6526, spread = 6679, legal = 6694; time = 0.00s
    at iteration #8, type ICESTORM_RAM: wirelen solved = 5744, spread = 6491, legal = 6509; time = 0.00s
    at iteration #8, type ALL: wirelen solved = 803, spread = 6765, legal = 7599; time = 0.02s
    at iteration #9, type ICESTORM_LC: wirelen solved = 3264, spread = 6441, legal = 6573; time = 0.01s
    at iteration #9, type SB_GB: wirelen solved = 6455, spread = 6600, legal = 6621; time = 0.00s
    at iteration #9, type ICESTORM_RAM: wirelen solved = 5647, spread = 7276, legal = 7582; time = 0.00s
    at iteration #9, type ALL: wirelen solved = 824, spread = 7046, legal = 7724; time = 0.01s
    at iteration #10, type ICESTORM_LC: wirelen solved = 2891, spread = 6364, legal = 6590; time = 0.01s
    at iteration #10, type SB_GB: wirelen solved = 6462, spread = 6585, legal = 6606; time = 0.00s
    at iteration #10, type ICESTORM_RAM: wirelen solved = 5773, spread = 6433, legal = 6460; time = 0.00s
    at iteration #10, type ALL: wirelen solved = 889, spread = 7142, legal = 7678; time = 0.01s
HeAP Placer Time: 0.29s
  of which solving equations: 0.19s
  of which spreading cells: 0.02s
  of which strict legalisation: 0.06s

Running simulated annealing placer for refinement.
  at iteration #1: temp = 0.000000, timing cost = 383, wirelen = 7226
  at iteration #5: temp = 0.000000, timing cost = 439, wirelen = 5268
  at iteration #10: temp = 0.000000, timing cost = 408, wirelen = 4872
  at iteration #15: temp = 0.000000, timing cost = 400, wirelen = 4761
  at iteration #20: temp = 0.000000, timing cost = 434, wirelen = 4635
  at iteration #22: temp = 0.000000, timing cost = 424, wirelen = 4619
SA placement time 0.29s

Max frequency for clock 'vclk$SB_IO_IN_$glb_clk': 57.52 MHz (PASS at 12.00 MHz)

Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Max delay <async>                        -> posedge vclk$SB_IO_IN_$glb_clk: 1.75 ns
Max delay posedge vclk$SB_IO_IN_$glb_clk -> <async>                       : 2.02 ns

Slack histogram:
 legend: * represents 2 endpoint(s)
         + represents [1,2) endpoint(s)
[ 65949,  66749) |**********+
[ 66749,  67549) |*******************+
[ 67549,  68349) |****************+
[ 68349,  69149) |*******+
[ 69149,  69949) |****+
[ 69949,  70749) |***********+
[ 70749,  71549) |**********+
[ 71549,  72349) |**********************+
[ 72349,  73149) |********+
[ 73149,  73949) |****+
[ 73949,  74749) |************+
[ 74749,  75549) |****************************+
[ 75549,  76349) |************************************************************
[ 76349,  77149) |***********************+
[ 77149,  77949) |**************************+
[ 77949,  78749) |****+
[ 78749,  79549) |**********************************+
[ 79549,  80349) |******************************+
[ 80349,  81149) |**********************+
[ 81149,  81949) |***************************+
Checksum: 0xe908c9fc

Routing..
Setting up routing queue.
Routing 3521 arcs.
           |   (re-)routed arcs  |   delta    | remaining|       time spent     |
   IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
      1000 |      238        761 |  238   761 |      2857|       0.14       0.14|
      2000 |      637       1362 |  399   601 |      2455|       0.12       0.26|
      3000 |     1088       1911 |  451   549 |      2168|       0.13       0.39|
      4000 |     1618       2381 |  530   470 |      2056|       0.16       0.55|
      5000 |     2097       2840 |  479   459 |      1749|       0.11       0.66|
      6000 |     2650       3282 |  553   442 |      1539|       0.15       0.80|
      7000 |     3223       3709 |  573   427 |      1336|       0.16       0.96|
      8000 |     3803       4118 |  580   409 |      1198|       0.15       1.10|
      9000 |     4294       4602 |  491   484 |       841|       0.11       1.21|
     10000 |     4814       5054 |  520   452 |       563|       0.12       1.33|
     11000 |     5252       5585 |  438   531 |       167|       0.10       1.42|
     11555 |     5529       5864 |  277   279 |         0|       0.45       1.87|
Routing complete.
Router1 time 1.87s
Checksum: 0x2637f12f

Critical path report for clock 'vclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
      type curr  total name
  clk-to-q  0.54  0.54 Source v60d27e.v468719.v172245.instr_SB_DFFE_Q_25_DFFLC.O
   routing  1.27  1.81 Net v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] (3,7) -> (6,5)
                         Sink v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.38  2.19 Source v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
   routing  0.59  2.78 Net v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0] (6,5) -> (5,6)
                         Sink v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.38  3.16 Source v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
   routing  0.59  3.75 Net v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1] (5,6) -> (5,5)
                         Sink v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.31  4.06 Source v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
   routing  0.59  4.65 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] (5,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.I2
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.23  4.88 Source v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
   routing  0.00  4.88 Net v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO (4,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.01 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  5.01 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.13 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  5.13 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.26 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  5.26 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.38 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  5.38 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,5) -> (4,5)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.51 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.20  5.71 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI (4,5) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  5.83 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.COUT
   routing  0.00  5.83 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  5.96 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  5.96 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.08 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  6.08 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3] (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.21 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  6.21 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.34 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  6.34 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.46 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  6.46 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.59 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.00  6.59 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,6) -> (4,6)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  6.71 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.20  6.91 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO (4,6) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.04 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
   routing  0.00  7.04 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.16 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
   routing  0.00  7.16 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3 (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.29 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
   routing  0.00  7.29 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3 (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.41 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_LC.COUT
   routing  0.00  7.41 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.54 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
   routing  0.00  7.54 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.67 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
   routing  0.00  7.67 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  7.79 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
   routing  0.00  7.79 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 (4,7) -> (4,7)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  7.92 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.COUT
   routing  0.20  8.11 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO (4,7) -> (4,8)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.24 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
   routing  0.00  8.24 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.37 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
   routing  0.00  8.37 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.49 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
   routing  0.00  8.49 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.registerFile.0.1_WDATA_12_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.62 Source v60d27e.v468719.v172245.registerFile.0.1_WDATA_12_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
   routing  0.00  8.62 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.74 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC.COUT
   routing  0.00  8.74 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  8.87 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
   routing  0.00  8.87 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.13  9.00 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
   routing  0.00  9.00 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI (4,8) -> (4,8)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
                         Defined in:
                              main.v:281.28-281.67
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11
     logic  0.13  9.12 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
   routing  0.46  9.58 Net $nextpnr_ICESTORM_LC_5$I3 (4,8) -> (4,9)
                         Sink $nextpnr_ICESTORM_LC_5.I3
     logic  0.31  9.89 Source $nextpnr_ICESTORM_LC_5.O
   routing  1.33  11.22 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 (4,9) -> (5,12)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I3
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.31  11.54 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
   routing  0.59  12.12 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3] (5,12) -> (6,13)
                         Sink v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_LC.I3
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.31  12.44 Source v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_LC.O
   routing  0.59  13.03 Net v60d27e.v468719.v172245.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2] (6,13) -> (7,13)
                         Sink v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.38  13.41 Source v60d27e.v468719.v172245.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.O
   routing  1.70  15.11 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] (7,13) -> (7,4)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.31  15.42 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
   routing  0.59  16.01 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E_SB_LUT4_O_I3[3] (7,4) -> (7,4)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E_SB_LUT4_O_LC.I3
                         Defined in:
                              /Users/user/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
     logic  0.31  16.33 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E_SB_LUT4_O_LC.O
   routing  0.93  17.26 Net v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_E (7,4) -> (7,4)
                         Sink v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_LC.CEN
     setup  0.10  17.36 Source v60d27e.v468719.v172245.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_LC.CEN
7.55 ns logic, 9.81 ns routing

Critical path report for cross-domain path '<async>' -> 'posedge vclk$SB_IO_IN_$glb_clk':
      type curr  total name
    source  0.00  0.00 Source v46ef23.v693378.v67ee04.v34955f.input_pin.D_IN_0
   routing  1.28  1.28 Net v46ef23.v693378.w0 (0,4) -> (3,3)
                         Sink v46ef23.v693378.ve103e3.v7b82fa.vb8adf8.q_SB_DFF_Q_DFFLC.I0
                         Defined in:
                              main.v:3718.7-3718.9
     setup  0.47  1.75 Source v46ef23.v693378.ve103e3.v7b82fa.vb8adf8.q_SB_DFF_Q_DFFLC.I0
0.47 ns logic, 1.28 ns routing

Critical path report for cross-domain path 'posedge vclk$SB_IO_IN_$glb_clk' -> '<async>':
      type curr  total name
  clk-to-q  0.54  0.54 Source v60d27e.v66eb94.v415624.v21c6af.v38f79d.v89c757.vb8adf8.q_SB_LUT4_I2_LC.O
   routing  1.65  2.19 Net v036815[0]$SB_IO_OUT (7,2) -> (12,0)
                         Sink v036815[0]$sb_io.D_OUT_0
                         Defined in:
                              main.v:14.13-14.15
0.54 ns logic, 1.65 ns routing

Max frequency for clock 'vclk$SB_IO_IN_$glb_clk': 57.61 MHz (PASS at 12.00 MHz)

Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Max delay <async>                        -> posedge vclk$SB_IO_IN_$glb_clk: 1.75 ns
Max delay posedge vclk$SB_IO_IN_$glb_clk -> <async>                       : 2.19 ns

Slack histogram:
 legend: * represents 1 endpoint(s)
         + represents [1,1) endpoint(s)
[ 65976,  66771) |***+
[ 66771,  67566) |****************************+
[ 67566,  68361) |*************************+
[ 68361,  69156) |+
[ 69156,  69951) |*+
[ 69951,  70746) |******
[ 70746,  71541) |*****************+
[ 71541,  72336) |********+
[ 72336,  73131) |
[ 73131,  73926) |*************+
[ 73926,  74721) |************************************************************
[ 74721,  75516) |*********+
[ 75516,  76311) |*******************************+
[ 76311,  77106) |****************************+
[ 77106,  77901) |***************************************************+
[ 77901,  78696) |************************+
[ 78696,  79491) |**********************************************+
[ 79491,  80286) |**************************************+
[ 80286,  81081) |*************************+
[ 81081,  81876) |*******************************+

Program finished normally.
========================= [[32m[1mSUCCESS[0m] Took 2.78 seconds =========================[0m
