INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab2/project_2/project_2.sim/sim_1/impl/timing/xsim/circuit_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tiago/OneDrive/Desktop/Universidade/Mestrado/PSD/Laboratorios/Lab2/project_2/project_2.srcs/sim_1/imports/new/circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit_tb'
