vendor_name = ModelSim
source_file = 1, Z:/Schaltkreisentwurf/FPGA/Test1.vhd
source_file = 1, Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, Z:/Schaltkreisentwurf/FPGA/db/Test1.cbx.xml
design_name = Test1_tester
instance = comp, \A~output\, A~output, Test1_tester, 1
instance = comp, \B~output\, B~output, Test1_tester, 1
instance = comp, \C~output\, C~output, Test1_tester, 1
instance = comp, \X~input\, X~input, Test1_tester, 1
instance = comp, \Y~input\, Y~input, Test1_tester, 1
instance = comp, \Z~input\, Z~input, Test1_tester, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Test1_tester, 1
