// Seed: 4208902463
module module_0 (
    input  wand id_0,
    output wor  id_1,
    output tri0 id_2
);
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  id_3 :
  assert property (@(id_3) id_1)
  else;
  module_0(
      id_3, id_3, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
