{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:33:29 2013 " "Info: Processing started: Mon Dec 23 16:33:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Electric_bend -c Electric_bend " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Electric_bend -c Electric_bend" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Electric_bend EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"Electric_bend\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 91 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 91" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.452 ns pin register " "Info: Estimated most critical path is pin to register delay of 23.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns FSMC_A\[3\] 1 PIN PIN_39 34 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_39; Fanout = 34; PIN Node = 'FSMC_A\[3\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSMC_A[3] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.560 ns) + CELL(0.200 ns) 4.892 ns Equal3~0 2 COMB LAB_X10_Y5 4 " "Info: 2: + IC(3.560 ns) + CELL(0.200 ns) = 4.892 ns; Loc. = LAB_X10_Y5; Fanout = 4; COMB Node = 'Equal3~0'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.760 ns" { FSMC_A[3] Equal3~0 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 6.075 ns always0~0 3 COMB LAB_X10_Y5 3 " "Info: 3: + IC(0.443 ns) + CELL(0.740 ns) = 6.075 ns; Loc. = LAB_X10_Y5; Fanout = 3; COMB Node = 'always0~0'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Equal3~0 always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 7.258 ns always0~1 4 COMB LAB_X10_Y5 51 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 7.258 ns; Loc. = LAB_X10_Y5; Fanout = 51; COMB Node = 'always0~1'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { always0~0 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.284 ns) + CELL(0.200 ns) 10.742 ns data~48 5 COMB LAB_X2_Y6 2 " "Info: 5: + IC(3.284 ns) + CELL(0.200 ns) = 10.742 ns; Loc. = LAB_X2_Y6; Fanout = 2; COMB Node = 'data~48'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.484 ns" { always0~1 data~48 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.820 ns) + CELL(0.740 ns) 14.302 ns data~50 6 COMB LAB_X10_Y5 1 " "Info: 6: + IC(2.820 ns) + CELL(0.740 ns) = 14.302 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'data~50'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.560 ns" { data~48 data~50 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 15.485 ns Mux7~2 7 COMB LAB_X10_Y5 1 " "Info: 7: + IC(0.443 ns) + CELL(0.740 ns) = 15.485 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'Mux7~2'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { data~50 Mux7~2 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.511 ns) 18.427 ns Mux7~3 8 COMB LAB_X14_Y2 1 " "Info: 8: + IC(2.431 ns) + CELL(0.511 ns) = 18.427 ns; Loc. = LAB_X14_Y2; Fanout = 1; COMB Node = 'Mux7~3'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { Mux7~2 Mux7~3 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 19.610 ns Mux7~4 9 COMB LAB_X14_Y2 1 " "Info: 9: + IC(0.983 ns) + CELL(0.200 ns) = 19.610 ns; Loc. = LAB_X14_Y2; Fanout = 1; COMB Node = 'Mux7~4'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux7~3 Mux7~4 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 20.793 ns Mux7~5 10 COMB LAB_X14_Y2 1 " "Info: 10: + IC(0.672 ns) + CELL(0.511 ns) = 20.793 ns; Loc. = LAB_X14_Y2; Fanout = 1; COMB Node = 'Mux7~5'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux7~4 Mux7~5 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 21.976 ns Mux7~8 11 COMB LAB_X14_Y2 1 " "Info: 11: + IC(0.443 ns) + CELL(0.740 ns) = 21.976 ns; Loc. = LAB_X14_Y2; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux7~5 Mux7~8 } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.804 ns) 23.452 ns port_reg\[0\] 12 REG LAB_X14_Y2 1 " "Info: 12: + IC(0.672 ns) + CELL(0.804 ns) = 23.452 ns; Loc. = LAB_X14_Y2; Fanout = 1; REG Node = 'port_reg\[0\]'" {  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.476 ns" { Mux7~8 port_reg[0] } "NODE_NAME" } } { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.432 ns ( 31.69 % ) " "Info: Total cell delay = 7.432 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.020 ns ( 68.31 % ) " "Info: Total interconnect delay = 16.020 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/main_tools/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "23.452 ns" { FSMC_A[3] Equal3~0 always0~0 always0~1 data~48 data~50 Mux7~2 Mux7~3 Mux7~4 Mux7~5 Mux7~8 port_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Info: Average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/WD/Verilog/Electric_bend/dev/Electric_bend.fit.smsg " "Info: Generated suppressed messages file G:/WD/Verilog/Electric_bend/dev/Electric_bend.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:33:32 2013 " "Info: Processing ended: Mon Dec 23 16:33:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
