{
  "cores": [
    {
      "id": "cpu1",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu2",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu3",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu4",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu5",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu6",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu7",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu8",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu9",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu10",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu11",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu12",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu13",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu14",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu15",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu16",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu17",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    },
    {
      "id": "cpu18",
      "alu_count": 4,
      "fpu_count": 2,
      "alu_ops_per_cycle": 1,
      "fpu_op_duration": 1,
      "l1_cache_size": 32000,
      "l1_block_size": 64,
      "l1_cache_access_duration": 4,
      "l2_cache_size": 1000000,
      "l2_block_size": 64,
      "l2_cache_access_duration": 14
    }
  ],
  "L3" : {
    "l3_cache_size": 27500000,
    "l3_block_size": 64,
    "l3_cache_access_duration": 60
    },
  "ram": {
    "access_duration": 100
  }
}