0.6
2019.1
May 24 2019
15:06:07
C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.srcs/sim_1/new/subtractor_tb.v,1692880161,verilog,,,,subtractor_tb,,,,,,,,
C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v,1692676232,verilog,,C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.srcs/sources_1/new/subtractor_4bit.v,,full_adder_1bit,,,,,,,,
C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.srcs/sources_1/new/subtractor_4bit.v,1692879424,verilog,,C:/Users/Riya_Sachdeva/Desktop/College/Semester_3/Embedded_Logic_Design/Labs/Lab1_FA/Lab1_FA.srcs/sim_1/new/subtractor_tb.v,,subtractor_4bit,,,,,,,,
