{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76676,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79672,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0332395,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0396097,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00418868,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0396097,
	"finish__design__instance__count__class:antenna_cell": 145,
	"finish__design__instance__area__class:antenna_cell": 362.848,
	"finish__design__instance__count__class:clock_buffer": 443,
	"finish__design__instance__area__class:clock_buffer": 9401.52,
	"finish__design__instance__count__class:timing_repair_buffer": 1520,
	"finish__design__instance__area__class:timing_repair_buffer": 17245.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2693.83,
	"finish__design__instance__count__class:clock_inverter": 206,
	"finish__design__instance__area__class:clock_inverter": 2074.49,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79306.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11816,
	"finish__design__instance__area__class:multi_input_combinational_cell": 161974,
	"finish__design__instance__count": 17575,
	"finish__design__instance__area": 273058,
	"finish__timing__setup__tns": -244.047,
	"finish__timing__setup__ws": -3.28866,
	"finish__clock__skew__setup": 0.0985828,
	"finish__clock__skew__hold": 0.0985828,
	"finish__timing__drv__max_slew_limit": 0.0562099,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0524754,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 701,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.388823,
	"finish__power__switching__total": 0.494807,
	"finish__power__leakage__total": 1.08018e-07,
	"finish__power__total": 0.88363,
	"finish__design__io": 771,
	"finish__design__die__area": 719367,
	"finish__design__core__area": 712909,
	"finish__design__instance__count": 27091,
	"finish__design__instance__area": 284965,
	"finish__design__instance__count__stdcell": 27091,
	"finish__design__instance__area__stdcell": 284965,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.399721,
	"finish__design__instance__utilization__stdcell": 0.399721,
	"finish__design__rows": 310,
	"finish__design__rows:unithd": 310,
	"finish__design__sites": 569780,
	"finish__design__sites:unithd": 569780,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}