/*! \file pm_rpm_target.c
*  \n
*  \brief This file contains PMIC functions to run sleep enter and sleep exit settings.
*  \n
*  &copy; Copyright 2014-2015, 2019 QUALCOMM Technologies Incorporated, All Rights Reserved
*/

/* =======================================================================
                             Edit History
  This section contains comments describing changes made to this file.
  Notice that changes are listed in reverse chronological order.

$Header: //components/rel/rpm.bf/2.1.3/core/systemdrivers/pmic/target/mdm9x05_pmd9205/src/pm_rpm_target.c#3 $  

when       who     what, where, why
--------   ---     ----------------------------------------------------------
10/16/18   as      Adding stubbed code to stub PMIC Driver based on PMIC detection (CR#2333891)
01/11/16   ps      RPM Proxy Sleep/Active vote to set S1=1.05v during Apps PC (CR-945446)
11/02/15   sv      Make S1 turn OFF during enter sleep and turn ON during exit sleep
01/14/14   kt      Initial version.
===========================================================================*/
/*===========================================================================

                     INCLUDE FILES

===========================================================================*/
#include "assert.h"
#include "err.h"
#include "CoreVerify.h"

#include "pm_qc_pmic.h"
#include "pm_comm.h"
#include "bare_metal_info.h"
#include "pm_target_information.h"
#include "pmapp_npa.h"
#include "railway.h"
#include "pm_sleep.h"
#include "pm_sleep_config.h"
#include "rpmserver.h"
#include "pm_npa_irep.h"
#include "PlatformInfo.h"
#include "Chipinfo.h"

/*===========================================================================

                        MACRO DEFINITIONS

===========================================================================*/

/* Clock addresses needed for XO trim work-around */
#define CLK_SLAVE_ID          0

#define XO_BASE_ADDRESS        0x5000
#define XO_ADJ_FINE_ADDRESS    (XO_BASE_ADDRESS + 0x5C)

#define CLK_DIST_BASE_ADDRESS  0x5900
#define CLK_DIST_SPARE_REG_1   (CLK_DIST_BASE_ADDRESS + 0x51)
#define CLK_DIST_SPARE_REG_2   (CLK_DIST_BASE_ADDRESS + 0x52)

#define XO_TRIM_OFFSET         2

/*===========================================================================

                        STATIC VARIABLES

===========================================================================*/

static pm_sleep_cfg_type* sleep_enter_settings = NULL;
static pm_sleep_cfg_type* sleep_exit_settings = NULL;
static pm_npa_smps_int_rep smps_sh_data;
static pm_volt_level_type s1_saved_volt;
/*===========================================================================

                        FUNCTION DEFINITIONS

===========================================================================*/

void pm_rpm_s1_shadow_translation(rpm_translation_info *info);
void pm_rpm_s1_shadow_apply(rpm_application_info *info);

/**
 * @name pm_rpm_sleep_init
 *
 * @brief Initializes the sleep settings LUT.
 *
 * @param  sleep_mode: can be vdd_min/XO shutdown
 *
 * @return None.
 *
 * @sideeffects None.
 *
 * @sideeffects Sleep settings should be available in config.
 *
 */
void pm_rpm_sleep_init()
{
    sleep_enter_settings = (pm_sleep_cfg_type*)pm_target_information_get_specific_info(PM_PROP_SLEEP_ENTER_INFO);
    sleep_exit_settings = (pm_sleep_cfg_type*)pm_target_information_get_specific_info(PM_PROP_SLEEP_EXIT_INFO);
    CORE_VERIFY((sleep_enter_settings != NULL) && (sleep_exit_settings != NULL));
}

/**
 * @name pm_rpm_enter_sleep
 *
 * @brief This function calls the driver layer PMIC calls to set
 *        the Rails to the state prior to entering sleep.
 *
 * @param  sleep_mode: can be vdd_min/XO shutdown
 *
 * @return PMIC error code.
 *
 * @sideeffects Will over-write any client configuration
 *              requests. Any additions to the below function
 *              should be cautiously be added.
 *
 */
pm_err_flag_type
pm_rpm_enter_sleep (pm_sleep_mode_type sleep_mode)
{
    uint32 i = 0;
    pm_err_flag_type err_flag = PM_ERR_FLAG__SUCCESS;
    const pm_sleep_cfg_type* p_settings;
    uint8 xo_trim = 0;

    if (sleep_mode > PM_SLEEP_MODE_VDD_MIN)
    {
      return PM_ERR_FLAG__PAR1_OUT_OF_RANGE;
    }
    p_settings = &sleep_enter_settings[(uint16)sleep_mode];
    // added this s1 voltage restore code in rpm, due to yoda PBS ram size limitation.
	//We can not hard code the S1 sleep exist voltage to 1200 + headroom, so we save the S1 sleep entry voltage and restore the same during vdd min exit 
    if((CHIPINFO_FAMILY_MDM9205 == Chipinfo_GetFamily ()) && (PM_SLEEP_MODE_VDD_MIN == sleep_mode) )
    {
      pm_smps_volt_level_status(0, PM_SMPS_1, &s1_saved_volt);  // read S1 vout registers
    }     

    /* Two config data arrays on enter sleep: XO_SHUTDOWN and VDD_MIN.
       "The VDD_MIN one has a copy of the XO_SHUTDOWN data most likely."   */
    while( (p_settings->p_cfg[i].regAddr != 0xFFFF) &&
          (err_flag == PM_ERR_FLAG__SUCCESS) )
    {
      err_flag |= pm_comm_write_byte( p_settings->p_cfg[i].slaveID,
                              p_settings->p_cfg[i].regAddr,
                              p_settings->p_cfg[i].data, 0 );
      i++;
    }

    /* Work-around for sleep clock drift issue seen in Vdd min by adjusting
       XO trim in PBS sleep sequence with the values written in CLK_DIST spare
       registers below */

    /* Read the value of XO_ADJ_FINE */
    err_flag |= pm_comm_read_byte(CLK_SLAVE_ID, XO_ADJ_FINE_ADDRESS, &xo_trim, 0);

    /* Copy value of  XO_ADJ_FINE to CLK_DIST_SPARE1 */
    err_flag |= pm_comm_write_byte(CLK_SLAVE_ID, CLK_DIST_SPARE_REG_1, xo_trim, 0);

    /* Calculate (XO_ADJ_FINE+2) & Copy value to CLK_DIST_SPARE2 */
    err_flag |= pm_comm_write_byte(CLK_SLAVE_ID, CLK_DIST_SPARE_REG_2, xo_trim + XO_TRIM_OFFSET, 0);

    return err_flag;
}

/**
 * @name pm_rpm_exit_sleep
 *
 * @brief This function calls the driver layer PMIC calls to set
 *        the Rails back to the prior state of entering sleep.
 *
 * @param sleep_mode: can be vdd_min/XO shutdown
 *
 * @return PMIC error code.
 *
 * @sideeffects Will restore any client configuration requests.
 *              Any additions to the below function should be
 *              cautiously be added.
 *
 */
pm_err_flag_type
pm_rpm_exit_sleep (pm_sleep_mode_type sleep_mode)
{
    uint32 i = 0;
    pm_err_flag_type err_flag = PM_ERR_FLAG__SUCCESS;
    const pm_sleep_cfg_type* p_settings;

    if (sleep_mode > PM_SLEEP_MODE_VDD_MIN)
    {
       return PM_ERR_FLAG__PAR1_OUT_OF_RANGE;
    }
    if((CHIPINFO_FAMILY_MDM9205 == Chipinfo_GetFamily ()) && (PM_SLEEP_MODE_VDD_MIN == sleep_mode) )
    {
		// restore the S1 voltage making same as S1 VDD MIN Entry voltage
        pm_smps_volt_level(0, PM_SMPS_1, s1_saved_volt);
    }
    p_settings = &sleep_exit_settings[(uint16)sleep_mode];

    /* Two config data arrays on exit sleep: XO_SHUTDOWN and VDD_MIN.
      "The VDD_MIN one has a copy of the XO_SHUTDOWN data most likely."  */
    while( (p_settings->p_cfg[i].regAddr != 0xFFFF) &&
          (err_flag == PM_ERR_FLAG__SUCCESS) )
    {
      err_flag |= pm_comm_write_byte( p_settings->p_cfg[i].slaveID,
                              p_settings->p_cfg[i].regAddr,
                              p_settings->p_cfg[i].data, 0) ;
      i++;
    }

    return err_flag;
}

void pm_rpm_platform_init(void)
{
    /* register a custom handler for S1 Apps shadow resource */
    rpm_register_resource(RPM_SMPS_A_S1_SH_REQ, 1, sizeof(pm_npa_smps_int_rep), pm_rpm_s1_shadow_translation, pm_rpm_s1_shadow_apply, (void *)&smps_sh_data);
}

void pm_rpm_s1_shadow_translation(rpm_translation_info *info)
{
    unsigned type, length, *value = NULL;
    pm_npa_smps_int_rep *cache =(pm_npa_smps_int_rep *)(info->dest_buffer);

    CORE_VERIFY_PTR(cache);

    if (kvp_get(info->new_kvps, &type, &length, (const char **)&value))
    {
        CORE_VERIFY_PTR(value);
        cache->sw_en = *value;
    }
}

void pm_rpm_s1_shadow_apply(rpm_application_info *info)
{
    static pm_volt_level_type s1_saved_volt = 0;
    pm_npa_smps_int_rep *new_state           = (pm_npa_smps_int_rep*)info->new_state;
    pm_npa_smps_int_rep *current_aggregation = (pm_npa_smps_int_rep*)info->current_aggregation;

    if (new_state->sw_en) /* Active mode, Exit Apps power collapse */
    {
        //Restore s1;
        if (s1_saved_volt)
            pm_smps_volt_level(0, PM_SMPS_1, s1_saved_volt);
    }    
    else  /* Sleep mode, Enter Apps power collapse */
    {
        //Save s1, Set s1=1.05v to save power
        pm_smps_volt_level_status(0, PM_SMPS_1, &s1_saved_volt);
        pm_smps_volt_level(0, PM_SMPS_1, 1050000);
    }
    
    current_aggregation->sw_en = new_state->sw_en;
}



void pm_rpm_rsrc_apply(rpm_application_info *info){}

void pm_rpm_rsrc_translation(rpm_translation_info *info){}

boolean pm_target_is_stub_enabled()
{

  //PlatformInfoPlatformType  platformtype = PLATFORMINFO_TYPE_UNKNOWN;
  //platformtype = PlatformInfo_GetPlatform();
  if(pm_get_pmic_model(0x0)==PMIC_IS_UNKNOWN || pm_get_pmic_model(0x0)==PMIC_IS_INVALID)
  {
        rpm_register_resource(RPM_SMPS_A_REQ, 4 + 1, sizeof(pm_npa_smps_int_rep), pm_rpm_rsrc_translation, pm_rpm_rsrc_apply,0);
        rpm_register_resource(RPM_LDO_A_REQ, 16 + 1, sizeof(pm_npa_smps_int_rep), pm_rpm_rsrc_translation, pm_rpm_rsrc_apply, 0);
        rpm_register_resource(RPM_CLK_BUFFER_A_REQ, 14 + 1, sizeof(pm_npa_smps_int_rep), pm_rpm_rsrc_translation, pm_rpm_rsrc_apply, 0);
        return TRUE;
  }
  else
  {
    return FALSE;
  }
}
