

================================================================
== Synthesis Summary Report of 'fir_n11_strm'
================================================================
+ General Information: 
    * Date:           Wed Oct  4 03:41:31 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        lab2_slave
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |               Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+
    |+ fir_n11_strm                      |     -|  1.01|        -|       -|         -|        -|     -|        no|     -|  33 (2%)|  952 (~0%)|  1082 (~0%)|    -|
    | + fir_n11_strm_Pipeline_XFER_LOOP  |     -|  1.01|        -|       -|         -|        -|     -|        no|     -|  33 (2%)|  762 (~0%)|   825 (~0%)|    -|
    |  o XFER_LOOP                       |    II|  7.30|        -|       -|        12|       11|     -|       yes|     -|        -|          -|           -|    -|
    +------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 64     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | regXferLeng | 0x10   | 32    | W      | Data signal of regXferLeng       |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface   | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| pstrmInput  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| pstrmOutput | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------+
| Argument    | Direction | Datatype                                    |
+-------------+-----------+---------------------------------------------+
| pstrmInput  | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| pstrmOutput | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| an32Coef    | in        | int*                                        |
| regXferLeng | in        | ap_uint<32>                                 |
+-------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Info                               |
+-------------+---------------+-----------+---------------------------------------+
| pstrmInput  | pstrmInput    | interface |                                       |
| pstrmOutput | pstrmOutput   | interface |                                       |
| an32Coef    | s_axi_control | memory    | name=an32Coef offset=64 range=64      |
| regXferLeng | s_axi_control | register  | name=regXferLeng offset=0x10 range=32 |
+-------------+---------------+-----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fir_n11_strm                     | 33  |        |              |     |        |         |
|   ret_V_fu_171_p2                  | -   |        | ret_V        | add | fabric | 0       |
|  + fir_n11_strm_Pipeline_XFER_LOOP | 33  |        |              |     |        |         |
|    n32XferCnt_1_fu_443_p2          | -   |        | n32XferCnt_1 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1           | 3   |        | mul_ln34     | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2           | 3   |        | mul_ln34_1   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3           | 3   |        | mul_ln34_2   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4           | 3   |        | mul_ln34_3   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5           | 3   |        | mul_ln34_4   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6           | 3   |        | mul_ln34_5   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7           | 3   |        | mul_ln34_6   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U8           | 3   |        | mul_ln34_7   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U9           | 3   |        | mul_ln34_8   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U10          | 3   |        | mul_ln34_9   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U11          | 3   |        | mul_ln34_10  | mul | auto   | 0       |
|    add_ln34_fu_311_p2              | -   |        | add_ln34     | add | fabric | 0       |
|    add_ln34_4_fu_422_p2            | -   |        | add_ln34_4   | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-----------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                       | Location                                                            | Messages                                                              |
+-----------+-----------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
| interface | s_axilite depth=600 port=an32Coef             | lab2_slave/solution1/directives.tcl:9 in fir_n11_strm, an32Coef     | unexpected pragma parameter 'depth'                                   |
| interface | m_axi depth=600 port=pstrmInput offset=slave  | lab2_slave/solution1/directives.tcl:7 in fir_n11_strm, pstrmInput   | Unsupported interface port data type in '#pragma HLS interface m_axi' |
| interface | m_axi depth=600 port=pstrmOutput offset=slave | lab2_slave/solution1/directives.tcl:8 in fir_n11_strm, pstrmOutput  | Unsupported interface port data type in '#pragma HLS interface m_axi' |
| interface | s_axilite depth=600 port=regXferLeng          | lab2_slave/solution1/directives.tcl:10 in fir_n11_strm, regXferLeng | unexpected pragma parameter 'depth'                                   |
| interface | s_axilite depth=600 port=return               | lab2_slave/solution1/directives.tcl:6 in fir_n11_strm, return       | unexpected pragma parameter 'depth'                                   |
+-----------+-----------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------+---------------------------------------------------------+
| Type      | Options                             | Location                                                |
+-----------+-------------------------------------+---------------------------------------------------------+
| interface | s_axilite port=regXferLeng          | hls_FIRN11Stream/FIR.cpp:5 in fir_n11_strm, regXferLeng |
| interface | s_axilite port=an32Coef             | hls_FIRN11Stream/FIR.cpp:6 in fir_n11_strm, an32Coef    |
| interface | axis register both port=pstrmOutput | hls_FIRN11Stream/FIR.cpp:7 in fir_n11_strm, pstrmOutput |
| interface | axis register both port=pstrmInput  | hls_FIRN11Stream/FIR.cpp:8 in fir_n11_strm, pstrmInput  |
| interface | s_axilite port=return               | hls_FIRN11Stream/FIR.cpp:9 in fir_n11_strm, return      |
+-----------+-------------------------------------+---------------------------------------------------------+


