<?xml version="1.0" encoding="UTF-8"?>
<Module name="SOC" Lut="3" T_Register="1725(0)" T_Alu="267(0)" T_Lut="13993(3)" T_Bsram="56(0)">
 <SubModule name="CPU" Register="1669" Alu="185" Lut="4648" T_Register="1669(1669)" T_Alu="251(185)" T_Lut="4991(4648)">
  <SubModule name="m0" Lut="45" T_Lut="45(45)"/>
  <SubModule name="u0" Lut="66" T_Alu="33(0)" T_Lut="141(66)">
   <SubModule name="s0" Alu="33" Lut="75" T_Alu="33(33)" T_Lut="75(75)"/>
  </SubModule>
  <SubModule name="u1" Lut="67" T_Alu="33(0)" T_Lut="157(67)">
   <SubModule name="s0" Alu="33" Lut="90" T_Alu="33(33)" T_Lut="90(90)"/>
  </SubModule>
 </SubModule>
 <SubModule name="MI" Lut="2" T_Register="20(0)" T_Lut="8963(2)" T_Bsram="56(0)">
  <SubModule name="imem" Register="16" Lut="8448" Bsram="24" T_Register="16(16)" T_Lut="8448(8448)" T_Bsram="24(24)"/>
  <SubModule name="data_mem" Register="4" Lut="513" Bsram="32" T_Register="4(4)" T_Lut="513(513)" T_Bsram="32(32)"/>
 </SubModule>
 <SubModule name="UART" Register="20" Lut="31" T_Register="20(20)" T_Lut="31(31)"/>
 <SubModule name="CW" Register="16" Alu="16" Lut="5" T_Register="16(16)" T_Alu="16(16)" T_Lut="5(5)"/>
</Module>
