==39100== Cachegrind, a cache and branch-prediction profiler
==39100== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39100== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39100== Command: ./sift .
==39100== 
--39100-- warning: L3 cache found, using its data for the LL simulation.
--39100-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39100-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39100== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39100== (see section Limitations in user manual)
==39100== NOTE: further instances of this message will not be shown
==39100== 
==39100== I   refs:      3,167,698,658
==39100== I1  misses:        3,249,826
==39100== LLi misses:            2,491
==39100== I1  miss rate:          0.10%
==39100== LLi miss rate:          0.00%
==39100== 
==39100== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39100== D1  misses:      208,843,004  (136,346,092 rd   +  72,496,912 wr)
==39100== LLd misses:        3,345,931  (  1,577,707 rd   +   1,768,224 wr)
==39100== D1  miss rate:          21.4% (       20.2%     +        24.4%  )
==39100== LLd miss rate:           0.3% (        0.2%     +         0.6%  )
==39100== 
==39100== LL refs:         212,092,830  (139,595,918 rd   +  72,496,912 wr)
==39100== LL misses:         3,348,422  (  1,580,198 rd   +   1,768,224 wr)
==39100== LL miss rate:            0.1% (        0.0%     +         0.6%  )
