From a600a1b903e0142c453a111832fd87fccc18c1b0 Mon Sep 17 00:00:00 2001
From: thenamesweretakenalready
 <43702423+thenamesweretakenalready@users.noreply.github.com>
Date: Sat, 2 Sep 2023 13:02:58 +0000
Subject: [PATCH] Set SuperH flags

---
 src/base.rs | 16 +++++++++++-----
 1 file changed, 11 insertions(+), 5 deletions(-)

diff --git a/src/base.rs b/src/base.rs
index 266d60d..099cb4e 100644
--- a/src/base.rs
+++ b/src/base.rs
@@ -111,7 +111,7 @@ pub fn compile_codegen_unit(tcx: TyCtxt<'_>, cgu_name: Symbol, target_info: Arc<
         };
 
         // TODO(antoyo): only set on x86 platforms.
-        context.add_command_line_option("-masm=intel");
+        // context.add_command_line_option("-masm=intel");
 
         let features = ["sse2", "avx", "avx2", "sha", "fma", "gfni", "f16c", "aes", "bmi2", "rtm",
             "vaes", "vpclmulqdq", "xsavec",
@@ -122,12 +122,18 @@ pub fn compile_codegen_unit(tcx: TyCtxt<'_>, cgu_name: Symbol, target_info: Arc<
         }
 
         // TODO(antoyo): only add the following cli arguments if the feature is supported.
-        context.add_command_line_option("-mpclmul");
-        context.add_command_line_option("-mfma4");
-        context.add_command_line_option("-m64");
-        context.add_command_line_option("-mbmi");
+        // context.add_command_line_option("-mpclmul");
+        // context.add_command_line_option("-mfma4");
+        // context.add_command_line_option("-m64");
+        // context.add_command_line_option("-mbmi");
         //context.add_command_line_option("-mavxvnni"); // The CI doesn't support this option.
 
+        context.add_command_line_option("-m4a-nofpu");
+        context.add_driver_option("-Xassembler");
+        context.add_driver_option("--isa=sh4a-nofpu");
+        context.add_command_line_option("-mb");
+        context.add_command_line_option("-fno-pie");
+
         for arg in &tcx.sess.opts.cg.llvm_args {
             context.add_command_line_option(arg);
         }
-- 
2.42.0

