# Performance Analysis of 6T & 7T SRAM Cell Using CMOS Transistor

## Project Overview
This project presents the design, simulation, and performance analysis of 6T and 7T SRAM cells implemented using CMOS technology. All circuits are designed and simulated using LTspice, and performance metrics such as power dissipation, delay, and stability are analyzed.

## Objectives of the Project
- To conduct a comprehensive review of the design and implementation of SRAM cells using CMOS technology.
- To compare the performance of 6T & 7T CMOS-based SRAM designs with a focus on power dissipation, delay, and stability metrics.
- This project focuses on designing 6T and 7T SRAM cells with CMOS technology and simulating them using LTspice.

## Tools and Technology
- Simulation Tool: LTspice  
- Technology: CMOS (including 130 nm variants)  
- Design Type: SRAM Memory Cells (6T and 7T)

## Project Files Structure
Performance Analysis of 6T & 7T SRAM cell using CMOS Transistor  
- 6T CMOS.asc  
- 7T CMOS.asc  
- 7T cmos with.asc  
- ISVL7T_CMOS.asc  
- 7t_cmos_130nm with.asc  
- 7t_cmos_130nm without.asc  

- CMOS OUTPUT
  - 5.jpeg  
  - 6.jpeg  
  - 7.jpeg  
  - 8.jpeg  

- FINFET OUTPUT
  - 1.jpeg  
  - 2.jpeg  
  - 3.jpeg  
  - 4.jpeg  

## Simulation Results
Output waveforms for CMOS-based SRAM cells are available in the CMOS OUTPUT folder. Comparative results, including FinFET outputs, are available in the FINFET OUTPUT folder. These results are used to analyze power, delay, and stability characteristics.

## How to Run the Project
1. Install LTspice.
2. Open the required `.asc` file (6T or 7T SRAM).
3. Run the simulation.
4. Observe voltage waveforms and performance parameters.

## Author
Yashwanth P

## License
This project is intended for academic and educational purposes only.
