$date
        2025-Feb-20 22:03:41
$end
$version
        Vivado v2022.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 6 " top_i/DataPath_xN_0/U0/coreArea_2_core/axi/int_bus_payload_tuser [5:0] $end
$var reg 2 ( top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/io_from_payload_tdest [1:0] $end
$var reg 6 * top_i/DataPath_xN_0/U0/coreArea_2_core/engine/scalarOut_tuser [5:0] $end
$var reg 1 0 top_i/DataPath_xN_0/U0/coreArea_2_core/axi/int_bus_payload_last $end
$var reg 1 1 top_i/DataPath_xN_0/U0/coreArea_2_core/axi/int_bus_ready $end
$var reg 1 2 top_i/DataPath_xN_0/U0/coreArea_2_core/axi/int_bus_valid $end
$var reg 1 3 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/io_from_payload_last $end
$var reg 1 4 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/io_from_valid $end
$var reg 1 5 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/io_input_valid $end
$var reg 1 6 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/multiCore_hit_0 $end
$var reg 1 7 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/multiCore_hit_1 $end
$var reg 1 8 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/multiCore_hit_2 $end
$var reg 1 9 top_i/DataPath_xN_0/U0/coreArea_2_core/node/node/multiCore_hit_3 $end
$var reg 1 : top_i/DataPath_xN_0/U0/coreArea_2_core/engine/scalarOut_tvalid $end
$var reg 1 ; top_i/DataPath_xN_0/U0/coreArea_2_core/stateGen_4/status_prefill $end
$var reg 1 < _TRIGGER $end
$var reg 1 = _WINDOW $end
$var reg 1 > _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 "
b10 (
b10110 *
00
01
12
13
04
05
06
17
18
19
0:
0;
0<
1=
0>
$end
#4096
1<
