INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/new/FPGA_7sd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_7sd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/FPGA_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_T
