Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  9 15:44:50 2022
| Host         : LAPTOP-INGD5AP4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     41          
TIMING-16  Warning           Large setup violation           97          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (707)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (707)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A0_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A1_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A1_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A1_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A1_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A2_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A2_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A3_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A3_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A3_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A3_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B0_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B0_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B1_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B1_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B1_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B1_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B2_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B2_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B3_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B3_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B3_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B3_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.759     -554.657                     99                  329        0.163        0.000                      0                  329        4.500        0.000                       0                   173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -29.759     -554.657                     99                  329        0.163        0.000                      0                  329        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack      -29.759ns,  Total Violation     -554.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.759ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.716ns  (logic 26.297ns (66.213%)  route 13.419ns (33.787%))
  Logic Levels:           101  (CARRY4=85 LUT1=1 LUT2=1 LUT3=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.664    34.875    inputControl/ALU_Result0__0[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  inputControl/ALU_Result0__952_carry_i_24/O
                         net (fo=1, routed)           0.000    35.204    inputControl/ALU_Result0__952_carry_i_24_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.737 r  inputControl/ALU_Result0__952_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.737    inputControl/ALU_Result0__952_carry_i_17_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.854 r  inputControl/ALU_Result0__952_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.854    inputControl/ALU_Result0__952_carry__0_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.971 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.088 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.088    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.245 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=21, routed)          0.549    36.794    inputControl/ALU_Result0__0[3]
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.126 r  inputControl/ALU_Result0__952_carry_i_20/O
                         net (fo=1, routed)           0.000    37.126    inputControl/ALU_Result0__952_carry_i_20_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.676 r  inputControl/ALU_Result0__952_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.676    inputControl/ALU_Result0__952_carry_i_13_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.790 r  inputControl/ALU_Result0__952_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.790    inputControl/ALU_Result0__952_carry__0_i_11_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.904 r  inputControl/ALU_Result0__952_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.904    inputControl/ALU_Result0__952_carry__1_i_11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.018 r  inputControl/ALU_Result_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.018    inputControl/ALU_Result_reg[3]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.175 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=21, routed)          0.657    38.831    ALU_Result0__0[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.329    39.160 r  ALU_Result0__952_carry_i_14/O
                         net (fo=1, routed)           0.000    39.160    inputControl/ALU_Result0__952_carry_i_11[1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  inputControl/ALU_Result0__952_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.536    inputControl/ALU_Result0__952_carry_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.653 r  inputControl/ALU_Result0__952_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.653    inputControl/ALU_Result0__952_carry__0_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.770 r  inputControl/ALU_Result0__952_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.770    inputControl/ALU_Result0__952_carry__1_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.887 r  inputControl/ALU_Result0__952_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.887    inputControl/ALU_Result0__952_carry__2_i_6_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.044 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=21, routed)          0.510    40.554    inputControl/ALU_Result0__0[1]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.332    40.886 r  inputControl/ALU_Result0__952_carry_i_12/O
                         net (fo=1, routed)           0.000    40.886    inputControl/ALU_Result0__952_carry_i_12_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.436 r  inputControl/ALU_Result0__952_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.436    inputControl/ALU_Result0__952_carry_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  inputControl/ALU_Result0__952_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.550    inputControl/ALU_Result0__952_carry__0_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.664 r  inputControl/ALU_Result0__952_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.664    inputControl/ALU_Result0__952_carry__1_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.778 r  inputControl/ALU_Result0__952_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.778    inputControl/ALU_Result0__952_carry__2_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.935 r  inputControl/ALU_Result0__952_carry_i_1/CO[1]
                         net (fo=21, routed)          0.736    42.672    ALU/ALU_Result0__952_carry_i_1[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.001 r  ALU/ALU_Result0__952_carry_i_5/O
                         net (fo=1, routed)           0.000    43.001    ALU/ALU_Result0__952_carry_i_5_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.534 r  ALU/ALU_Result0__952_carry/CO[3]
                         net (fo=1, routed)           0.000    43.534    ALU/ALU_Result0__952_carry_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  ALU/ALU_Result0__952_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.651    ALU/ALU_Result0__952_carry__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  ALU/ALU_Result0__952_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    ALU/ALU_Result0__952_carry__1_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  ALU/ALU_Result0__952_carry__2/CO[3]
                         net (fo=1, routed)           0.000    43.885    ALU/ALU_Result0__952_carry__2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.139 r  ALU/ALU_Result0__952_carry__3/CO[0]
                         net (fo=1, routed)           0.301    44.440    ALU/ALU_Result0__0[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I1_O)        0.367    44.807 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    44.807    ALU/p_0_in[0]
    SLICE_X9Y47          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451    14.792    ALU/clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.031    15.048    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -44.807    
  -------------------------------------------------------------------
                         slack                                -29.759    

Slack (VIOLATED) :        -27.627ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.583ns  (logic 24.792ns (65.966%)  route 12.791ns (34.034%))
  Logic Levels:           95  (CARRY4=80 LUT1=1 LUT2=1 LUT3=11 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.664    34.875    inputControl/ALU_Result0__0[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  inputControl/ALU_Result0__952_carry_i_24/O
                         net (fo=1, routed)           0.000    35.204    inputControl/ALU_Result0__952_carry_i_24_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.737 r  inputControl/ALU_Result0__952_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.737    inputControl/ALU_Result0__952_carry_i_17_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.854 r  inputControl/ALU_Result0__952_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.854    inputControl/ALU_Result0__952_carry__0_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.971 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.088 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.088    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.245 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=21, routed)          0.549    36.794    inputControl/ALU_Result0__0[3]
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.126 r  inputControl/ALU_Result0__952_carry_i_20/O
                         net (fo=1, routed)           0.000    37.126    inputControl/ALU_Result0__952_carry_i_20_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.676 r  inputControl/ALU_Result0__952_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.676    inputControl/ALU_Result0__952_carry_i_13_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.790 r  inputControl/ALU_Result0__952_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.790    inputControl/ALU_Result0__952_carry__0_i_11_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.904 r  inputControl/ALU_Result0__952_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.904    inputControl/ALU_Result0__952_carry__1_i_11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.018 r  inputControl/ALU_Result_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.018    inputControl/ALU_Result_reg[3]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.175 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=21, routed)          0.657    38.831    ALU_Result0__0[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.329    39.160 r  ALU_Result0__952_carry_i_14/O
                         net (fo=1, routed)           0.000    39.160    inputControl/ALU_Result0__952_carry_i_11[1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  inputControl/ALU_Result0__952_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.536    inputControl/ALU_Result0__952_carry_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.653 r  inputControl/ALU_Result0__952_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.653    inputControl/ALU_Result0__952_carry__0_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.770 r  inputControl/ALU_Result0__952_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.770    inputControl/ALU_Result0__952_carry__1_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.887 r  inputControl/ALU_Result0__952_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.887    inputControl/ALU_Result0__952_carry__2_i_6_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.044 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=21, routed)          0.510    40.554    inputControl/ALU_Result0__0[1]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.332    40.886 r  inputControl/ALU_Result0__952_carry_i_12/O
                         net (fo=1, routed)           0.000    40.886    inputControl/ALU_Result0__952_carry_i_12_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.436 r  inputControl/ALU_Result0__952_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.436    inputControl/ALU_Result0__952_carry_i_2_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  inputControl/ALU_Result0__952_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.550    inputControl/ALU_Result0__952_carry__0_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.664 r  inputControl/ALU_Result0__952_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.664    inputControl/ALU_Result0__952_carry__1_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.778 r  inputControl/ALU_Result0__952_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.778    inputControl/ALU_Result0__952_carry__2_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.935 r  inputControl/ALU_Result0__952_carry_i_1/CO[1]
                         net (fo=21, routed)          0.410    42.345    inputControl/ALU_Result0__0[0]
    SLICE_X9Y46          LUT5 (Prop_lut5_I1_O)        0.329    42.674 r  inputControl/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    42.674    ALU/D[0]
    SLICE_X9Y46          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.450    14.791    ALU/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.031    15.047    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -42.674    
  -------------------------------------------------------------------
                         slack                                -27.627    

Slack (VIOLATED) :        -25.716ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.671ns  (logic 23.414ns (65.639%)  route 12.257ns (34.361%))
  Logic Levels:           89  (CARRY4=75 LUT1=1 LUT2=1 LUT3=10 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.664    34.875    inputControl/ALU_Result0__0[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  inputControl/ALU_Result0__952_carry_i_24/O
                         net (fo=1, routed)           0.000    35.204    inputControl/ALU_Result0__952_carry_i_24_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.737 r  inputControl/ALU_Result0__952_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.737    inputControl/ALU_Result0__952_carry_i_17_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.854 r  inputControl/ALU_Result0__952_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.854    inputControl/ALU_Result0__952_carry__0_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.971 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.088 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.088    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.245 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=21, routed)          0.549    36.794    inputControl/ALU_Result0__0[3]
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.126 r  inputControl/ALU_Result0__952_carry_i_20/O
                         net (fo=1, routed)           0.000    37.126    inputControl/ALU_Result0__952_carry_i_20_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.676 r  inputControl/ALU_Result0__952_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.676    inputControl/ALU_Result0__952_carry_i_13_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.790 r  inputControl/ALU_Result0__952_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.790    inputControl/ALU_Result0__952_carry__0_i_11_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.904 r  inputControl/ALU_Result0__952_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.904    inputControl/ALU_Result0__952_carry__1_i_11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.018 r  inputControl/ALU_Result_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.018    inputControl/ALU_Result_reg[3]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.175 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=21, routed)          0.657    38.831    ALU_Result0__0[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.329    39.160 r  ALU_Result0__952_carry_i_14/O
                         net (fo=1, routed)           0.000    39.160    inputControl/ALU_Result0__952_carry_i_11[1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.536 r  inputControl/ALU_Result0__952_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.536    inputControl/ALU_Result0__952_carry_i_9_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.653 r  inputControl/ALU_Result0__952_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.653    inputControl/ALU_Result0__952_carry__0_i_6_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.770 r  inputControl/ALU_Result0__952_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.770    inputControl/ALU_Result0__952_carry__1_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.887 r  inputControl/ALU_Result0__952_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.887    inputControl/ALU_Result0__952_carry__2_i_6_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.044 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=21, routed)          0.386    40.430    inputControl/ALU_Result0__0[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.332    40.762 r  inputControl/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    40.762    ALU/D[1]
    SLICE_X9Y42          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.790    ALU/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.031    15.046    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -40.762    
  -------------------------------------------------------------------
                         slack                                -25.716    

Slack (VIOLATED) :        -23.890ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.843ns  (logic 22.198ns (65.592%)  route 11.645ns (34.408%))
  Logic Levels:           83  (CARRY4=70 LUT1=1 LUT2=1 LUT3=9 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.664    34.875    inputControl/ALU_Result0__0[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  inputControl/ALU_Result0__952_carry_i_24/O
                         net (fo=1, routed)           0.000    35.204    inputControl/ALU_Result0__952_carry_i_24_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.737 r  inputControl/ALU_Result0__952_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.737    inputControl/ALU_Result0__952_carry_i_17_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.854 r  inputControl/ALU_Result0__952_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.854    inputControl/ALU_Result0__952_carry__0_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.971 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.088 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.088    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.245 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=21, routed)          0.549    36.794    inputControl/ALU_Result0__0[3]
    SLICE_X11Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.126 r  inputControl/ALU_Result0__952_carry_i_20/O
                         net (fo=1, routed)           0.000    37.126    inputControl/ALU_Result0__952_carry_i_20_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.676 r  inputControl/ALU_Result0__952_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.676    inputControl/ALU_Result0__952_carry_i_13_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.790 r  inputControl/ALU_Result0__952_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.790    inputControl/ALU_Result0__952_carry__0_i_11_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.904 r  inputControl/ALU_Result0__952_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.904    inputControl/ALU_Result0__952_carry__1_i_11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.018 r  inputControl/ALU_Result_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.018    inputControl/ALU_Result_reg[3]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.175 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=21, routed)          0.430    38.605    inputControl/ALU_Result0__0[2]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.329    38.934 r  inputControl/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    38.934    ALU/D[2]
    SLICE_X9Y38          FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    14.788    ALU/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    15.044    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -38.934    
  -------------------------------------------------------------------
                         slack                                -23.890    

Slack (VIOLATED) :        -21.951ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.902ns  (logic 20.820ns (65.263%)  route 11.082ns (34.737%))
  Logic Levels:           77  (CARRY4=65 LUT1=1 LUT2=1 LUT3=8 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.664    34.875    inputControl/ALU_Result0__0[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  inputControl/ALU_Result0__952_carry_i_24/O
                         net (fo=1, routed)           0.000    35.204    inputControl/ALU_Result0__952_carry_i_24_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.737 r  inputControl/ALU_Result0__952_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.737    inputControl/ALU_Result0__952_carry_i_17_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.854 r  inputControl/ALU_Result0__952_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.854    inputControl/ALU_Result0__952_carry__0_i_16_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.971 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.088 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.088    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.245 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=21, routed)          0.416    36.661    inputControl/ALU_Result0__0[3]
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.332    36.993 r  inputControl/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    36.993    ALU/D[3]
    SLICE_X9Y35          FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.786    ALU/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.031    15.042    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -36.993    
  -------------------------------------------------------------------
                         slack                                -21.951    

Slack (VIOLATED) :        -19.943ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.892ns  (logic 19.447ns (65.057%)  route 10.445ns (34.943%))
  Logic Levels:           71  (CARRY4=60 LUT1=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.549    32.830    inputControl/ALU_Result0__0[5]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.332    33.162 r  inputControl/ALU_Result0__952_carry_i_27/O
                         net (fo=1, routed)           0.000    33.162    inputControl/ALU_Result0__952_carry_i_27_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  inputControl/ALU_Result0__952_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.712    inputControl/ALU_Result0__952_carry_i_21_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.826    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.940    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.054    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.211 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=21, routed)          0.443    34.654    inputControl/ALU_Result0__0[4]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.329    34.983 r  inputControl/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    34.983    ALU/D[4]
    SLICE_X9Y33          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443    14.784    ALU/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.031    15.040    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -34.983    
  -------------------------------------------------------------------
                         slack                                -19.943    

Slack (VIOLATED) :        -17.994ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.938ns  (logic 18.069ns (64.675%)  route 9.869ns (35.325%))
  Logic Levels:           65  (CARRY4=55 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.647    30.911    inputControl/ALU_Result0__0[6]
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.240 r  inputControl/ALU_Result[6]_i_23/O
                         net (fo=1, routed)           0.000    31.240    inputControl/ALU_Result[6]_i_23_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.773 r  inputControl/ALU_Result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.773    inputControl/ALU_Result_reg[6]_i_16_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.890 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.890    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.007 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.007    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.124 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.124    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.281 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=21, routed)          0.416    32.698    inputControl/ALU_Result0__0[5]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.332    33.030 r  inputControl/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    33.030    ALU/D[5]
    SLICE_X9Y30          FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.439    14.780    ALU/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.031    15.036    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -33.030    
  -------------------------------------------------------------------
                         slack                                -17.994    

Slack (VIOLATED) :        -15.988ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.929ns  (logic 16.696ns (64.390%)  route 9.233ns (35.610%))
  Logic Levels:           59  (CARRY4=50 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.551    28.874    inputControl/ALU_Result0__0[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.332    29.206 r  inputControl/ALU_Result[7]_i_28/O
                         net (fo=1, routed)           0.000    29.206    inputControl/ALU_Result[7]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.756 r  inputControl/ALU_Result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.756    inputControl/ALU_Result_reg[7]_i_21_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.870 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.009    29.879    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.993 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.993    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.107 r  inputControl/ALU_Result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.107    inputControl/ALU_Result_reg[7]_i_4_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.264 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=21, routed)          0.427    30.692    inputControl/ALU_Result0__0[6]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.329    31.021 r  inputControl/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    31.021    ALU/D[6]
    SLICE_X9Y27          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.436    14.777    ALU/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.033    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -31.021    
  -------------------------------------------------------------------
                         slack                                -15.988    

Slack (VIOLATED) :        -14.381ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.324ns  (logic 15.318ns (62.975%)  route 9.006ns (37.025%))
  Logic Levels:           53  (CARRY4=45 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.660    26.951    inputControl/ALU_Result0__0[8]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.283 r  inputControl/ALU_Result[8]_i_23/O
                         net (fo=1, routed)           0.000    27.283    inputControl/ALU_Result[8]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.816 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.816    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.933 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.933    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.050 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.050    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.167 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.167    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.324 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.760    29.083    inputControl/ALU_Result0__0[7]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.332    29.415 r  inputControl/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    29.415    ALU/D[7]
    SLICE_X11Y22         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    ALU/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    15.034    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -29.415    
  -------------------------------------------------------------------
                         slack                                -14.381    

Slack (VIOLATED) :        -11.961ns  (required time - arrival time)
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.920ns  (logic 13.945ns (63.618%)  route 7.975ns (36.382%))
  Logic Levels:           47  (CARRY4=40 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.618 f  inputControl/ALU_Result0_i_1/O[0]
                         net (fo=25, routed)          0.651    13.269    ALU/B[12]
    SLICE_X10Y5          LUT1 (Prop_lut1_I0_O)        0.299    13.568 r  ALU/ALU_Result0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    13.568    ALU/ALU_Result0_carry__2_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.101 r  ALU/ALU_Result0_carry__2/CO[3]
                         net (fo=19, routed)          0.985    15.085    ALU/ALU_Result0__0[15]
    SLICE_X8Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.680 r  ALU/ALU_Result_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.680    ALU/ALU_Result_reg[14]_i_15_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.797 r  ALU/ALU_Result_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.797    ALU/ALU_Result_reg[14]_i_10_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.914 r  ALU/ALU_Result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.914    ALU/ALU_Result_reg[14]_i_5_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.031 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.031    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.188 r  ALU/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=21, routed)          0.818    17.006    inputControl/CO[0]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    17.338 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000    17.338    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.888 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.888    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.002 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.002    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.116    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.230    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.387 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=21, routed)          0.610    18.997    inputControl/ALU_Result0__0[12]
    SLICE_X9Y8           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.782 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.782    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.896 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.896    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.010 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.010    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.124 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.124    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.281 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.610    20.892    inputControl/ALU_Result0__0[11]
    SLICE_X11Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.677 r  inputControl/ALU_Result_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.677    inputControl/ALU_Result_reg[11]_i_21_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.791 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.791    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.905 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.905    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.019 r  inputControl/ALU_Result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.019    inputControl/ALU_Result_reg[11]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.176 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=21, routed)          0.699    22.875    inputControl/ALU_Result0__0[10]
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.204 r  inputControl/ALU_Result[10]_i_23/O
                         net (fo=1, routed)           0.000    23.204    inputControl/ALU_Result[10]_i_23_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.754 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.754    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.868 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.868    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.982 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.982    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.096 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.096    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.253 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=21, routed)          0.668    24.920    inputControl/ALU_Result0__0[9]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.329    25.249 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    25.249    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.782 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.782    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.899 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.899    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.016 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.016    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.133 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.133    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.290 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=21, routed)          0.389    26.679    inputControl/ALU_Result0__0[8]
    SLICE_X13Y19         LUT5 (Prop_lut5_I0_O)        0.332    27.011 r  inputControl/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    27.011    ALU/D[8]
    SLICE_X13Y19         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.439    14.780    ALU/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.031    15.050    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -27.011    
  -------------------------------------------------------------------
                         slack                                -11.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.595     1.478    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.110     1.729    vga_sync/y[1]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.774    vga_sync/vsync_next
    SLICE_X2Y6           FDCE                                         r  vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.120     1.611    vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.319%)  route 0.156ns (45.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.156     1.775    vga_sync/y[2]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.092     1.586    vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inputControl/rcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputControl/rcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.449    inputControl/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  inputControl/rcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.128     1.577 r  inputControl/rcd_reg[0]/Q
                         net (fo=1, routed)           0.119     1.697    inputControl/rcd[0]
    SLICE_X11Y5          FDRE                                         r  inputControl/rcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.963    inputControl/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  inputControl/rcd_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.012     1.461    inputControl/rcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.441%)  route 0.161ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.161     1.802    vga_sync/y[9]
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.847 r  vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.847    vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.121     1.598    vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.595     1.478    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.179     1.798    vga_sync/y[1]
    SLICE_X3Y6           LUT5 (Prop_lut5_I2_O)        0.042     1.840 r  vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.107     1.585    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_sync/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga_sync/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_sync/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.184     1.801    vga_sync/pixel_reg[0]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.042     1.843 r  vga_sync/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga_sync/pixel_next[1]
    SLICE_X4Y6           FDCE                                         r  vga_sync/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.991    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga_sync/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.107     1.583    vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/hundreds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.475    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.185     1.801    binary2DIG/numberCounter/num2[0]
    SLICE_X4Y9           LUT4 (Prop_lut4_I2_O)        0.043     1.844 r  binary2DIG/numberCounter/hundreds[3]_i_2/O
                         net (fo=1, routed)           0.000     1.844    binary2DIG/numberCounter/hundreds[3]_i_2_n_0
    SLICE_X4Y9           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.990    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.107     1.582    binary2DIG/numberCounter/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_sync/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.186     1.827    vga_sync/x[8]
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.043     1.870 r  vga_sync/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.870    vga_sync/h_count_reg[9]_i_2_n_0
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.131     1.608    vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.444%)  route 0.182ns (46.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  vga_sync/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.182     1.823    vga_sync/x[8]
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga_sync/hsync_next
    SLICE_X4Y8           FDCE                                         r  vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.990    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.092     1.604    vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.445    nolabel_line52/genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.784    nolabel_line52/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  nolabel_line52/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.829    nolabel_line52/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     1.958    nolabel_line52/genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.120     1.565    nolabel_line52/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y47    ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y18   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y16    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y15    ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y19   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y46    ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y47    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y47    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y47    ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y47    ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y15    ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 4.533ns (41.832%)  route 6.304ns (58.168%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.656     2.174    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.501     3.798    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.153     3.951 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.148     7.099    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    10.837 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.837    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.834ns  (logic 4.528ns (41.792%)  route 6.306ns (58.208%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.425     1.943    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.485     3.553    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I3_O)        0.146     3.699 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.396     7.094    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    10.834 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.834    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 4.286ns (40.287%)  route 6.353ns (59.713%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.656     2.174    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.298 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.501     3.798    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.922 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.196     7.119    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.638 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.638    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.594ns  (logic 4.295ns (40.543%)  route 6.299ns (59.457%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.425     1.943    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.485     3.553    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.677 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.388     7.065    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.594 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.594    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.527ns  (logic 4.529ns (43.019%)  route 5.998ns (56.981%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.425     1.943    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.477     3.545    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.152     3.697 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.096     6.792    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    10.527 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.527    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.301ns (41.263%)  route 6.123ns (58.737%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.425     1.943    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.477     3.545    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.669 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.220     6.889    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.424 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.424    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 4.270ns (41.240%)  route 6.085ns (58.760%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.656     2.174    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.298 f  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.520     3.817    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.941 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.909     6.851    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.355 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.355    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 4.565ns (44.399%)  route 5.717ns (55.601%))
  Logic Levels:           4  (LDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[3]/G
    SLICE_X9Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[3]/Q
                         net (fo=1, routed)           1.252     1.811    vga_control/cdr/digit_word[3]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124     1.935 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=9, routed)           1.694     3.630    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.148     3.778 r  vga_control/cdr/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.771     6.548    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.734    10.283 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.283    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.332ns (44.612%)  route 5.378ns (55.388%))
  Logic Levels:           4  (LDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[3]/G
    SLICE_X9Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[3]/Q
                         net (fo=1, routed)           1.252     1.811    vga_control/cdr/digit_word[3]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124     1.935 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=9, routed)           1.659     3.595    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124     3.719 r  vga_control/cdr/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.466     6.185    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.710 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.710    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/cdr/data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 4.331ns (45.034%)  route 5.286ns (54.966%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           LDCE                         0.000     0.000 r  vga_control/cdr/data_reg[3]/G
    SLICE_X9Y6           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_control/cdr/data_reg[3]/Q
                         net (fo=1, routed)           1.252     1.811    vga_control/cdr/digit_word[3]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124     1.935 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=9, routed)           1.694     3.630    vga_control/cdr/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     3.754 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.340     6.093    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.617 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.617    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.098     0.239    singlePulser/p_0_in[0]
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.284 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.284    singlePulser/d_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  uart/receiver/count_reg[3]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[3]/Q
                         net (fo=11, routed)          0.121     0.262    uart/receiver/count_reg[3]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.045     0.307 r  uart/receiver/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.307    uart/receiver/p_0_in__0[6]
    SLICE_X5Y5           FDRE                                         r  uart/receiver/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.466%)  route 0.122ns (39.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  uart/receiver/count_reg[3]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[3]/Q
                         net (fo=11, routed)          0.122     0.263    uart/receiver/count_reg[3]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.308 r  uart/receiver/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.308    uart/receiver/p_0_in__0[7]
    SLICE_X5Y5           FDRE                                         r  uart/receiver/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE                         0.000     0.000 r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X13Y13         FDRE                                         r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X15Y8          FDRE                                         r  nolabel_line52/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X15Y7          FDRE                                         r  nolabel_line52/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=2, routed)           0.168     0.309    uart/receiver/received_reg_0[0]
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart/receiver/received_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X11Y9          FDRE                                         r  nolabel_line52/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.411%)  route 0.169ns (47.589%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.169     0.310    uart/receiver/count_reg[0]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    uart/receiver/p_0_in__0[5]
    SLICE_X4Y5           FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    nolabel_line52/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  nolabel_line52/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line52/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X8Y9           FDRE                                         r  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.104ns  (logic 10.220ns (50.838%)  route 9.883ns (49.162%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.338    18.544    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.146    18.690 r  vga_control/cdr/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.771    21.461    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.734    25.195 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.195    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.440ns  (logic 9.988ns (51.378%)  route 9.452ns (48.622%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.338    18.544    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124    18.668 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.340    21.007    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    24.531 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.531    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.383ns  (logic 9.989ns (51.534%)  route 9.394ns (48.466%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.153    18.359    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    18.483 r  vga_control/cdr/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.466    20.949    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    24.474 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.474    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.365ns  (logic 9.967ns (51.470%)  route 9.398ns (48.530%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 r  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 r  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 f  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.330    18.536    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124    18.660 r  vga_control/cdr/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.293    20.953    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    24.457 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.457    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.225ns  (logic 9.966ns (51.841%)  route 9.259ns (48.159%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.338    18.544    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124    18.668 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.146    20.814    vgaRed_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    24.317 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.317    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.199ns  (logic 9.983ns (51.996%)  route 9.216ns (48.004%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          1.136    18.342    vga_control/cdr/vgaRed[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124    18.466 r  vga_control/cdr/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.306    20.772    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    24.291 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.291    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.155ns  (logic 9.993ns (52.170%)  route 9.162ns (47.830%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          0.751    17.957    vga_control/cdr/vgaRed[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124    18.081 r  vga_control/cdr/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.636    20.717    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    24.246 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.246    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.100ns  (logic 9.985ns (52.278%)  route 9.115ns (47.722%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          0.841    18.047    vga_control/cdr/vgaRed[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.124    18.171 r  vga_control/cdr/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.499    20.670    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    24.191 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.191    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.812ns  (logic 9.969ns (52.994%)  route 8.843ns (47.006%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 r  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 r  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 f  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          0.540    17.746    vga_control/cdr/vgaRed[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.124    17.870 r  vga_control/cdr/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.528    20.398    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    23.904 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.904    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.611ns  (logic 9.959ns (53.514%)  route 8.651ns (46.486%))
  Logic Levels:           17  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.570     5.091    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  inputControl/B3_reg[3]/Q
                         net (fo=5, routed)           0.830     6.377    inputControl/B3_reg_n_0_[3]
    SLICE_X14Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.501 r  inputControl/B0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.501    inputControl/B0__0_carry_i_5_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.034 r  inputControl/B0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    inputControl/B0__0_carry_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.288 r  inputControl/ALU_Result0_i_62/CO[0]
                         net (fo=2, routed)           0.349     7.637    inputControl/ALU_Result0_i_62_n_3
    SLICE_X14Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.873     8.510 r  inputControl/ALU_Result0_i_38/O[1]
                         net (fo=1, routed)           0.413     8.923    inputControl/ALU_Result0_i_38_n_6
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.306     9.229 r  inputControl/ALU_Result0_i_39/O
                         net (fo=1, routed)           0.000     9.229    inputControl/ALU_Result0_i_39_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.630 r  inputControl/ALU_Result0_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.630    inputControl/ALU_Result0_i_22_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.852 r  inputControl/ALU_Result0_i_21/O[0]
                         net (fo=1, routed)           0.505    10.357    inputControl/C__0[11]
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.032 r  inputControl/ALU_Result0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.032    inputControl/ALU_Result0_i_10_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.251 r  inputControl/ALU_Result0_i_9/O[0]
                         net (fo=1, routed)           0.449    11.700    inputControl/ALU_Result0_i_9_n_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    12.396 r  inputControl/ALU_Result0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.396    inputControl/ALU_Result0_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 f  inputControl/ALU_Result0_i_1/O[1]
                         net (fo=25, routed)          1.573    14.303    binary2DIG/B[10]
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.303    14.606 r  binary2DIG/isNan5_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.606    binary2DIG/isNan5_carry__0_i_2_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    15.097 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=2, routed)           0.807    15.904    binary2DIG/CO[0]
    SLICE_X6Y9           LUT4 (Prop_lut4_I0_O)        0.329    16.233 f  binary2DIG/bit_addr_reg[2]_i_4/O
                         net (fo=5, routed)           0.849    17.082    vga_sync/addr_reg_reg_rep
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    17.206 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=20, routed)          0.543    17.749    vga_control/cdr/vgaRed[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    17.873 r  vga_control/cdr/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.333    20.207    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    23.702 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.702    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.195%)  route 0.171ns (54.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.171     1.789    vga_control/vgaRed_OBUF[3]_inst_i_1[1]
    SLICE_X7Y7           LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.507%)  route 0.183ns (56.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.183     1.801    vga_control/vgaRed_OBUF[3]_inst_i_1[0]
    SLICE_X5Y7           LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.157%)  route 0.266ns (58.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  binary2DIG/numberCounter/tens_reg[1]/Q
                         net (fo=7, routed)           0.168     1.783    binary2DIG/numberCounter/Q[1]
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  binary2DIG/numberCounter/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.098     1.926    vga_control/D[1]
    SLICE_X7Y9           LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.128ns (28.148%)  route 0.327ns (71.852%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.595     1.478    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.327     1.933    vga_control/addr_reg_reg_rep_0[1]
    SLICE_X7Y6           LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.164ns (34.990%)  route 0.305ns (65.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.594     1.477    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.305     1.946    vga_control/addr_reg_reg_rep_0[0]
    SLICE_X7Y6           LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.141ns (28.446%)  route 0.355ns (71.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.595     1.478    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.355     1.974    vga_control/addr_reg_reg_rep_0[3]
    SLICE_X7Y5           LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.688%)  route 0.368ns (72.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.595     1.478    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.368     1.987    vga_control/addr_reg_reg_rep_0[2]
    SLICE_X7Y5           LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.555%)  route 0.390ns (73.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.475    vga_sync/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.390     2.006    vga_control/vgaRed_OBUF[3]_inst_i_1[2]
    SLICE_X2Y13          LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.878%)  route 0.416ns (69.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.590     1.473    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=8, routed)           0.258     1.872    binary2DIG/numberCounter/ones_reg[3]_0[0]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.045     1.917 r  binary2DIG/numberCounter/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.158     2.075    vga_control/D[0]
    SLICE_X7Y6           LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.227ns (36.906%)  route 0.388ns (63.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.591     1.474    binary2DIG/numberCounter/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=7, routed)           0.162     1.764    binary2DIG/numberCounter/Q[2]
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.099     1.863 r  binary2DIG/numberCounter/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.226     2.089    vga_control/D[2]
    SLICE_X7Y6           LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.014ns (16.354%)  route 5.186ns (83.646%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.233     4.112    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  inputControl/B2[3]_i_2/O
                         net (fo=5, routed)           1.023     5.259    inputControl/B2[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  inputControl/B2[3]_i_1/O
                         net (fo=4, routed)           0.817     6.200    inputControl/B2[3]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  inputControl/B2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  inputControl/B2_reg[2]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.014ns (16.354%)  route 5.186ns (83.646%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.233     4.112    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  inputControl/B2[3]_i_2/O
                         net (fo=5, routed)           1.023     5.259    inputControl/B2[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  inputControl/B2[3]_i_1/O
                         net (fo=4, routed)           0.817     6.200    inputControl/B2[3]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  inputControl/B2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  inputControl/B2_reg[3]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.014ns (16.369%)  route 5.181ns (83.631%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.233     4.112    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  inputControl/B2[3]_i_2/O
                         net (fo=5, routed)           1.023     5.259    inputControl/B2[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  inputControl/B2[3]_i_1/O
                         net (fo=4, routed)           0.811     6.195    inputControl/B2[3]_i_1_n_0
    SLICE_X13Y0          FDRE                                         r  inputControl/B2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  inputControl/B2_reg[1]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.057ns  (logic 1.014ns (16.740%)  route 5.044ns (83.260%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.233     4.112    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  inputControl/B2[3]_i_2/O
                         net (fo=5, routed)           1.023     5.259    inputControl/B2[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     5.383 r  inputControl/B2[3]_i_1/O
                         net (fo=4, routed)           0.674     6.057    inputControl/B2[3]_i_1_n_0
    SLICE_X15Y1          FDRE                                         r  inputControl/B2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  inputControl/B2_reg[0]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.014ns (18.386%)  route 4.501ns (81.614%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.178     4.057    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  inputControl/B3[3]_i_2/O
                         net (fo=5, routed)           0.162     4.343    inputControl/B3[3]_i_2_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.467 r  inputControl/B3[3]_i_1/O
                         net (fo=4, routed)           1.048     5.515    inputControl/B3[3]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  inputControl/B3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  inputControl/B3_reg[2]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.014ns (18.468%)  route 4.477ns (81.532%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.162     4.041    inputControl/pos_reg[1]_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.165 r  inputControl/B1[3]_i_2/O
                         net (fo=5, routed)           0.457     4.621    inputControl/B1[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.745 r  inputControl/B1[3]_i_1/O
                         net (fo=4, routed)           0.745     5.491    inputControl/B1[3]_i_1_n_0
    SLICE_X12Y0          FDRE                                         r  inputControl/B1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  inputControl/B1_reg[0]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.014ns (18.468%)  route 4.477ns (81.532%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.162     4.041    inputControl/pos_reg[1]_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.165 r  inputControl/B1[3]_i_2/O
                         net (fo=5, routed)           0.457     4.621    inputControl/B1[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.745 r  inputControl/B1[3]_i_1/O
                         net (fo=4, routed)           0.745     5.491    inputControl/B1[3]_i_1_n_0
    SLICE_X12Y0          FDRE                                         r  inputControl/B1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  inputControl/B1_reg[2]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.014ns (18.488%)  route 4.471ns (81.512%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.178     4.057    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  inputControl/B3[3]_i_2/O
                         net (fo=5, routed)           0.162     4.343    inputControl/B3[3]_i_2_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.467 r  inputControl/B3[3]_i_1/O
                         net (fo=4, routed)           1.018     5.485    inputControl/B3[3]_i_1_n_0
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[1]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.014ns (18.488%)  route 4.471ns (81.512%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.178     4.057    inputControl/pos_reg[1]_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  inputControl/B3[3]_i_2/O
                         net (fo=5, routed)           0.162     4.343    inputControl/B3[3]_i_2_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.467 r  inputControl/B3[3]_i_1/O
                         net (fo=4, routed)           1.018     5.485    inputControl/B3[3]_i_1_n_0
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  inputControl/B3_reg[3]/C

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.014ns (18.615%)  route 4.433ns (81.385%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=9, routed)           1.386     1.904    uart/receiver/Q[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.028 r  uart/receiver/A3[3]_i_6/O
                         net (fo=5, routed)           0.727     2.755    uart/receiver/data_out_reg[2]_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     2.879 r  uart/receiver/pos[1]_i_2/O
                         net (fo=6, routed)           1.162     4.041    inputControl/pos_reg[1]_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.165 r  inputControl/B1[3]_i_2/O
                         net (fo=5, routed)           0.457     4.621    inputControl/B1[3]_i_2_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.745 r  inputControl/B1[3]_i_1/O
                         net (fo=4, routed)           0.702     5.447    inputControl/B1[3]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  inputControl/B1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.451     4.792    inputControl/clk_IBUF_BUFG
    SLICE_X14Y0          FDRE                                         r  inputControl/B1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.260%)  route 0.207ns (55.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.207     0.371    vga_sync/AR[0]
    SLICE_X2Y8           FDCE                                         f  vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.260%)  route 0.207ns (55.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.207     0.371    vga_sync/AR[0]
    SLICE_X2Y8           FDCE                                         f  vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.260%)  route 0.207ns (55.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.207     0.371    vga_sync/AR[0]
    SLICE_X2Y8           FDCE                                         f  vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.260%)  route 0.207ns (55.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.207     0.371    vga_sync/AR[0]
    SLICE_X2Y8           FDCE                                         f  vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  vga_sync/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/rsd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.214     0.378    inputControl/reset
    SLICE_X2Y2           FDRE                                         r  inputControl/rsd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.994    inputControl/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  inputControl/rsd_reg[0]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.158ns (37.814%)  route 0.260ns (62.186%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X7Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.260     0.418    vga_control/cdr/ADDRARDADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     2.005    vga_control/cdr/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.158ns (35.238%)  route 0.290ns (64.762%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X7Y6           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.290     0.448    vga_control/cdr/ADDRARDADDR[6]
    SLICE_X8Y6           FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.963    vga_control/cdr/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.313%)  route 0.288ns (63.687%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.288     0.452    vga_sync/AR[0]
    SLICE_X2Y7           FDCE                                         f  vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.313%)  route 0.288ns (63.687%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.288     0.452    vga_sync/AR[0]
    SLICE_X3Y7           FDCE                                         f  vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga_sync/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.313%)  route 0.288ns (63.687%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/d_reg/Q
                         net (fo=25, routed)          0.288     0.452    vga_sync/AR[0]
    SLICE_X2Y7           FDCE                                         f  vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    vga_sync/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga_sync/v_count_reg_reg[3]/C





