{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1953, "design__instance__area": 19834, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 20, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00286388, "power__switching__total": 0.00112143, "power__leakage__total": 1.00756e-08, "power__total": 0.00398531, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.266589, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.277496, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.322185, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.52601, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 237, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6796976507347068, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.6415580470687947, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -12.836956749817563, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.6415580470687947, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 63, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 80, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04488426424241321, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.2781474018726575, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 20, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.266589, "clock__skew__worst_setup": 0.277496, "timing__hold__ws": 0.322185, "timing__setup__ws": 4.52601, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 1000000000000000000000000000000, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.35 172.07", "design__core__bbox": "5.52 10.88 155.48 160.48", "flow__warnings__count": 0, "flow__errors__count": 0, "design__io": 65, "design__die__area": 27763.5, "design__core__area": 22434, "design__instance__count__stdcell": 1953, "design__instance__area__stdcell": 19834, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.884105, "design__instance__utilization__stdcell": 0.884105, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 4192464, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 53708.1, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 281, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "route__net": 1653, "route__net__special": 2, "route__drc_errors__iter:1": 1461, "route__wirelength__iter:1": 63397, "route__drc_errors__iter:2": 670, "route__wirelength__iter:2": 62500, "route__drc_errors__iter:3": 563, "route__wirelength__iter:3": 62351, "route__drc_errors__iter:4": 40, "route__wirelength__iter:4": 62281, "route__drc_errors__iter:5": 18, "route__wirelength__iter:5": 62266, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 62240, "route__drc_errors": 0, "route__wirelength": 62240, "route__vias": 12879, "route__vias__singlecut": 12879, "route__vias__multicut": 0}