
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -383.07

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1.55

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.55

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_imm_a2[11] (net)
                  0.02    0.00    0.40 v CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.83    0.83   clock uncertainty
                          0.00    0.83   clock reconvergence pessimism
                                  0.83 ^ CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.06    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.54    4.94    3.84    3.84 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  4.94    0.00    3.84 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    0.65    1.41    6.36   10.20 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  1.41    0.00   10.20 v _08658_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.77    1.01   11.21 ^ _08658_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03238_ (net)
                  0.77    0.00   11.21 ^ _09487_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   11.35 v _09487_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00829_ (net)
                  0.13    0.00   11.35 v CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.35   data arrival time

                  0.52   10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock network delay (ideal)
                         -0.52    9.83   clock uncertainty
                          0.00    9.83   clock reconvergence pessimism
                                  9.83 ^ CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    9.79   library setup time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -1.55   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.54    4.94    3.84    3.84 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  4.94    0.00    3.84 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    0.65    1.41    6.36   10.20 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  1.41    0.00   10.20 v _08658_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.77    1.01   11.21 ^ _08658_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03238_ (net)
                  0.77    0.00   11.21 ^ _09487_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   11.35 v _09487_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00829_ (net)
                  0.13    0.00   11.35 v CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.35   data arrival time

                  0.52   10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock network delay (ideal)
                         -0.52    9.83   clock uncertainty
                          0.00    9.83   clock reconvergence pessimism
                                  9.83 ^ CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    9.79   library setup time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                -11.35   data arrival time
-----------------------------------------------------------------------------
                                 -1.55   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-03   3.11e-04   1.03e-08   5.69e-03  72.2%
Combinational          8.94e-04   1.30e-03   8.70e-09   2.20e-03  27.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.28e-03   1.61e-03   1.90e-08   7.89e-03 100.0%
                          79.5%      20.5%       0.0%
