============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jul 12 2025  03:50:50 pm
  Module:                 pld
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (F) and_matrix_fuses_conf_i[7]
       Endpoint: (F) outputs_o[0]

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     289            

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  and_matrix_fuses_conf_i[7]                                                  -       -      F     (arrival)      1  1.8     0     0       0    (-,-) 
  g42/ZN                                                                      -       A->ZN  R     INV_X1         1  2.1     7    21      21    (-,-) 
  gen_fuses_and[1].gen_any_port[1].gen_any_input[0].fuse_inverted_g1__8246/ZN -       EN->ZN F     TINV_X1        1  3.8    11   144     165    (-,-) 
  g37__6783/ZN                                                                -       A2->ZN R     NAND2_X1       2  3.5    13    36     201    (-,-) 
  gen_fuses_or[0].gen_any_port[1].gen_any_input[0].fuse_or_g1__8428/ZN        -       I->ZN  F     TINV_X1        1  3.2    10    31     232    (-,-) 
  g35__2398/ZN                                                                -       A2->ZN F     OR2_X1         1  0.3     8    55     288    (-,-) 
  outputs_o[0]                                                                -       -      F     (port)         -    -     -     2     289    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------

