Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jun 17 13:02:47 2025
| Host         : badile39.ee.ethz.ch running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file croc_xilinx_timing_summary_routed.rpt -pb croc_xilinx_timing_summary_routed.pb -rpx croc_xilinx_timing_summary_routed.rpx -warn_on_violation
| Design       : croc_xilinx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
TIMING-17  Critical Warning  Non-clocked sequential cell                             59          
LUTAR-1    Warning           LUT drives async reset alert                            1           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           1           
TIMING-20  Warning           Non-clocked latch                                       43          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint    6           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCH-2     Warning           Same min and max delay values on IO port                7           
LATCH-1    Advisory          Existing latches in the design                          1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins         2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64864)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64864)
----------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[0].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[1].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_jump_set_done_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_set_raw_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/exc_req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/illegal_insn_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/load_err_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/id_fsm_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/illegal_c_insn_id_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_fetch_err_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_is_compressed_id_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep__0/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep__0/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_valid_id_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/handle_misaligned_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbcs_q_reg[sbaccess][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/select_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[1].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[3].i_demux/select_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/gen_no_id_assign.i_fifo/status_cnt_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_periph_obi_cut/i_req_r/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_lo_i/target_reached_o_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IIC/iIIR_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_xbar_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/idx_to_be_swapped_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/idx_to_be_swapped_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_rom/req_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/clk_state_q_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.718        0.000                      0                14569        0.059        0.000                      0                14563        2.000        0.000                       0                  5295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_jtag              {0.000 50.000}       100.000         10.000          
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_jtag                   15.718        0.000                      0                  458        0.120        0.000                      0                  458       49.500        0.000                       0                   304  
sys_clk                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       81.730        0.000                      0                 9205        0.059        0.000                      0                 9201       53.360        0.000                       0                  4987  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock    clk_out1_clk_wiz_0       63.389        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      132.338        0.000                      0                 4904        1.181        0.000                      0                 4904  
**default**         clk_out1_clk_wiz_0                           63.120        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_jtag            clk_jtag            
(none)              clk_out1_clk_wiz_0  clk_jtag            
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_jtag            clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  
(none)              sys_clk             clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  sys_clk             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_jtag
  To Clock:  clk_jtag

Setup :            0  Failing Endpoints,  Worst Slack       15.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_tdo_o
                            (output port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_jtag rise@100.000ns - clk_jtag fall@50.000ns)
  Data Path Delay:        7.170ns  (logic 4.084ns (56.962%)  route 3.086ns (43.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           20.000ns
  Clock Path Skew:        -6.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.610ns = ( 56.610 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566    51.566 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.409    53.975    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    54.099 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.757    54.856    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    54.957 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.653    56.610    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X33Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456    57.066 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           3.086    60.152    jtag_tdo_o_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    63.781 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    63.781    jtag_tdo_o
    U7                                                                r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.501    99.499    
                         output delay               -20.000    79.499    
  -------------------------------------------------------------------
                         required time                         79.499    
                         arrival time                         -63.781    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             45.026ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_jtag fall@50.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.126ns (24.939%)  route 3.389ns (75.061%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 55.877 - 50.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.654     5.935    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     6.453 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/Q
                         net (fo=5, routed)           0.882     7.335    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I0_O)        0.153     7.488 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_3/O
                         net (fo=34, routed)          1.842     9.330    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_3_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.331     9.661 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2/O
                         net (fo=1, routed)           0.665    10.326    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_1
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.450 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000    10.450    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_1
    SLICE_X33Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495    51.495 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.050    53.545    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.100    53.645 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.660    54.305    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.396 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.481    55.877    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X33Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                         clock pessimism              0.071    55.949    
                         clock uncertainty           -0.501    55.448    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.029    55.477    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         55.477    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 45.026    

Slack (MET) :             79.054ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.578ns (24.712%)  route 1.761ns (75.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 102.017 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.521    22.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.055    22.099 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.239    22.339    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_d[zero1][31]
    SLICE_X32Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550   102.017    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000   102.017    
                         clock uncertainty           -0.501   101.515    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)       -0.123   101.392    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                        101.392    
                         arrival time                         -22.339    
  -------------------------------------------------------------------
                         slack                                 79.054    

Slack (MET) :             79.452ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.579ns (27.563%)  route 1.521ns (72.437%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 102.019 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.521    22.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.056    22.100 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000    22.100    i_croc_soc/i_croc/i_dmi_jtag/dr_d[40]
    SLICE_X34Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.019    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/C
                         clock pessimism              0.000   102.019    
                         clock uncertainty           -0.501   101.517    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.035   101.552    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]
  -------------------------------------------------------------------
                         required time                        101.552    
                         arrival time                         -22.100    
  -------------------------------------------------------------------
                         slack                                 79.452    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.579ns (27.909%)  route 1.495ns (72.091%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 102.019 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.495    22.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.056    22.074 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000    22.074    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_1
    SLICE_X32Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C
                         clock pessimism              0.000   102.019    
                         clock uncertainty           -0.501   101.517    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.035   101.552    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                        101.552    
                         arrival time                         -22.074    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.500ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.578ns (27.874%)  route 1.495ns (72.126%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 102.019 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.495    22.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.055    22.073 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000    22.073    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_1
    SLICE_X32Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C
                         clock pessimism              0.000   102.019    
                         clock uncertainty           -0.501   101.517    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.055   101.572    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                        101.572    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                 79.500    

Slack (MET) :             79.567ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.579ns (29.154%)  route 1.406ns (70.846%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.406    21.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.056    21.985 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.985    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_1
    SLICE_X32Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.034   101.552    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.552    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 79.567    

Slack (MET) :             79.589ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.578ns (29.118%)  route 1.406ns (70.882%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.406    21.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.055    21.984 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    21.984    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_1
    SLICE_X32Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.055   101.573    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.573    
                         arrival time                         -21.984    
  -------------------------------------------------------------------
                         slack                                 79.589    

Slack (MET) :             79.641ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.579ns (30.251%)  route 1.334ns (69.749%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 102.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.334    21.857    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y19         LUT4 (Prop_lut4_I1_O)        0.056    21.913 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.913    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_1
    SLICE_X32Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554   102.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000   102.021    
                         clock uncertainty           -0.501   101.519    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.035   101.554    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                 79.641    

Slack (MET) :             79.661ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.579ns (30.251%)  route 1.334ns (69.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 102.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.334    21.857    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.056    21.913 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000    21.913    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_1
    SLICE_X32Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554   102.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000   102.021    
                         clock uncertainty           -0.501   101.519    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.055   101.574    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                        101.574    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                 79.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/Q
                         net (fo=2, routed)           0.067     2.223    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][15]
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.268 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.268    i_croc_soc/i_croc/i_dmi_jtag/data_d[15]
    SLICE_X42Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[15]/C
                         clock pessimism             -0.607     2.028    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.120     2.148    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.216    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.640    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.621     2.019    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.075     2.094    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[dmistat][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[abits][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.578     2.045    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[dmistat][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     2.186 r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[dmistat][10]/Q
                         net (fo=1, routed)           0.087     2.273    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][9]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.048     2.321 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[abits][9]_i_1/O
                         net (fo=1, routed)           0.000     2.321    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_d[abits][9]
    SLICE_X30Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[abits][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.844     2.667    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[abits][9]/C
                         clock pessimism             -0.609     2.058    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.131     2.189    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[abits][9]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.022    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     2.163 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/Q
                         net (fo=1, routed)           0.091     2.254    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/p_0_out[13]
    SLICE_X32Y18         LUT4 (Prop_lut4_I3_O)        0.048     2.302 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.302    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[13]
    SLICE_X32Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[13]/C
                         clock pessimism             -0.607     2.035    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.131     2.166    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/Q
                         net (fo=2, routed)           0.063     2.219    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/data_q[24]
    SLICE_X41Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.264 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.264    i_croc_soc/i_croc/i_dmi_jtag/dr_d[26]
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C
                         clock pessimism             -0.607     2.028    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     2.120    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/Q
                         net (fo=2, routed)           0.068     2.224    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[24]
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.045     2.269 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.269    i_croc_soc/i_croc/i_dmi_jtag/data_d[24]
    SLICE_X40Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.607     2.028    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.092     2.120    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/Q
                         net (fo=2, routed)           0.100     2.256    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][23]
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.301 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.301    i_croc_soc/i_croc/i_dmi_jtag/data_d[23]
    SLICE_X42Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[23]/C
                         clock pessimism             -0.607     2.028    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.121     2.149    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/Q
                         net (fo=2, routed)           0.100     2.255    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[28]
    SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     2.300    i_croc_soc/i_croc/i_dmi_jtag/data_d[28]
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.811     2.634    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/C
                         clock pessimism             -0.607     2.027    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.121     2.148    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/Q
                         net (fo=2, routed)           0.099     2.254    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[25]
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.299 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     2.299    i_croc_soc/i_croc/i_dmi_jtag/data_d[25]
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.811     2.634    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/C
                         clock pessimism             -0.607     2.027    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.120     2.147    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.680%)  route 0.126ns (40.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/Q
                         net (fo=2, routed)           0.126     2.281    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][8]
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.326 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.326    i_croc_soc/i_croc/i_dmi_jtag/data_d[8]
    SLICE_X42Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]/C
                         clock pessimism             -0.589     2.046    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     2.167    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_jtag
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_tck_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3  jtag_tck_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I1
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X35Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X35Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X36Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X36Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X36Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X36Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X35Y21   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y21   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.730ns  (required time - arrival time)
  Source:                 fetch_en_i
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        4.207ns  (logic 1.468ns (34.882%)  route 2.740ns (65.118%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            17.500ns
  Clock Path Skew:        3.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -4.999ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 100.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                 17.500    12.501    
    G15                                               0.000    12.501 r  fetch_en_i (IN)
                         net (fo=0)                   0.000    12.501    fetch_en_i
    G15                  IBUF (Prop_ibuf_I_O)         1.468    13.968 r  fetch_en_i_IBUF_inst/O
                         net (fo=1, routed)           2.740    16.708    i_croc_soc/i_ext_intr_sync/serial_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    K17                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.588    98.443    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.249    98.692    
                         clock uncertainty           -0.230    98.462    
    SLICE_X90Y74         FDCE (Setup_fdce_C_D)       -0.024    98.438    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         98.438    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                 81.730    

Slack (MET) :             105.552ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.909ns  (logic 10.887ns (20.195%)  route 43.022ns (79.805%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 158.388 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    52.868    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533   158.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/C
                         clock pessimism              0.467   158.855    
                         clock uncertainty           -0.230   158.625    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205   158.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]
  -------------------------------------------------------------------
                         required time                        158.420    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                105.552    

Slack (MET) :             105.552ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.909ns  (logic 10.887ns (20.195%)  route 43.022ns (79.805%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 158.388 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    52.868    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533   158.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/C
                         clock pessimism              0.467   158.855    
                         clock uncertainty           -0.230   158.625    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205   158.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]
  -------------------------------------------------------------------
                         required time                        158.420    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                105.552    

Slack (MET) :             105.552ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.909ns  (logic 10.887ns (20.195%)  route 43.022ns (79.805%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 158.388 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    52.868    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533   158.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/C
                         clock pessimism              0.467   158.855    
                         clock uncertainty           -0.230   158.625    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205   158.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]
  -------------------------------------------------------------------
                         required time                        158.420    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                105.552    

Slack (MET) :             105.552ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.909ns  (logic 10.887ns (20.195%)  route 43.022ns (79.805%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 158.388 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    52.868    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533   158.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/C
                         clock pessimism              0.467   158.855    
                         clock uncertainty           -0.230   158.625    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205   158.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]
  -------------------------------------------------------------------
                         required time                        158.420    
                         arrival time                         -52.868    
  -------------------------------------------------------------------
                         slack                                105.552    

Slack (MET) :             105.698ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.764ns  (logic 10.887ns (20.250%)  route 42.877ns (79.750%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 158.389 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    52.723    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534   158.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/C
                         clock pessimism              0.467   158.856    
                         clock uncertainty           -0.230   158.626    
    SLICE_X59Y61         FDCE (Setup_fdce_C_CE)      -0.205   158.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]
  -------------------------------------------------------------------
                         required time                        158.421    
                         arrival time                         -52.723    
  -------------------------------------------------------------------
                         slack                                105.698    

Slack (MET) :             105.698ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.764ns  (logic 10.887ns (20.250%)  route 42.877ns (79.750%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 158.389 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    52.723    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534   158.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/C
                         clock pessimism              0.467   158.856    
                         clock uncertainty           -0.230   158.626    
    SLICE_X59Y61         FDCE (Setup_fdce_C_CE)      -0.205   158.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]
  -------------------------------------------------------------------
                         required time                        158.421    
                         arrival time                         -52.723    
  -------------------------------------------------------------------
                         slack                                105.698    

Slack (MET) :             105.698ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.764ns  (logic 10.887ns (20.250%)  route 42.877ns (79.750%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 158.389 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    52.723    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534   158.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/C
                         clock pessimism              0.467   158.856    
                         clock uncertainty           -0.230   158.626    
    SLICE_X59Y61         FDCE (Setup_fdce_C_CE)      -0.205   158.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]
  -------------------------------------------------------------------
                         required time                        158.421    
                         arrival time                         -52.723    
  -------------------------------------------------------------------
                         slack                                105.698    

Slack (MET) :             105.698ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.764ns  (logic 10.887ns (20.250%)  route 42.877ns (79.750%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 158.389 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    52.723    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534   158.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/C
                         clock pessimism              0.467   158.856    
                         clock uncertainty           -0.230   158.626    
    SLICE_X59Y61         FDCE (Setup_fdce_C_CE)      -0.205   158.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]
  -------------------------------------------------------------------
                         required time                        158.421    
                         arrival time                         -52.723    
  -------------------------------------------------------------------
                         slack                                105.698    

Slack (MET) :             105.701ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.762ns  (logic 10.887ns (20.250%)  route 42.875ns (79.750%))
  Logic Levels:           51  (CARRY4=10 LUT2=7 LUT3=6 LUT4=5 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 158.390 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X47Y53         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.585 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q
                         net (fo=31, routed)          1.948     1.363    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.118     1.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34/O
                         net (fo=7, routed)           1.250     2.731    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_34_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.326     3.057 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_14/O
                         net (fo=5, routed)           1.463     4.520    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q_reg[0]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150     4.670 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_3/O
                         net (fo=3, routed)           0.839     5.509    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.326     5.835 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2/O
                         net (fo=2, routed)           0.808     6.643    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_i_2_n_1
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.767 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/priv_lvl_q[1]_i_2/O
                         net (fo=12, routed)          1.117     7.884    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X47Y54         LUT3 (Prop_lut3_I2_O)        0.152     8.036 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3/O
                         net (fo=4, routed)           1.090     9.126    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_3_n_1
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.352     9.478 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7/O
                         net (fo=24, routed)          1.397    10.875    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[31]_i_7_n_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.348    11.223 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3/O
                         net (fo=1, routed)           0.450    11.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_3_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.871    12.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X51Y53         LUT5 (Prop_lut5_I4_O)        0.124    12.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=16, routed)          1.234    14.026    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][24]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124    14.150 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16/O
                         net (fo=1, routed)           0.000    14.150    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_16_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    14.724 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_4/CO[2]
                         net (fo=2, routed)           1.145    15.870    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/CO[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.310    16.180 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.762    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.886 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.895    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.019 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.019    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.399 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.399    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.516 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.516    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.745 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.751    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.061 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.127    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.251 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.910    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.034 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.311    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.463 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.840    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.166 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.103    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.227 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.212    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.336 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.336    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.716 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.716    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.833 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.833    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.950 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.155    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.279 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.108    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.232 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.276 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.357    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.507 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.324    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.652 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    37.968    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.092 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.296    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.420 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585    40.006    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124    40.130 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080    41.210    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.334 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    42.168    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.292 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    42.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.825 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    42.825    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.942 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.942    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.171 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    43.873    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    44.178 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    44.460    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    44.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    45.679    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    45.803 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    46.807    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    46.927 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    47.756    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    48.083 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    48.992    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.116 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    50.355    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    50.507 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    50.956    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    51.282 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    51.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    51.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.881    52.721    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.535   158.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/C
                         clock pessimism              0.467   158.857    
                         clock uncertainty           -0.230   158.627    
    SLICE_X59Y60         FDCE (Setup_fdce_C_CE)      -0.205   158.422    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]
  -------------------------------------------------------------------
                         required time                        158.422    
                         arrival time                         -52.721    
  -------------------------------------------------------------------
                         slack                                105.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbdata_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.552    -0.656    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X44Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/Q
                         net (fo=8, routed)           0.251    -0.264    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q[data][3]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbdata_q[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbdata_q_reg[62]_0[11]
    SLICE_X50Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbdata_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X50Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbdata_q_reg[35]/C
                         clock pessimism              0.503    -0.398    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.120    -0.278    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbdata_q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.562%)  route 0.255ns (64.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.554    -0.654    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X49Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[23]/Q
                         net (fo=4, routed)           0.255    -0.257    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][22]
    SLICE_X53Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.819    -0.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/C
                         clock pessimism              0.503    -0.393    
    SLICE_X53Y59         FDCE (Hold_fdce_C_D)         0.075    -0.318    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.864%)  route 0.252ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.555    -0.653    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X49Y56         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[10]/Q
                         net (fo=4, routed)           0.252    -0.259    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][9]
    SLICE_X53Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.819    -0.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/C
                         clock pessimism              0.503    -0.393    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.070    -0.323    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.555    -0.653    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X49Y56         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[12]/Q
                         net (fo=4, routed)           0.255    -0.256    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][11]
    SLICE_X53Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.819    -0.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/C
                         clock pessimism              0.503    -0.393    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.070    -0.323    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.575%)  route 0.279ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.554    -0.654    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X49Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[13]/Q
                         net (fo=5, routed)           0.279    -0.234    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_addr_q_reg[31][12]
    SLICE_X53Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.819    -0.896    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/C
                         clock pessimism              0.503    -0.393    
    SLICE_X53Y59         FDCE (Hold_fdce_C_D)         0.057    -0.336    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.550    -0.658    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][28]/Q
                         net (fo=1, routed)           0.054    -0.462    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0]_149[28]
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.417 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_6__0/O
                         net (fo=1, routed)           0.000    -0.417    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][26]
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                         clock pessimism              0.257    -0.645    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.121    -0.524    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.550    -0.658    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][31]/Q
                         net (fo=1, routed)           0.054    -0.462    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0]_149[31]
    SLICE_X36Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.417 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_3__0/O
                         net (fo=1, routed)           0.000    -0.417    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][29]
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                         clock pessimism              0.257    -0.645    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.121    -0.524    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.584    -0.624    i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/clk_out1
    SLICE_X67Y41         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[26]/Q
                         net (fo=1, routed)           0.054    -0.428    i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q_reg[31]_0[26]
    SLICE_X66Y41         LUT5 (Prop_lut5_I3_O)        0.045    -0.383 r  i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    i_croc_soc/i_croc/i_soc_ctrl_translate/D[26]
    SLICE_X66Y41         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.852    -0.863    i_croc_soc/i_croc/i_soc_ctrl_translate/clk_out1
    SLICE_X66Y41         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[26]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X66Y41         FDCE (Hold_fdce_C_D)         0.121    -0.490    i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.600%)  route 0.249ns (54.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.550    -0.658    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X46Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/Q
                         net (fo=8, routed)           0.249    -0.244    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q[data][25]
    SLICE_X51Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[25]
    SLICE_X51Y28         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X51Y28         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]/C
                         clock pessimism              0.503    -0.399    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.092    -0.307    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.550    -0.658    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X47Y23         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0][22]/Q
                         net (fo=1, routed)           0.056    -0.460    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/mem_q_reg[0]_149[22]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.415 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_12__0/O
                         net (fo=1, routed)           0.000    -0.415    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][20]
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                         clock pessimism              0.257    -0.645    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.120    -0.525    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y6      i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y6      i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y16   i_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X89Y22     counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X88Y23     counter_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X88Y23     counter_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X88Y23     counter_q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X86Y23     counter_q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X86Y23     counter_q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X89Y22     counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X89Y22     counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X86Y23     counter_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X86Y23     counter_q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X89Y22     counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X89Y22     counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X88Y23     counter_q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X86Y23     counter_q_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X86Y23     counter_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   i_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       63.389ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.389ns  (required time - arrival time)
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        4.490ns  (logic 1.578ns (35.147%)  route 2.912ns (64.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.912     4.490    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X86Y41         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
    K17                                               0.000    70.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    70.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    71.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.562    68.418    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X86Y41         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C
                         clock pessimism              0.000    68.418    
                         clock uncertainty           -0.494    67.924    
    SLICE_X86Y41         FDCE (Setup_fdce_C_D)       -0.045    67.879    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]
  -------------------------------------------------------------------
                         required time                         67.879    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 63.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      132.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.338ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.040ns  (logic 0.681ns (2.518%)  route 26.359ns (97.482%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.539    26.016    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X27Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.566   158.422    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X27Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]/C
                         clock pessimism              0.567   158.989    
                         clock uncertainty           -0.230   158.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.354    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                132.338    

Slack (MET) :             132.338ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.040ns  (logic 0.681ns (2.518%)  route 26.359ns (97.482%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.539    26.016    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X27Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.566   158.422    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X27Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[2]/C
                         clock pessimism              0.567   158.989    
                         clock uncertainty           -0.230   158.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.354    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                132.338    

Slack (MET) :             132.338ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.040ns  (logic 0.681ns (2.518%)  route 26.359ns (97.482%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.539    26.016    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X27Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.566   158.422    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X27Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[3]/C
                         clock pessimism              0.567   158.989    
                         clock uncertainty           -0.230   158.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.354    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                132.338    

Slack (MET) :             132.338ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.040ns  (logic 0.681ns (2.518%)  route 26.359ns (97.482%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.539    26.016    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X27Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.566   158.422    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X27Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[4]/C
                         clock pessimism              0.567   158.989    
                         clock uncertainty           -0.230   158.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.354    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                132.338    

Slack (MET) :             132.342ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.036ns  (logic 0.681ns (2.519%)  route 26.355ns (97.481%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.535    26.011    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X28Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.565   158.421    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X28Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[1]/C
                         clock pessimism              0.567   158.988    
                         clock uncertainty           -0.230   158.758    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.353    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        158.353    
                         arrival time                         -26.011    
  -------------------------------------------------------------------
                         slack                                132.342    

Slack (MET) :             132.342ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.036ns  (logic 0.681ns (2.519%)  route 26.355ns (97.481%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.535    26.011    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X28Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.565   158.421    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X28Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[5]/C
                         clock pessimism              0.567   158.988    
                         clock uncertainty           -0.230   158.758    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.353    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        158.353    
                         arrival time                         -26.011    
  -------------------------------------------------------------------
                         slack                                132.342    

Slack (MET) :             132.346ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.031ns  (logic 0.681ns (2.519%)  route 26.350ns (97.481%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.530    26.007    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.565   158.421    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X29Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[6]/C
                         clock pessimism              0.567   158.988    
                         clock uncertainty           -0.230   158.758    
    SLICE_X29Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.353    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        158.353    
                         arrival time                         -26.007    
  -------------------------------------------------------------------
                         slack                                132.346    

Slack (MET) :             132.346ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.031ns  (logic 0.681ns (2.519%)  route 26.350ns (97.481%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 158.421 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.530    26.007    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y34         FDCE                                         f  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.565   158.421    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/clk_out1
    SLICE_X29Y34         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[7]/C
                         clock pessimism              0.567   158.988    
                         clock uncertainty           -0.230   158.758    
    SLICE_X29Y34         FDCE (Recov_fdce_C_CLR)     -0.405   158.353    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/i_baudrate_counter/i_counter/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        158.353    
                         arrival time                         -26.007    
  -------------------------------------------------------------------
                         slack                                132.346    

Slack (MET) :             132.459ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.849ns  (logic 0.681ns (2.536%)  route 26.168ns (97.464%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 158.352 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.348    25.825    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/instr_addr_q_reg[1]_0
    SLICE_X40Y49         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.496   158.352    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X40Y49         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][9]/C
                         clock pessimism              0.567   158.919    
                         clock uncertainty           -0.230   158.689    
    SLICE_X40Y49         FDCE (Recov_fdce_C_CLR)     -0.405   158.284    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][9]
  -------------------------------------------------------------------
                         required time                        158.284    
                         arrival time                         -25.825    
  -------------------------------------------------------------------
                         slack                                132.459    

Slack (MET) :             132.627ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[3][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.707ns  (logic 0.681ns (2.550%)  route 26.026ns (97.450%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 158.477 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.568 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.733     0.165    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.266 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          2.087     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)       23.206    25.683    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[63][0]_0
    SLICE_X91Y3          FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.622   158.478    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/clk_out1
    SLICE_X91Y3          FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[3][8]/C
                         clock pessimism              0.467   158.944    
                         clock uncertainty           -0.230   158.714    
    SLICE_X91Y3          FDCE (Recov_fdce_C_CLR)     -0.405   158.309    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_RXFF/iFIFOMem_reg[3][8]
  -------------------------------------------------------------------
                         required time                        158.309    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                132.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.212ns (15.011%)  route 1.200ns (84.989%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.548    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.593 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.767    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.212ns (15.011%)  route 1.200ns (84.989%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.548    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.593 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.767    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[58]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.212ns (14.660%)  route 1.234ns (85.340%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.692     0.480    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.525 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)        0.276     0.800    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[0]_1
    SLICE_X38Y68         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.815    -0.900    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/clk_out1
    SLICE_X38Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[58]/C
                         clock pessimism              0.508    -0.392    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.459    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[58]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[63]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.212ns (14.660%)  route 1.234ns (85.340%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.692     0.480    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.525 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)        0.276     0.800    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[0]_1
    SLICE_X38Y68         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.815    -0.900    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/clk_out1
    SLICE_X38Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[63]/C
                         clock pessimism              0.508    -0.392    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067    -0.459    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[63]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.212ns (14.548%)  route 1.245ns (85.452%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.725     0.513    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/rst_ni
    SLICE_X84Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.558 f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.254     0.812    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q[1]_i_1_n_1
    SLICE_X84Y26         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X84Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.461    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.212ns (14.548%)  route 1.245ns (85.452%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.725     0.513    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/rst_ni
    SLICE_X84Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.558 f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.254     0.812    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q[1]_i_1_n_1
    SLICE_X84Y26         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X84Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.461    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.235ns (16.007%)  route 1.233ns (83.993%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X46Y45         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.482 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.320    -0.162    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.136 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.736     0.601    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X89Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.646 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.177     0.822    i_rstgen_n_3
    SLICE_X88Y21         FDCE                                         f  counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.846    -0.869    soc_clk
    SLICE_X88Y21         FDCE                                         r  counter_q_reg[1]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X88Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.211ns (15.084%)  route 1.188ns (84.916%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.799     0.587    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/rst_ni
    SLICE_X85Y25         LUT1 (Prop_lut1_I0_O)        0.044     0.631 f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.122     0.753    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1_n_1
    SLICE_X85Y25         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.842    -0.873    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X85Y25         FDCE (Remov_fdce_C_CLR)     -0.159    -0.529    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.211ns (15.084%)  route 1.188ns (84.916%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.799     0.587    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/rst_ni
    SLICE_X85Y25         LUT1 (Prop_lut1_I0_O)        0.044     0.631 f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.122     0.753    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1_n_1
    SLICE_X85Y25         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.842    -0.873    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X85Y25         FDCE (Remov_fdce_C_CLR)     -0.159    -0.529    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.212ns (14.660%)  route 1.234ns (85.340%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X47Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.266    -0.239    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.213 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.692     0.480    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X32Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.525 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=4920, routed)        0.276     0.800    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[0]_1
    SLICE_X39Y68         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.815    -0.900    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/clk_out1
    SLICE_X39Y68         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[26]/C
                         clock pessimism              0.508    -0.392    
    SLICE_X39Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/minstret_counter_i/counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.285    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       63.120ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.120ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            uart_tx_o
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        7.834ns  (logic 4.152ns (52.994%)  route 3.683ns (47.006%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.738    -0.954    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X86Y41         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDPE (Prop_fdpe_C_Q)         0.518    -0.436 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           3.683     3.246    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.634     6.880 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.880    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
                         clock pessimism              0.000    70.000    
                         output delay                -0.000    70.000    
  -------------------------------------------------------------------
                         required time                         70.000    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                 63.120    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.498ns (53.083%)  route 1.324ns (46.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.589    -0.619    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X86Y41         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           1.324     0.869    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.203 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.203    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_jtag

Max Delay             0 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.920%)  route 0.355ns (59.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.300     2.469    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.098     2.567 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_1/O
                         net (fo=1, routed)           0.055     2.622    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.291ns (23.578%)  route 0.943ns (76.422%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.195     3.255    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.291ns (23.578%)  route 0.943ns (76.422%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.195     3.255    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.291ns (23.578%)  route 0.943ns (76.422%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.195     3.255    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.291ns (22.559%)  route 0.999ns (77.441%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.251     3.311    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X41Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.291ns (22.559%)  route 0.999ns (77.441%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.251     3.311    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X41Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[6]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.336ns (24.870%)  route 1.015ns (75.130%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.591     3.141    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.045     3.186 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/error_q[0]_i_2/O
                         net (fo=2, routed)           0.141     3.327    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/error_d1
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.045     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/error_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.372    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_8
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/error_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.291ns (20.961%)  route 1.097ns (79.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.349     3.409    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.811     2.634    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.291ns (20.961%)  route 1.097ns (79.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.349     3.409    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.811     2.634    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.291ns (20.961%)  route 1.097ns (79.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.283     2.452    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.098     2.550 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.465     3.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     3.060 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.349     3.409    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.794    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.823 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.811     2.634    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_jtag

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.670ns  (logic 1.076ns (16.133%)  route 5.594ns (83.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.826     5.637    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.670ns  (logic 1.076ns (16.133%)  route 5.594ns (83.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.826     5.637    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.670ns  (logic 1.076ns (16.133%)  route 5.594ns (83.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.826     5.637    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.670ns  (logic 1.076ns (16.133%)  route 5.594ns (83.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.826     5.637    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.665ns  (logic 1.076ns (16.145%)  route 5.589ns (83.855%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.821     5.632    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X38Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.478     5.316    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.076ns (16.877%)  route 5.300ns (83.123%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.532     5.343    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.477     5.315    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.076ns (16.877%)  route 5.300ns (83.123%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.532     5.343    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.477     5.315    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.076ns (16.877%)  route 5.300ns (83.123%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.532     5.343    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.477     5.315    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.224ns  (logic 1.104ns (17.737%)  route 5.120ns (82.262%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        6.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.259     2.597    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/dmi_resp_valid
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     2.721 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/FSM_sequential_state_q[2]_i_4/O
                         net (fo=1, routed)           0.506     3.227    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q_reg[0]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[2]_i_3/O
                         net (fo=3, routed)           1.023     4.373    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[2]_i_3_n_1
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.152     4.525 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_sequential_state_q[2]_i_1/O
                         net (fo=1, routed)           0.667     5.192    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_2
    SLICE_X35Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.481     5.319    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.203ns  (logic 1.076ns (17.347%)  route 5.127ns (82.653%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.660    -1.032    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y15         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDPE (Prop_fdpe_C_Q)         0.456    -0.576 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=7, routed)           0.894     0.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[0]
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.124     0.442 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.773     1.214    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.634     2.972    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.096 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.149     3.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.369 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.319     3.687    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.811 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.359     5.171    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X41Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.747    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.467ns (76.679%)  route 0.142ns (23.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.484    -1.661    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X40Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.294 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/Q
                         net (fo=2, routed)           0.142    -1.151    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[0]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.100    -1.051 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_32/O
                         net (fo=1, routed)           0.000    -1.051    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][0]
    SLICE_X41Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.652     5.933    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.194%)  route 0.286ns (43.806%))
  Logic Levels:           0  
  Clock Path Skew:        7.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.487    -1.658    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1
    SLICE_X44Y16         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.291 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.286    -1.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X47Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.939    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X47Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.467ns (69.164%)  route 0.208ns (30.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.927ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.208    -1.091    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_1[0]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.991 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.991    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][0]
    SLICE_X36Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.646     5.927    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.418ns (60.143%)  route 0.277ns (39.857%))
  Logic Levels:           0  
  Clock Path Skew:        7.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.490    -1.655    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1
    SLICE_X42Y14         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.237 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.277    -0.959    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X42Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X42Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.467ns (64.567%)  route 0.256ns (35.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.929ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=2, routed)           0.256    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_1[1]
    SLICE_X37Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.943 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_1/O
                         net (fo=1, routed)           0.000    -0.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][1]
    SLICE_X37Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.648     5.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.467ns (63.117%)  route 0.273ns (36.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.926ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.273    -1.027    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[12]
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.927 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_20/O
                         net (fo=1, routed)           0.000    -0.927    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][12]
    SLICE_X40Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.645     5.926    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.467ns (63.251%)  route 0.271ns (36.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.928ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.480    -1.665    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.298 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=2, routed)           0.271    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[15]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.100    -0.926 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.926    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][15]
    SLICE_X43Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.647     5.928    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.467ns (62.903%)  route 0.275ns (37.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.926ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=2, routed)           0.275    -1.024    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[22]
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.924 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_10/O
                         net (fo=1, routed)           0.000    -0.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][22]
    SLICE_X40Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.645     5.926    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.764%)  route 0.386ns (51.236%))
  Logic Levels:           0  
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.488    -1.657    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X49Y14         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDPE (Prop_fdpe_C_Q)         0.367    -1.290 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.386    -0.904    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X46Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X46Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.072%)  route 0.396ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        7.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X41Y18         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.396    -0.896    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/serial_i
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.653     5.934    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X41Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.345ns (20.682%)  route 1.323ns (79.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           1.323     1.668    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X86Y41         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.857    -0.858    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X86Y41         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_out1_clk_wiz_0

Max Delay           753 Endpoints
Min Delay           753 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.365ns  (logic 1.664ns (16.054%)  route 8.701ns (83.946%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.060    13.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.327    13.897 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[0][31]_i_1/O
                         net (fo=32, routed)          2.409    16.306    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[0][0]_0[0]
    SLICE_X83Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.551    -1.594    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X83Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[0][3]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 1.664ns (16.331%)  route 8.525ns (83.669%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.327    14.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          1.985    16.130    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.548    -1.597    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 1.664ns (16.331%)  route 8.525ns (83.669%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.327    14.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          1.985    16.130    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.548    -1.597    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.104ns  (logic 1.690ns (16.725%)  route 8.414ns (83.275%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.060    13.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.353    13.923 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.123    16.045    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X78Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X78Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.104ns  (logic 1.690ns (16.725%)  route 8.414ns (83.275%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.060    13.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.353    13.923 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.123    16.045    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X78Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X78Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.103ns  (logic 1.692ns (16.748%)  route 8.411ns (83.252%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.355    14.174 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[4][31]_i_1/O
                         net (fo=32, routed)          1.870    16.044    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][0]_0[0]
    SLICE_X54Y23         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.538    -1.607    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y23         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.015ns  (logic 1.692ns (16.894%)  route 8.323ns (83.106%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.355    14.174 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[4][31]_i_1/O
                         net (fo=32, routed)          1.783    15.956    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][0]_0[0]
    SLICE_X80Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.548    -1.597    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X80Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.015ns  (logic 1.692ns (16.894%)  route 8.323ns (83.106%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.355    14.174 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[4][31]_i_1/O
                         net (fo=32, routed)          1.783    15.956    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][0]_0[0]
    SLICE_X80Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.548    -1.597    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X80Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[4][1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.012ns  (logic 1.664ns (16.620%)  route 8.348ns (83.380%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.310    13.819    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.327    14.146 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          1.808    15.953    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X81Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X81Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][6]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.012ns  (logic 1.690ns (16.880%)  route 8.322ns (83.120%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.397 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=6, routed)           1.075     7.473    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[0]
    SLICE_X40Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.597 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.814     8.411    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.535 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           1.045     9.580    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.153     9.733 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.173    10.905    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.327    11.232 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.124    12.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.153    12.509 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.060    13.570    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.353    13.923 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.030    15.953    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X76Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.549    -1.596    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X76Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        -2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.095     2.259    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X45Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X45Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.105     2.269    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X37Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X37Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.107     2.271    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X45Y14         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X45Y14         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.869%)  route 0.110ns (37.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     2.156 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=2, routed)           0.110     2.266    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.045     2.311 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_3__0/O
                         net (fo=1, routed)           0.000     2.311    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][29]
    SLICE_X47Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     2.178 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=2, routed)           0.093     2.271    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.316 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     2.316    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][19]
    SLICE_X47Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     2.178 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=2, routed)           0.093     2.271    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.316 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_5__0/O
                         net (fo=1, routed)           0.000     2.316    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][27]
    SLICE_X47Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.148ns (50.128%)  route 0.147ns (49.872%))
  Logic Levels:           0  
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.148     2.169 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.147     2.316    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/serial_i
    SLICE_X42Y18         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.820    -0.895    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/clk_i
    SLICE_X42Y18         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=2, routed)           0.128     2.282    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.327 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_12__0/O
                         net (fo=1, routed)           0.000     2.327    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][20]
    SLICE_X46Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X46Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.318%)  route 0.128ns (40.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.014    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     2.155 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.128     2.282    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.327 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_23__0/O
                         net (fo=1, routed)           0.000     2.327    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][9]
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.716%)  route 0.141ns (46.284%))
  Logic Levels:           0  
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     2.187 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.141     2.328    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X43Y14         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X43Y14         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.726ns  (logic 0.467ns (64.292%)  route 0.259ns (35.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.038ns
    Source Clock Delay      (SCD):    -1.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.482    -1.663    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.296 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.259    -1.036    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][8]
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.936 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_24__0/O
                         net (fo=1, routed)           0.000    -0.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][8]
    SLICE_X45Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.654    -1.038    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.467ns (60.358%)  route 0.307ns (39.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/Q
                         net (fo=2, routed)           0.307    -0.988    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][3]
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.888 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_29__0/O
                         net (fo=1, routed)           0.000    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][3]
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.655    -1.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.937%)  route 0.346ns (40.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.042ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.479    -1.666    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.418    -1.248 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.346    -0.901    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][4]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.801 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_28__0/O
                         net (fo=1, routed)           0.000    -0.801    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][4]
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.650    -1.042    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.937%)  route 0.346ns (40.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.041ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.480    -1.665    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.247 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.346    -0.900    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][24]
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.100    -0.800 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000    -0.800    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][24]
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.935%)  route 0.415ns (47.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.415    -0.884    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[resp][1]_1[0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.784 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.784    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[resp][0]
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.649    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=2, routed)           0.415    -0.884    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][13]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.784 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_19__0/O
                         net (fo=1, routed)           0.000    -0.784    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][13]
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.649    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X37Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=2, routed)           0.415    -0.884    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][22]
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.784 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_10__0/O
                         net (fo=1, routed)           0.000    -0.784    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][22]
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.649    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.467ns (52.870%)  route 0.416ns (47.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.478    -1.667    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=2, routed)           0.416    -0.883    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][14]
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.100    -0.783 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_18__0/O
                         net (fo=1, routed)           0.000    -0.783    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][14]
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.649    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.930%)  route 0.415ns (47.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.041ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.480    -1.665    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.298 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=2, routed)           0.415    -0.882    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][17]
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.100    -0.782 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_15__0/O
                         net (fo=1, routed)           0.000    -0.782    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][17]
    SLICE_X45Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.041ns
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.481    -1.664    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X43Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.297 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=2, routed)           0.415    -0.881    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][16]
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.100    -0.781 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_16__0/O
                         net (fo=1, routed)           0.000    -0.781    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][16]
    SLICE_X43Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.651    -1.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X43Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 1.655ns (27.004%)  route 4.475ns (72.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.861     5.393    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X84Y26         LUT3 (Prop_lut3_I2_O)        0.124     5.517 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.614     6.130    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.547    -1.598    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.654ns (27.850%)  route 4.285ns (72.150%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.620     5.150    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X85Y25         LUT3 (Prop_lut3_I2_O)        0.124     5.274 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.665     5.939    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.545    -1.600    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.604ns (35.741%)  route 2.883ns (64.259%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.576     4.056    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X86Y26         LUT3 (Prop_lut3_I2_O)        0.124     4.180 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.307     4.487    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X86Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.546    -1.599    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X86Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.293ns (18.707%)  route 1.271ns (81.293%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.159     1.406    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X86Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.451 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.112     1.564    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X86Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.842    -0.873    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X86Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.342ns (15.216%)  route 1.908ns (84.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.625     1.923    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X85Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.968 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.283     2.251    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.842    -0.873    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X85Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.325ns  (logic 0.344ns (14.788%)  route 1.981ns (85.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.749     2.048    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X84Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.093 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.232     2.325    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X84Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.784ns  (logic 5.865ns (31.223%)  route 12.919ns (68.777%))
  Logic Levels:           12  (LUT2=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.652    -1.040    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X43Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.584 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/Q
                         net (fo=20, routed)          2.044     1.460    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[31]
    SLICE_X53Y58         LUT4 (Prop_lut4_I1_O)        0.152     1.612 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_11/O
                         net (fo=2, routed)           0.705     2.317    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_11_n_1
    SLICE_X54Y58         LUT6 (Prop_lut6_I5_O)        0.326     2.643 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_6/O
                         net (fo=2, routed)           0.831     3.474    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_6_n_1
    SLICE_X54Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.598 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_7/O
                         net (fo=4, routed)           0.987     4.585    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_7_n_1
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/ctrl_fsm_cs[1]_i_7/O
                         net (fo=3, routed)           0.747     5.456    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/ctrl_fsm_cs_reg[1]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.580 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/instr_valid_id_q_i_8/O
                         net (fo=2, routed)           0.563     6.143    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs[3]_i_6_0
    SLICE_X45Y55         LUT4 (Prop_lut4_I3_O)        0.124     6.267 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/instr_valid_id_q_i_4/O
                         net (fo=4, routed)           0.758     7.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/instr_valid_id_q_i_4_n_1
    SLICE_X39Y54         LUT2 (Prop_lut2_I1_O)        0.150     7.175 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_13/O
                         net (fo=1, routed)           0.449     7.623    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_13_n_1
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.332     7.955 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7/O
                         net (fo=1, routed)           0.421     8.376    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7_n_1
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.500 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_4/O
                         net (fo=107, routed)         0.524     9.024    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/pc_set
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.148 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/core_busy_o_i_2/O
                         net (fo=16, routed)          0.680     9.829    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i_n_107
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.953 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           4.211    14.163    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    17.744 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    17.744    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.083ns  (logic 4.142ns (34.283%)  route 7.940ns (65.717%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.721    -0.971    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X82Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.453 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/Q
                         net (fo=3, routed)           0.826     0.373    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[1]
    SLICE_X84Y26         LUT3 (Prop_lut3_I2_O)        0.124     0.497 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.114     7.611    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.111 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.111    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.034ns  (logic 4.132ns (34.338%)  route 7.902ns (65.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.719    -0.973    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X82Y25         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/Q
                         net (fo=3, routed)           1.194     0.738    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[2]
    SLICE_X85Y25         LUT3 (Prop_lut3_I2_O)        0.124     0.862 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.708     7.570    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.060 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.060    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.225ns (41.612%)  route 5.928ns (58.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.721    -0.971    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X82Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.453 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/Q
                         net (fo=7, routed)           0.961     0.508    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]_0
    SLICE_X85Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.632 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.967     5.599    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.182 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.182    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.467ns (45.000%)  route 1.793ns (55.000%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.563    -0.645    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X47Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/Q
                         net (fo=7, routed)           0.315    -0.189    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i_n_548
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.144 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           1.479     1.335    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.616 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.616    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.469ns (40.514%)  route 2.157ns (59.486%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.577    -0.631    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/Q
                         net (fo=7, routed)           0.324    -0.165    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]_0
    SLICE_X85Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.833     1.712    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.996 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.996    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.300ns  (logic 1.377ns (32.032%)  route 2.923ns (67.968%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.577    -0.631    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y26         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/Q
                         net (fo=7, routed)           0.285    -0.205    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]_0
    SLICE_X85Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.160 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.638     2.478    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.669 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.669    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.434ns  (logic 1.387ns (31.292%)  route 3.047ns (68.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.579    -0.629    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X83Y27         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/Q
                         net (fo=7, routed)           0.247    -0.240    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]_0
    SLICE_X84Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.195 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.799     2.604    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.805 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.805    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.867ns  (logic 5.734ns (28.863%)  route 14.133ns (71.137%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          0.671     3.602    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.726 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[28].data_q[28]_i_7/O
                         net (fo=5, routed)           0.950     4.675    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[28].data_q[28]_i_7_n_1
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.150     4.825 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_12/O
                         net (fo=19, routed)          2.327     7.152    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.348     7.500 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[10].data_q[10]_i_6/O
                         net (fo=3, routed)           0.952     8.452    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[10].data_q[10]_i_6_n_1
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.433     9.010    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_mosi_o_OBUF_inst_i_3_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_mosi_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.793     9.927    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_mosi_o_OBUF_inst_i_7_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.051 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_mosi_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.469    10.520    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.118    10.638 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.449    16.087    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    19.867 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    19.867    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.198ns  (logic 1.819ns (14.912%)  route 10.379ns (85.088%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.826    11.866    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.198 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[14].data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    12.198    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[14]
    SLICE_X35Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.907ns  (logic 1.819ns (15.277%)  route 10.088ns (84.723%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.535    11.575    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.332    11.907 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[6].data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.907    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[6]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.748ns  (logic 1.819ns (15.483%)  route 9.929ns (84.517%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.377    11.416    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.332    11.748 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[10].data_q[10]_i_1/O
                         net (fo=1, routed)           0.000    11.748    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[10]
    SLICE_X34Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.682ns  (logic 1.819ns (15.571%)  route 9.863ns (84.429%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.310    11.350    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.332    11.682 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[9].data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.682    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[9]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.671ns  (logic 1.819ns (15.586%)  route 9.852ns (84.414%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.299    11.339    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.332    11.671 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[12].data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    11.671    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[12]
    SLICE_X34Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 1.819ns (15.614%)  route 9.831ns (84.386%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.278    11.318    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.332    11.650 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[8].data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.650    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[8]
    SLICE_X33Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.639ns  (logic 1.819ns (15.628%)  route 9.820ns (84.372%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.268    11.307    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.332    11.639 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[15].data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    11.639    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[15]
    SLICE_X31Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.502ns  (logic 1.819ns (15.815%)  route 9.683ns (84.185%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.130    11.170    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.332    11.502 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.502    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[4]
    SLICE_X31Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.360ns  (logic 1.819ns (16.013%)  route 9.541ns (83.987%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293     8.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218     9.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    10.040 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          0.988    11.028    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.332    11.360 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[13].data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.360    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[13]
    SLICE_X31Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[21].data_q_reg[21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[22].data_q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[21].data_q_reg[21]/C
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[21].data_q_reg[21]/Q
                         net (fo=4, routed)           0.098     0.239    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[21]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[22].data_q[22]_i_1/O
                         net (fo=1, routed)           0.000     0.284    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[22]
    SLICE_X29Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[22].data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.741%)  route 0.085ns (27.259%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/C
    SLICE_X31Y38         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/Q
                         net (fo=4, routed)           0.085     0.213    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[3]
    SLICE_X31Y38         LUT4 (Prop_lut4_I0_O)        0.099     0.312 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.312    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[4]
    SLICE_X31Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.048%)  route 0.107ns (33.952%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
    SLICE_X36Y40         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/Q
                         net (fo=4, routed)           0.107     0.271    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[28]
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.316 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[30].data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     0.316    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[29]
    SLICE_X37Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.482%)  route 0.155ns (48.518%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/C
    SLICE_X36Y40         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/Q
                         net (fo=4, routed)           0.155     0.319    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[29]
    SLICE_X40Y40         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/G
    SLICE_X33Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/Q
                         net (fo=1, routed)           0.161     0.319    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[0]
    SLICE_X34Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[16].data_q_reg[16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[17].data_q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[16].data_q_reg[16]/C
    SLICE_X31Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[16].data_q_reg[16]/Q
                         net (fo=4, routed)           0.139     0.280    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/data_o[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[17].data_q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.325    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[17]
    SLICE_X29Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[17].data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.158ns (48.423%)  route 0.168ns (51.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/G
    SLICE_X33Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/Q
                         net (fo=1, routed)           0.168     0.326    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[1]
    SLICE_X34Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.158ns (47.650%)  route 0.174ns (52.350%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/G
    SLICE_X33Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/Q
                         net (fo=1, routed)           0.174     0.332    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[4]
    SLICE_X33Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.629%)  route 0.198ns (58.371%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/C
    SLICE_X35Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/Q
                         net (fo=4, routed)           0.198     0.339    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[14]
    SLICE_X39Y37         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.499%)  route 0.199ns (58.501%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/C
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[30].data_q_reg[30]/Q
                         net (fo=4, routed)           0.199     0.340    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_o[30]
    SLICE_X37Y38         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.753ns  (logic 12.479ns (23.656%)  route 40.273ns (76.344%))
  Logic Levels:           41  (CARRY4=10 LUT2=2 LUT3=3 LUT4=3 LUT5=9 LUT6=12 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.902    34.192    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.316 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_20/O
                         net (fo=7, routed)           1.050    35.366    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_9
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.148    35.514 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.970    36.484    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q_reg[6]
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.812 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[10].data_q[10]_i_3/O
                         net (fo=19, routed)          1.825    38.637    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/cnt_cmd_q_reg[1]_5
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124    38.761 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[15].data_q[15]_i_3/O
                         net (fo=3, routed)           1.062    39.823    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/cnt_cmd_q_reg[1]_1
    SLICE_X30Y41         LUT5 (Prop_lut5_I1_O)        0.124    39.947 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_4/O
                         net (fo=2, routed)           0.932    40.878    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/cnt_cmd_q_reg[2]_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.150    41.028 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/tspi_mosi_o_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.089    42.117    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[26].data_q_reg[26]_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.354    42.471 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.449    47.920    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    51.701 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    51.701    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            tspi_cs_no
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.358ns  (logic 12.213ns (24.253%)  route 38.144ns (75.747%))
  Logic Levels:           39  (CARRY4=10 LUT2=3 LUT3=3 LUT4=4 LUT5=6 LUT6=11 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.902    34.192    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.316 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_20/O
                         net (fo=7, routed)           1.050    35.366    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_9
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.148    35.514 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.970    36.484    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q_reg[6]
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.812 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[10].data_q[10]_i_3/O
                         net (fo=19, routed)          1.542    38.354    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_24
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.119    38.473 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_cs_no_OBUF_inst_i_3/O
                         net (fo=10, routed)          1.511    39.983    i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/tspi_cs_no_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.361    40.344 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/tspi_cs_no_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.174    45.519    tspi_cs_no_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.786    49.305 r  tspi_cs_no_OBUF_inst/O
                         net (fo=0)                   0.000    49.305    tspi_cs_no
    T14                                                               r  tspi_cs_no (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            tspi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.555ns  (logic 11.249ns (24.693%)  route 34.306ns (75.307%))
  Logic Levels:           37  (CARRY4=10 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.504    33.795    i_croc_soc/i_user/i_obi_demux/i_counter/select_q_reg[0]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    33.919 r  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_2__3/O
                         net (fo=69, routed)          0.627    34.546    i_croc_soc/i_user/i_block_swap_ctrl/prev_req_q_reg_1
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.124    34.670 f  i_croc_soc/i_user/i_block_swap_ctrl/prev_req_q_i_1/O
                         net (fo=9, routed)           1.011    35.681    i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/tspi_obi_req[req]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124    35.805 r  i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/tspi_clk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.168    40.973    tspi_clk_o_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    44.502 r  tspi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000    44.502    tspi_clk_o
    R14                                                               r  tspi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.474ns  (logic 8.802ns (19.356%)  route 36.672ns (80.644%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.826    44.090    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    44.422 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[14].data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    44.422    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[14]
    SLICE_X35Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.183ns  (logic 8.802ns (19.481%)  route 36.381ns (80.519%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.535    43.799    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.332    44.131 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[6].data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    44.131    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[6]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.024ns  (logic 8.802ns (19.550%)  route 36.222ns (80.450%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.377    43.640    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.332    43.972 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[10].data_q[10]_i_1/O
                         net (fo=1, routed)           0.000    43.972    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[10]
    SLICE_X34Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.958ns  (logic 8.802ns (19.578%)  route 36.156ns (80.422%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.310    43.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.332    43.906 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[9].data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    43.906    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[9]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.947ns  (logic 8.802ns (19.583%)  route 36.145ns (80.417%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.299    43.563    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.332    43.895 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[12].data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    43.895    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[12]
    SLICE_X34Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.926ns  (logic 8.802ns (19.592%)  route 36.124ns (80.408%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=4 LUT5=6 LUT6=12 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.278    43.542    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X33Y39         LUT4 (Prop_lut4_I1_O)        0.332    43.874 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[8].data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    43.874    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[8]
    SLICE_X33Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.915ns  (logic 8.802ns (19.597%)  route 36.113ns (80.403%))
  Logic Levels:           41  (CARRY4=10 LUT2=5 LUT3=3 LUT4=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.640    -1.052    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X53Y52         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.596 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          3.883     3.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X90Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.411 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84/O
                         net (fo=1, routed)           0.000     3.411    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_84_n_1
    SLICE_X90Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     3.652 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62/O
                         net (fo=1, routed)           1.048     4.700    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_62_n_1
    SLICE_X86Y44         LUT6 (Prop_lut6_I3_O)        0.298     4.998 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__0_i_29/O
                         net (fo=1, routed)           1.583     6.581    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[1]
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry__0_i_12/O
                         net (fo=1, routed)           0.645     7.350    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[4]_1
    SLICE_X57Y54         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_4/O
                         net (fo=12, routed)          0.581     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[4]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.179    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[7][0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.711    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.040 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/O[3]
                         net (fo=11, routed)          1.247    10.287    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.593 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5/O
                         net (fo=1, routed)           0.643    11.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_5_n_1
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.360 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[11]_i_2/O
                         net (fo=3, routed)           1.233    12.593    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[10]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.717 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          1.170    13.887    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53/O
                         net (fo=1, routed)           0.000    14.011    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_53_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.543 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.543    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_18_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.771 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.154    15.926    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.239 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=42, routed)          1.215    17.454    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_20
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124    17.578 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.243    19.821    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  i_croc_soc/i_croc/i_core_data_req_blocker/gen_spill_reg.a_data_q[addr][15]_i_4/O
                         net (fo=12, routed)          1.009    20.954    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_req[a][addr][13]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124    21.078 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q[we]_i_72/O
                         net (fo=1, routed)           0.000    21.078    i_croc_soc_n_180
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.458 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.458    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_43_n_1
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.575 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.575    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__2_8[0]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.804 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/gen_spill_reg.a_data_q_reg[we]_i_9/CO[2]
                         net (fo=6, routed)           1.006    22.810    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we]_0[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.310    23.120 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[1]_i_2__2/O
                         net (fo=9, routed)           1.067    24.186    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.310 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.659    24.969    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.093 f  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           1.277    26.370    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_14
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.152    26.522 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/idx_o_i_50/O
                         net (fo=62, routed)          1.377    27.899    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/addr_d_reg[4]
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.326    28.225 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry__0_i_19/O
                         net (fo=1, routed)           0.937    29.162    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_arbiter.data_nodes[2][addr][3]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124    29.286 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o2_carry__0_i_11/O
                         net (fo=10, routed)          0.985    30.271    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/user_sbr_obi_req[a][addr][12]
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.124    30.395 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85/O
                         net (fo=1, routed)           0.000    30.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_85_n_1
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.775    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_51_n_1
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.892 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.892    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_21_n_1
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.009 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_4/CO[3]
                         net (fo=2, routed)           1.205    32.214    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o24_in
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.338 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/select_q[1]_i_2__1/O
                         net (fo=17, routed)          0.829    33.167    i_croc_soc/i_user/i_obi_demux/i_counter/resp_type_q[1]_i_5_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.291 f  i_croc_soc/i_user/i_obi_demux/i_counter/counter_q[1]_i_5__3/O
                         net (fo=37, routed)          0.920    34.211    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/resp_type_q_reg[1]_1
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.335 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[6].data_q[6]_i_19/O
                         net (fo=7, routed)           1.081    35.416    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/tspi_obi_req[a][addr][3]
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150    35.566 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9/O
                         net (fo=2, routed)           0.818    36.383    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_9_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.328    36.711 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.315    38.027    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/config_reg_q_reg[block_swap_on]_6
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.124    38.151 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/en_write_q_i_3/O
                         net (fo=25, routed)          1.205    39.355    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_reg
    SLICE_X29Y43         LUT6 (Prop_lut6_I2_O)        0.124    39.479 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.293    40.773    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/error_q_reg
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124    40.897 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2/O
                         net (fo=8, routed)           1.218    42.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_2_n_1
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.149    42.263 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.268    43.531    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2_n_1
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.332    43.863 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[15].data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    43.863    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[15]
    SLICE_X31Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.844ns  (logic 0.467ns (55.328%)  route 0.377ns (44.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.377    -0.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.100    -0.729 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.729    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[5]
    SLICE_X29Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.001ns  (logic 0.467ns (46.650%)  route 0.534ns (53.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.534    -0.672    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.100    -0.572 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.572    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[3]
    SLICE_X29Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.034ns  (logic 0.467ns (45.179%)  route 0.567ns (54.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.567    -0.640    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.100    -0.540 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[4]
    SLICE_X30Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.467ns (41.754%)  route 0.651ns (58.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.651    -0.555    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.100    -0.455 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_7
    SLICE_X27Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.149ns  (logic 0.467ns (40.635%)  route 0.682ns (59.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.682    -0.524    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.100    -0.424 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.424    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_6
    SLICE_X29Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.488ns (41.700%)  route 0.682ns (58.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.682    -0.524    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.121    -0.403 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_5
    SLICE_X29Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.186ns  (logic 0.467ns (39.373%)  route 0.719ns (60.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.719    -0.487    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.100    -0.387 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[2]
    SLICE_X29Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.467ns (39.274%)  route 0.722ns (60.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.722    -0.484    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.100    -0.384 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_4
    SLICE_X28Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.211ns  (logic 0.489ns (40.377%)  route 0.722ns (59.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.722    -0.484    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]_0
    SLICE_X28Y45         LUT5 (Prop_lut5_I1_O)        0.122    -0.362 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_3
    SLICE_X28Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.243ns  (logic 0.467ns (37.573%)  route 0.776ns (62.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X29Y43         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.776    -0.431    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/new_req_q
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.100    -0.331 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/cnt_cmd_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_11[0]
    SLICE_X32Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1849 Endpoints
Min Delay          1849 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.703ns  (logic 4.399ns (21.248%)  route 16.304ns (78.752%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    20.703    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533    -1.612    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.703ns  (logic 4.399ns (21.248%)  route 16.304ns (78.752%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    20.703    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533    -1.612    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.703ns  (logic 4.399ns (21.248%)  route 16.304ns (78.752%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    20.703    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533    -1.612    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.703ns  (logic 4.399ns (21.248%)  route 16.304ns (78.752%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.029    20.703    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.533    -1.612    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.558ns  (logic 4.399ns (21.398%)  route 16.159ns (78.602%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    20.558    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534    -1.611    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.558ns  (logic 4.399ns (21.398%)  route 16.159ns (78.602%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    20.558    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534    -1.611    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.558ns  (logic 4.399ns (21.398%)  route 16.159ns (78.602%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    20.558    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534    -1.611    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.558ns  (logic 4.399ns (21.398%)  route 16.159ns (78.602%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.884    20.558    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.534    -1.611    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.556ns  (logic 4.399ns (21.400%)  route 16.157ns (78.600%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.881    20.556    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.535    -1.610    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.556ns  (logic 4.399ns (21.400%)  route 16.157ns (78.600%))
  Logic Levels:           21  (CARRY4=3 FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.085     1.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.299     1.803 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8/O
                         net (fo=10, routed)          1.003     2.806    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[7]_i_8_n_1
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124     2.930 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_8/O
                         net (fo=46, routed)          1.961     4.891    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_4
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.015 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11/O
                         net (fo=5, routed)           1.156     6.172    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_11_n_1
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.296 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=1, routed)           0.836     7.132    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.256 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     7.841    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/en_write
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_17/O
                         net (fo=5, routed)           1.080     9.045    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/config_reg_q_reg[block_swap_on]_17
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/correct_response_carry_i_8/O
                         net (fo=6, routed)           0.835    10.004    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.128 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_3/O
                         net (fo=1, routed)           0.000    10.128    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[1]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.661 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    10.661    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.778 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.778    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.007 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=2, routed)           0.702    11.709    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.305    12.014 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_i_5/O
                         net (fo=2, routed)           0.281    12.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/resp_type_q_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.332    12.627 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_4/O
                         net (fo=1, routed)           0.888    13.515    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_rsp[gnt]
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.639 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           1.004    14.643    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X53Y37         LUT5 (Prop_lut5_I1_O)        0.120    14.763 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.829    15.591    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.327    15.918 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.909    16.828    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.124    16.952 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           1.238    18.190    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y52         LUT3 (Prop_lut3_I2_O)        0.152    18.342 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/data_we_q_i_3/O
                         net (fo=3, routed)           0.449    18.791    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/data_type_q_reg[0]_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.326    19.117 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    19.551    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y52         LUT5 (Prop_lut5_I4_O)        0.124    19.675 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.881    20.556    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        1.535    -1.610    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X59Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.206ns (70.625%)  route 0.086ns (29.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[19]/G
    SLICE_X40Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[19]/Q
                         net (fo=1, routed)           0.086     0.244    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[19]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.048     0.292 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000     0.292    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[19]
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.206ns (62.785%)  route 0.122ns (37.215%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/G
    SLICE_X43Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[28]/Q
                         net (fo=1, routed)           0.122     0.280    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[28]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.048     0.328 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[28]
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.203ns (60.207%)  route 0.134ns (39.793%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/G
    SLICE_X43Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[27]/Q
                         net (fo=1, routed)           0.134     0.292    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[27]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000     0.337    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[27]
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.718%)  route 0.137ns (40.282%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[31]/G
    SLICE_X40Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[31]/Q
                         net (fo=1, routed)           0.137     0.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[31]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[31]_i_2__0/O
                         net (fo=1, routed)           0.000     0.340    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[31]
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.203ns (56.781%)  route 0.155ns (43.219%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/G
    SLICE_X40Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/Q
                         net (fo=1, routed)           0.155     0.313    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[24]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.358 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[24]
    SLICE_X40Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X40Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.205ns (52.541%)  route 0.185ns (47.459%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[30]/G
    SLICE_X37Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[30]/Q
                         net (fo=1, routed)           0.185     0.343    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[30]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.047     0.390 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000     0.390    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[30]
    SLICE_X38Y38         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X38Y38         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.204ns (52.285%)  route 0.186ns (47.715%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[3]/G
    SLICE_X41Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[3]/Q
                         net (fo=1, routed)           0.186     0.344    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[3]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.046     0.390 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.390    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[3]
    SLICE_X42Y36         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X42Y36         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[3]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.399%)  route 0.188ns (47.601%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[25]/G
    SLICE_X41Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[25]/Q
                         net (fo=1, routed)           0.188     0.346    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[25]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.049     0.395 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[25]
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.203ns (50.952%)  route 0.195ns (49.048%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
    SLICE_X39Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/Q
                         net (fo=1, routed)           0.195     0.353    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.398 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.398    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[0]
    SLICE_X39Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.823    -0.892    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X39Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.203ns (50.952%)  route 0.195ns (49.048%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/G
    SLICE_X39Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/Q
                         net (fo=1, routed)           0.195     0.353    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[14]
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.398 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.398    i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[31]_1[14]
    SLICE_X39Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=4985, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X39Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/C





