Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_advanced
Version: S-2021.06-SP4
Date   : Thu Nov 16 17:43:17 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a1_i_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_SYS)
  Endpoint: e_1_reg[12]
            (rising edge-triggered flip-flop clocked by CLK_SYS)
  Path Group: CLK_SYS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_advanced       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  a1_i_reg[9]/CK (DFF_X1)                  0.00       0.00 r
  a1_i_reg[9]/QN (DFF_X1)                  0.19       0.19 r
  U803/ZN (NOR2_X1)                        0.05       0.24 f
  U823/CO (FA_X1)                          0.11       0.35 f
  U809/ZN (OR2_X1)                         0.07       0.42 f
  U818/ZN (XNOR2_X1)                       0.06       0.48 f
  U834/S (FA_X1)                           0.15       0.62 r
  U820/ZN (INV_X1)                         0.02       0.65 f
  U833/ZN (AOI222_X1)                      0.11       0.75 r
  U835/ZN (AOI222_X1)                      0.06       0.81 f
  U836/ZN (NOR2_X1)                        0.05       0.86 r
  U838/ZN (OAI21_X1)                       0.04       0.89 f
  U839/ZN (AOI222_X1)                      0.13       1.02 r
  U840/ZN (NOR2_X1)                        0.03       1.04 f
  U842/ZN (OAI21_X1)                       0.06       1.10 r
  U844/ZN (AOI222_X1)                      0.05       1.15 f
  U845/ZN (AOI222_X1)                      0.13       1.28 r
  U846/ZN (NOR2_X1)                        0.03       1.30 f
  U848/ZN (OAI21_X1)                       0.06       1.36 r
  U850/ZN (AOI222_X1)                      0.05       1.41 f
  intadd_0/U5/CO (FA_X1)                   0.11       1.52 f
  intadd_0/U4/CO (FA_X1)                   0.09       1.61 f
  intadd_0/U3/CO (FA_X1)                   0.09       1.70 f
  intadd_0/U2/S (FA_X1)                    0.23       1.93 r
  U854/ZN (INV_X1)                         0.12       2.04 f
  U861/ZN (AOI221_X1)                      0.11       2.15 r
  U211/Z (CLKBUF_X1)                       0.11       2.27 r
  U948/ZN (AOI22_X1)                       0.06       2.33 f
  U970/S (FA_X1)                           0.13       2.46 f
  U964/ZN (AOI222_X1)                      0.09       2.55 r
  U973/ZN (OAI21_X1)                       0.04       2.59 f
  U975/ZN (AOI222_X1)                      0.12       2.71 r
  U976/ZN (AOI222_X1)                      0.06       2.76 f
  U978/ZN (AOI222_X1)                      0.11       2.87 r
  U984/ZN (OAI21_X1)                       0.04       2.91 f
  U986/ZN (AOI222_X1)                      0.10       3.01 r
  U991/ZN (OAI21_X1)                       0.04       3.05 f
  U995/ZN (NOR2_X1)                        0.06       3.11 r
  U996/ZN (AOI21_X1)                       0.03       3.15 f
  U1000/ZN (NOR2_X1)                       0.05       3.20 r
  U1001/ZN (AOI21_X1)                      0.04       3.24 f
  U1002/ZN (OAI21_X1)                      0.04       3.27 r
  U1004/ZN (NAND2_X1)                      0.03       3.30 f
  U1008/CO (FA_X1)                         0.09       3.39 f
  U1005/ZN (XNOR2_X1)                      0.06       3.45 f
  U1006/ZN (XNOR2_X1)                      0.06       3.51 f
  U1007/ZN (AOI22_X1)                      0.05       3.55 r
  e_1_reg[12]/D (DFFR_X1)                  0.01       3.56 r
  data arrival time                                   3.56

  clock CLK_SYS (rise edge)                4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.07       3.93
  e_1_reg[12]/CK (DFFR_X1)                 0.00       3.93 r
  library setup time                      -0.04       3.89
  data required time                                  3.89
  -----------------------------------------------------------
  data required time                                  3.89
  data arrival time                                  -3.56
  -----------------------------------------------------------
  slack (MET)                                         0.33


1
