
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.082553                       # Number of seconds simulated
sim_ticks                                 82553119000                       # Number of ticks simulated
final_tick                                82553119000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118149                       # Simulator instruction rate (inst/s)
host_op_rate                                   119704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12465015                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886120                       # Number of bytes of host memory used
host_seconds                                  6622.79                       # Real time elapsed on the host
sim_insts                                   782478198                       # Number of instructions simulated
sim_ops                                     792775175                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22784                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           68800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            5952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          399488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          342400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst             576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          371264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          310720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          287040                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            1920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          278080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          292992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          276480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst             896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          314816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          316032                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst            1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          316288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst            1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          334144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          250240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst            1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          259968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst            2176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          377792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            6656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          279744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5133888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22784                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         5952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst          576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           57600                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       707072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            707072                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              356                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data             1075                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               93                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             6242                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             5350                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst                9                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             5801                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               51                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             4855                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             4485                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               30                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             4345                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             4578                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             4320                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             4919                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             4938                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             4942                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             5221                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst               11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             3910                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst               16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             4062                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               34                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             5903                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst              104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             4371                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80217                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11048                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11048                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             275992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             833403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst              72099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            4839163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              17056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            4147633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst               6977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            4497274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              39538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            3763880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              41089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3477034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              23258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3368498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              20932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            3549133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              14730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            3349116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              10854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            3813496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              13179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            3828226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              20932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3831327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              13179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            4047624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst               8528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            3031260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst              12404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            3149100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              26359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            4576350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              80627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            3388655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62188904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        275992                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst         72099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         17056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst          6977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         39538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         41089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         23258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         20932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         14730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         10854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         13179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         20932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         13179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst          8528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst         12404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         26359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         80627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             697733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8565055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8565055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8565055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            275992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            833403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst             72099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           4839163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             17056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           4147633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst              6977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           4497274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             39538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           3763880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             41089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3477034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             23258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3368498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             20932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           3549133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             14730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           3349116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             10854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           3813496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             13179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           3828226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             20932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3831327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             13179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           4047624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst              8528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           3031260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst             12404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           3149100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             26359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           4576350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             80627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           3388655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70753959                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              41263912                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        41258207                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             871                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           41256873                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              41256332                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.998689                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  2634                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               63                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls            1050790                       # Number of system calls
system.cpu00.numCycles                       82553120                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            14715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    206310231                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  41263912                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         41258966                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    82529337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2171                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7787                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 309                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         82545302                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.499432                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.501502                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  19691      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3024      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               41254408     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               41268179     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           82545302                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499847                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.499121                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  13819                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                7045                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                82522662                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 897                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  879                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               2644                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            206311755                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 464                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  879                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  14728                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   785                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3885                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                82522567                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2458                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            206309976                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2349                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         206312049                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           949011480                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      206311820                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           206299344                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  12705                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               85                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1164                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           82507483                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          41257510                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        41250458                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       41250370                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                206306815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               110                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               206303756                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             644                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          8419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        20126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     82545302                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.499279                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.707100                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             20002      0.02%      0.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          10257796     12.43%     12.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          20756552     25.15%     37.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          51510952     62.40%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      82545302                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            82539732     40.01%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           82506911     39.99%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          41257102     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            206303756                       # Type of FU issued
system.cpu00.iq.rate                         2.499043                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        495153426                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       206315504                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    206302103                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            206303740                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       41250771                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2399                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          941                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  879                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   671                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 118                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         206306946                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             515                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            82507483                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           41257510                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          177                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          616                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                707                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           206302758                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            82506663                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             998                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          21                       # number of nop insts executed
system.cpu00.iew.exec_refs                  123763477                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               41261359                       # Number of branches executed
system.cpu00.iew.exec_stores                 41256814                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.499030                       # Inst execution rate
system.cpu00.iew.wb_sent                    206302248                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   206302119                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers               123776205                       # num instructions producing a value
system.cpu00.iew.wb_consumers               123788176                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.499023                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999903                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          8439                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             665                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     82543811                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.499261                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.580904                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        21568      0.03%      0.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     41259405     49.98%     50.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         3733      0.00%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     10256183     12.43%     62.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     20752344     25.14%     87.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     10250184     12.42%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           87      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          188      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          119      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     82543811                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          206294733                       # Number of instructions committed
system.cpu00.commit.committedOps            206298506                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                    123761653                       # Number of memory references committed
system.cpu00.commit.loads                    82505084                       # Number of loads committed
system.cpu00.commit.membars                        30                       # Number of memory barriers committed
system.cpu00.commit.branches                 41260750                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               165042356                       # Number of committed integer instructions.
system.cpu00.commit.function_calls               2256                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       82536842     40.01%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      82505084     39.99%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     41256569     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       206298506                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 119                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  288850116                       # The number of ROB reads
system.cpu00.rob.rob_writes                 412615388                       # The number of ROB writes
system.cpu00.timesIdled                           257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 206294733                       # Number of Instructions Simulated
system.cpu00.committedOps                   206298506                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400171                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400171                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.498933                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.498933                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              206301873                       # number of integer regfile reads
system.cpu00.int_regfile_writes              82530456                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               866426332                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              123772854                       # number of cc regfile writes
system.cpu00.misc_regfile_reads             128690270                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             632                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          70.699259                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          82506181                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             717                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        115071.382148                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26861000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    70.699259                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.138084                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.138084                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       165025533                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      165025533                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     41255355                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      41255355                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     41251901                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     41251901                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           27                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           28                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     82507256                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       82507256                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     82507256                       # number of overall hits
system.cpu00.dcache.overall_hits::total      82507256                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          278                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         4579                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         4579                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         4857                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         4857                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         4857                       # number of overall misses
system.cpu00.dcache.overall_misses::total         4857                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     10255487                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     10255487                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    230329499                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    230329499                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    240584986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    240584986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    240584986                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    240584986                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     41255633                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     41255633                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     41256480                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     41256480                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     82512113                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     82512113                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     82512113                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     82512113                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000007                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000111                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000111                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000059                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000059                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 36890.241007                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 36890.241007                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 50301.266434                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 50301.266434                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 49533.659872                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 49533.659872                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 49533.659872                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 49533.659872                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          540                       # number of writebacks
system.cpu00.dcache.writebacks::total             540                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           85                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         3581                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         3581                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3666                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3666                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3666                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3666                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          193                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          998                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          998                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         1191                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         1191                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         1191                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         1191                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6727009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6727009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     54603000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     54603000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     61330009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     61330009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     61330009                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     61330009                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000014                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000014                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 34854.968912                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 34854.968912                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54712.424850                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54712.424850                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 51494.549958                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 51494.549958                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 51494.549958                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 51494.549958                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              76                       # number of replacements
system.cpu00.icache.tags.tagsinuse         294.937635                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              7306                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           18.310777                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   294.937635                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.576050                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.576050                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15973                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15973                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         7306                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          7306                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         7306                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           7306                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         7306                       # number of overall hits
system.cpu00.icache.overall_hits::total          7306                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          481                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          481                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          481                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          481                       # number of overall misses
system.cpu00.icache.overall_misses::total          481                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     24002999                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     24002999                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     24002999                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     24002999                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     24002999                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     24002999                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7787                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7787                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7787                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7787                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7787                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7787                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.061770                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.061770                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.061770                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.061770                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.061770                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.061770                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 49902.284823                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 49902.284823                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 49902.284823                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 49902.284823                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 49902.284823                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 49902.284823                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           82                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           82                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           82                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          399                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          399                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          399                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     20328001                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     20328001                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     20328001                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     20328001                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     20328001                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     20328001                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.051239                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.051239                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.051239                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.051239                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.051239                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.051239                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 50947.370927                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 50947.370927                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 50947.370927                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 50947.370927                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 50947.370927                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 50947.370927                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups              13492062                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         9596949                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect         1183115                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            9942672                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               9029512                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           90.815749                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS               1495752                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect           381065                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       82509309                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles          7830377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     62482683                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                  13492062                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches         10525264                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    73423695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles               2497937                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2944                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                 6882513                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes              159886                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         82506372                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.798719                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.224616                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               56116553     68.01%     68.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                2605215      3.16%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                8059609      9.77%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3               15724995     19.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           82506372                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.163522                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.757280                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                6670609                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            57855165                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                14543913                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles             2185783                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles              1247958                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             998077                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                1250                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             43009560                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1921                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles              1247958                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                8434979                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                814209                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     55848268                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                14939031                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1218983                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             39559630                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                20621                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   17                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                   17                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          47185619                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups           182995578                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       43811304                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            34300338                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps               12885281                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts          1653614                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts      1653990                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 5344374                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            9135500                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           4603806                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         2856297                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores        2426419                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 34956416                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded           2126807                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                33704800                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           61675                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       8136850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined     16285792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved       538142                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     82506372                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.408511                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.849150                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          63436946     76.89%     76.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           9576508     11.61%     88.49% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           4350462      5.27%     93.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           5142456      6.23%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      82506372                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            21112917     62.64%     62.64% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               9119      0.03%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.67% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            8513410     25.26%     87.93% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           4069354     12.07%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             33704800                       # Type of FU issued
system.cpu01.iq.rate                         0.408497                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads        149977647                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        45225810                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     32273106                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             33704800                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        2261517                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads      1721578                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation         8124                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       690800                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        26716                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles              1247958                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                574145                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              887899                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          37107788                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts          909698                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             9135500                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            4603806                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts          1640814                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 8869                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   5                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents         8124                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect       935985                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect       283971                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts            1219956                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            32874700                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             8396222                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts          830100                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       24565                       # number of nop insts executed
system.cpu01.iew.exec_refs                   12440219                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                7282125                       # Number of branches executed
system.cpu01.iew.exec_stores                  4043997                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.398436                       # Inst execution rate
system.cpu01.iew.wb_sent                     32352856                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    32273106                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                16854613                       # num instructions producing a value
system.cpu01.iew.wb_consumers                21746634                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.391145                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.775045                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       8139770                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls       1588665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts         1182105                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     80868181                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.358224                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.016533                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     66034029     81.66%     81.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      9546270     11.80%     93.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2      1894276      2.34%     95.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       592060      0.73%     96.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4      1027655      1.27%     97.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5      1285505      1.59%     99.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       231107      0.29%     99.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       125067      0.15%     99.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       132212      0.16%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     80868181                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           28266906                       # Number of instructions committed
system.cpu01.commit.committedOps             28968954                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                     11326928                       # Number of memory references committed
system.cpu01.commit.loads                     7413922                       # Number of loads committed
system.cpu01.commit.membars                    358894                       # Number of memory barriers committed
system.cpu01.commit.branches                  6546875                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                23043491                       # Number of committed integer instructions.
system.cpu01.commit.function_calls             151141                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       17633028     60.87%     60.87% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          8998      0.03%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       7413922     25.59%     86.49% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      3913006     13.51%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        28968954                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              132212                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                  117031491                       # The number of ROB reads
system.cpu01.rob.rob_writes                  75891268                       # The number of ROB writes
system.cpu01.timesIdled                           283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      43810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  28244325                       # Number of Instructions Simulated
system.cpu01.committedOps                    28946373                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.921270                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.921270                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.342317                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.342317                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               34065439                       # number of integer regfile reads
system.cpu01.int_regfile_writes              16765521                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads               125444971                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               20803589                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              21229106                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              4797971                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           37886                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         467.068799                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           6927452                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           38360                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          180.590511                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   467.068799                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.912244                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.912244                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        19943517                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       19943517                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      3776495                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       3776495                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2632620                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2632620                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data       355618                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       355618                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         4651                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         4651                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      6409115                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6409115                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      6409115                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6409115                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       833487                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       833487                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       112355                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       112355                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data      1170632                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total      1170632                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data       255582                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       255582                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       945842                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       945842                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       945842                       # number of overall misses
system.cpu01.dcache.overall_misses::total       945842                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  18759185829                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  18759185829                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   4058136213                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   4058136213                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data  31062163185                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total  31062163185                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data   1488112701                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total   1488112701                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data   3369566569                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total   3369566569                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  22817322042                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  22817322042                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  22817322042                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  22817322042                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      4609982                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4609982                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2744975                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2744975                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data      1526250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total      1526250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data       260233                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       260233                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7354957                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7354957                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7354957                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7354957                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.180800                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.180800                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.040931                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.040931                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.766999                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.766999                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.982128                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.982128                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.128599                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.128599                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.128599                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.128599                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 22506.872727                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 22506.872727                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 36118.875110                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 36118.875110                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 26534.524244                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 26534.524244                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  5822.447203                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  5822.447203                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24123.819879                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24123.819879                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24123.819879                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24123.819879                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets         1001                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets            40                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    25.025000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         3974                       # number of writebacks
system.cpu01.dcache.writebacks::total            3974                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       377433                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       377433                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        55367                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        55367                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data       165774                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total       165774                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       432800                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       432800                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       432800                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       432800                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       456054                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       456054                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        56988                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        56988                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data      1004858                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total      1004858                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data       255582                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total       255582                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       513042                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       513042                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       513042                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       513042                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   8278082205                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   8278082205                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   2473141123                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   2473141123                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data  23691951359                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total  23691951359                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data   1242977799                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total   1242977799                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data   2854344931                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total   2854344931                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  10751223328                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  10751223328                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  10751223328                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  10751223328                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.098928                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.098928                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.020761                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.020761                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.658384                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.658384                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.982128                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.982128                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.069755                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.069755                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.069755                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.069755                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 18151.539522                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 18151.539522                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 43397.577086                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 43397.577086                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 23577.412290                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23577.412290                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  4863.322922                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  4863.322922                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 20955.834665                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 20955.834665                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 20955.834665                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 20955.834665                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3240                       # number of replacements
system.cpu01.icache.tags.tagsinuse         409.192523                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           6878748                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            3662                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1878.412889                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   409.192523                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.799204                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.799204                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        13768689                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       13768689                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      6878748                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       6878748                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      6878748                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        6878748                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      6878748                       # number of overall hits
system.cpu01.icache.overall_hits::total       6878748                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         3765                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3765                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         3765                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3765                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         3765                       # number of overall misses
system.cpu01.icache.overall_misses::total         3765                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     64681911                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     64681911                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     64681911                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     64681911                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     64681911                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     64681911                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      6882513                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      6882513                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      6882513                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      6882513                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      6882513                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      6882513                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000547                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000547                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000547                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000547                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000547                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000547                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 17179.790438                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 17179.790438                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 17179.790438                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 17179.790438                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 17179.790438                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 17179.790438                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          102                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          102                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          102                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         3663                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         3663                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         3663                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         3663                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         3663                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         3663                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     52714572                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     52714572                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     52714572                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     52714572                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     52714572                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     52714572                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000532                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000532                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000532                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000532                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 14391.092547                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 14391.092547                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 14391.092547                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 14391.092547                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 14391.092547                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 14391.092547                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups              16323858                       # Number of BP lookups
system.cpu02.branchPred.condPredicted        12935572                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect         1084196                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups           13097418                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits              12243819                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           93.482693                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS               1296588                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect           340206                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       82509115                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          7077621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     76919900                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                  16323858                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches         13540407                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    74279464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles               2294049                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2910                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          947                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 6206705                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes              150721                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         82507967                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.967226                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.278526                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               50579280     61.30%     61.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                2305582      2.79%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2               11371059     13.78%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3               18252046     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           82507967                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.197843                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.932259                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                6046977                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            52166821                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                21183987                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles             1961144                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles              1146128                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             879750                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                1159                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             58910254                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1692                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles              1146128                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                7658174                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                736732                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     50354301                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                21515502                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1094220                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             55729212                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                15859                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                   38                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          62642868                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           261212871                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       63409435                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            50755078                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps               11887790                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts          1506017                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts      1506651                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 4835352                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads           16348882                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           8193908                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         6652734                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores        6253516                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 51542720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded           1932134                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                50391836                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           56204                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       7440732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined     14834074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved       495246                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     82507967                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.610751                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.037951                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          57297513     69.44%     69.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           9484892     11.50%     80.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           6269742      7.60%     88.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3           9455820     11.46%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      82507967                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            26882291     53.35%     53.35% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               7138      0.01%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead           15786809     31.33%     84.69% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           7715598     15.31%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             50391836                       # Type of FU issued
system.cpu02.iq.rate                         0.610743                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads        183347843                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        60920773                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     49071955                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             50391836                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        6128578                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads      1578413                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation         7063                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       620500                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        23336                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles              1146128                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                530247                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              801074                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          53491859                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts          862826                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts            16348882                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            8193908                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts          1494721                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 7218                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  11                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents         7063                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       854419                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect       263608                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts            1118027                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            49632061                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts            15678332                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          759775                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       17005                       # number of nop insts executed
system.cpu02.iew.exec_refs                   23370696                       # number of memory reference insts executed
system.cpu02.iew.exec_branches               10576077                       # Number of branches executed
system.cpu02.iew.exec_stores                  7692364                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.601534                       # Inst execution rate
system.cpu02.iew.wb_sent                     49147451                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    49071955                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                27140493                       # num instructions producing a value
system.cpu02.iew.wb_consumers                31266002                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.594746                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.868051                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts       7443124                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls       1436888                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts         1083300                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     81008099                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.568454                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.290341                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     60292094     74.43%     74.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     11950737     14.75%     89.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      2303871      2.84%     92.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       725014      0.89%     92.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4      2080161      2.57%     95.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5      3249388      4.01%     99.50% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       201866      0.25%     99.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       102666      0.13%     99.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       102302      0.13%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     81008099                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           45486694                       # Number of instructions committed
system.cpu02.commit.committedOps             46049379                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                     22343877                       # Number of memory references committed
system.cpu02.commit.loads                    14770469                       # Number of loads committed
system.cpu02.commit.membars                    321133                       # Number of memory barriers committed
system.cpu02.commit.branches                  9901124                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                36679036                       # Number of committed integer instructions.
system.cpu02.commit.function_calls             119190                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       23698404     51.46%     51.46% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          7098      0.02%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.48% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      14770469     32.08%     83.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      7573408     16.45%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        46049379                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              102302                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                  133621849                       # The number of ROB reads
system.cpu02.rob.rob_writes                 108517808                       # The number of ROB writes
system.cpu02.timesIdled                           260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      44004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  45471437                       # Number of Instructions Simulated
system.cpu02.committedOps                    46034122                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.814526                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.814526                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.551108                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.551108                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               54703761                       # number of integer regfile reads
system.cpu02.int_regfile_writes              22969835                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads               197386107                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               30863124                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              31840467                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              4359129                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           31644                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         459.602515                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          14210285                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           32101                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          442.674216                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   459.602515                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.897661                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.897661                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        34123366                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       34123366                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      7401000                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       7401000                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      6426763                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6426763                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data       316626                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       316626                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         3931                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3931                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data     13827763                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       13827763                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data     13827763                       # number of overall hits
system.cpu02.dcache.overall_hits::total      13827763                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       770064                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       770064                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        89814                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        89814                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data      1068032                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total      1068032                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data       229580                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       229580                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       859878                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       859878                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       859878                       # number of overall misses
system.cpu02.dcache.overall_misses::total       859878                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  17345135527                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  17345135527                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   3200350489                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   3200350489                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data  28286782445                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total  28286782445                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data   1236277293                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total   1236277293                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data   3087177508                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total   3087177508                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  20545486016                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  20545486016                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  20545486016                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  20545486016                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      8171064                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      8171064                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      6516577                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6516577                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data      1384658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1384658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data       233511                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       233511                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data     14687641                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     14687641                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data     14687641                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     14687641                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.094243                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.094243                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.013782                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.013782                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.771333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.771333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.983166                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.983166                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.058544                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.058544                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.058544                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.058544                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 22524.277887                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 22524.277887                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 35633.091600                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 35633.091600                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 26484.957796                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 26484.957796                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  5384.952056                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  5384.952056                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 23893.489560                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 23893.489560                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 23893.489560                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 23893.489560                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets         1678                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            69                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    24.318841                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         2852                       # number of writebacks
system.cpu02.dcache.writebacks::total            2852                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       351820                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       351820                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        44598                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        44598                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data       152496                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total       152496                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       396418                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       396418                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       396418                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       396418                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       418244                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       418244                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        45216                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        45216                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       915536                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       915536                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data       229580                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total       229580                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       463460                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       463460                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       463460                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       463460                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   7523016585                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   7523016585                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   1969263528                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   1969263528                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data  21601484870                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total  21601484870                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data   1015998207                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total   1015998207                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data   2623402992                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total   2623402992                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   9492280113                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   9492280113                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   9492280113                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   9492280113                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.051186                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.051186                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.006939                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.006939                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.661200                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.661200                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.983166                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.983166                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.031554                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.031554                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.031554                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.031554                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 17987.147658                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 17987.147658                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 43552.360403                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 43552.360403                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 23594.358791                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23594.358791                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4425.464792                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4425.464792                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 20481.336281                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 20481.336281                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 20481.336281                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 20481.336281                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3479                       # number of replacements
system.cpu02.icache.tags.tagsinuse         417.768310                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           6202708                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3901                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1590.030249                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   417.768310                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.815954                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.815954                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        12417312                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       12417312                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      6202708                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       6202708                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      6202708                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        6202708                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      6202708                       # number of overall hits
system.cpu02.icache.overall_hits::total       6202708                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         3997                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         3997                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         3997                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         3997                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         3997                       # number of overall misses
system.cpu02.icache.overall_misses::total         3997                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     64032464                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     64032464                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     64032464                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     64032464                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     64032464                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     64032464                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      6206705                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      6206705                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      6206705                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      6206705                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      6206705                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      6206705                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000644                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000644                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 16020.131098                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 16020.131098                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 16020.131098                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 16020.131098                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 16020.131098                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 16020.131098                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           95                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           95                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           95                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3902                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3902                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3902                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3902                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3902                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3902                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     51789031                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     51789031                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     51789031                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     51789031                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     51789031                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     51789031                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000629                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000629                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000629                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000629                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000629                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000629                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 13272.432342                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 13272.432342                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 13272.432342                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 13272.432342                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 13272.432342                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 13272.432342                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups              14856266                       # Number of BP lookups
system.cpu03.branchPred.condPredicted        10962201                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect         1186844                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups           11303887                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits              10394771                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           91.957492                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS               1489718                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect           368907                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       82508921                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          7907631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     69049874                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                  14856266                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches         11884489                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    73339105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles               2514821                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2927                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          732                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 6934229                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes              171136                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         82507806                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.878944                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.254457                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               53486173     64.83%     64.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                2555551      3.10%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                9434017     11.43%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3               17032065     20.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           82507806                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.180056                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.836878                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                6670278                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            55085990                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                17416006                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles             2076210                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles              1256395                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved            1004972                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                1330                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             49829797                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1889                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles              1256395                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                8400329                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                793129                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     53168580                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                17737714                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             1148732                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             46404676                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                14800                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                   22                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          53704635                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups           215769459                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       51929698                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            40734919                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps               12969716                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts          1588474                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts      1588770                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 5145351                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads           12038288                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           6029263                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         4362661                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores        3951499                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 41832178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded           2050162                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                40507094                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           59418                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       8206751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined     16445918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved       530061                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     82507806                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.490949                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.935000                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          60897632     73.81%     73.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           9571444     11.60%     85.41% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           5180540      6.28%     91.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           6858190      8.31%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      82507806                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            23587832     58.23%     58.23% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               8239      0.02%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.25% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead           11414280     28.18%     86.43% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           5496743     13.57%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             40507094                       # Type of FU issued
system.cpu03.iq.rate                         0.490942                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads        163581412                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        52094751                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     39042749                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             40507094                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads        3779445                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads      1748904                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation         7914                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       697963                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        26343                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles              1256395                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                562723                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              852066                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          43906268                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts          925499                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts            12038288                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            6029263                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts          1575754                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 7382                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents         7914                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       936410                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect       287513                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts            1223923                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            39667422                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts            11290576                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          839672                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       23928                       # number of nop insts executed
system.cpu03.iew.exec_refs                   16758751                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                8630794                       # Number of branches executed
system.cpu03.iew.exec_stores                  5468175                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.480765                       # Inst execution rate
system.cpu03.iew.wb_sent                     39128470                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    39042749                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                20941826                       # num instructions producing a value
system.cpu03.iew.wb_consumers                25515581                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.473194                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.820747                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       8209651                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls       1520101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts         1185829                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     80853789                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.441506                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.134927                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     63709782     78.80%     78.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     10424285     12.89%     91.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      2097997      2.59%     94.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       668561      0.83%     95.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      1481546      1.83%     96.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      2026728      2.51%     99.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       219094      0.27%     99.72% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       109298      0.14%     99.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       116498      0.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     80853789                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           35051899                       # Number of instructions committed
system.cpu03.commit.committedOps             35697420                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                     15620684                       # Number of memory references committed
system.cpu03.commit.loads                    10289384                       # Number of loads committed
system.cpu03.commit.membars                    347303                       # Number of memory barriers committed
system.cpu03.commit.branches                  7871917                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                28414818                       # Number of committed integer instructions.
system.cpu03.commit.function_calls             139716                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       20068550     56.22%     56.22% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          8186      0.02%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.24% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      10289384     28.82%     85.07% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      5331300     14.93%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        35697420                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              116498                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                  123770541                       # The number of ROB reads
system.cpu03.rob.rob_writes                  89504650                       # The number of ROB writes
system.cpu03.timesIdled                           277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      44198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  35030068                       # Number of Instructions Simulated
system.cpu03.committedOps                    35675589                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.355374                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.355374                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.424561                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.424561                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               42295002                       # number of integer regfile reads
system.cpu03.int_regfile_writes              19328099                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads               154279163                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               24756130                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              25438716                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              4546648                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           36324                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         470.429029                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           9823415                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           36791                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          267.005925                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   470.429029                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.918807                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.918807                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        25538978                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       25538978                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5240175                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5240175                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      4122006                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      4122006                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data       343208                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       343208                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         4714                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         4714                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      9362181                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        9362181                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      9362181                       # number of overall hits
system.cpu03.dcache.overall_hits::total       9362181                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       823361                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       823361                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       102912                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       102912                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data      1109906                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total      1109906                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data       235672                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       235672                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       926273                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       926273                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       926273                       # number of overall misses
system.cpu03.dcache.overall_misses::total       926273                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  18425285856                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  18425285856                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   3692016153                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   3692016153                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data  29741481879                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total  29741481879                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data   1403726623                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total   1403726623                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data   3048466029                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total   3048466029                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  22117302009                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  22117302009                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  22117302009                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  22117302009                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      6063536                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      6063536                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      4224918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      4224918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data      1453114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total      1453114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data       240386                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       240386                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data     10288454                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     10288454                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data     10288454                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     10288454                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.135789                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.135789                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.024358                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.024358                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.763812                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.763812                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.980390                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.980390                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.090030                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.090030                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.090030                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.090030                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 22378.137726                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 22378.137726                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 35875.467905                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 35875.467905                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 26796.397063                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 26796.397063                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  5956.272374                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  5956.272374                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 23877.735839                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 23877.735839                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 23877.735839                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 23877.735839                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets         2640                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets           104                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     9.200000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    25.384615                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         3760                       # number of writebacks
system.cpu03.dcache.writebacks::total            3760                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       372037                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       372037                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        50447                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        50447                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data       162433                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total       162433                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       422484                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       422484                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       422484                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       422484                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       451324                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       451324                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        52465                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        52465                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       947473                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       947473                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data       235672                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total       235672                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       503789                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       503789                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       503789                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       503789                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   8120468386                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   8120468386                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   2275027572                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   2275027572                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data  22686891932                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total  22686891932                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data   1154118377                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total   1154118377                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data   2596464971                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total   2596464971                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  10395495958                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  10395495958                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  10395495958                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  10395495958                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.074432                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.074432                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.012418                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.012418                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.652029                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.652029                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.980390                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.980390                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.048966                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.048966                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.048966                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.048966                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 17992.547230                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 17992.547230                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 43362.767026                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 43362.767026                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 23944.631596                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23944.631596                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4897.138298                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4897.138298                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 20634.622745                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 20634.622745                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 20634.622745                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 20634.622745                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4973                       # number of replacements
system.cpu03.icache.tags.tagsinuse         420.941173                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           6928717                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            5402                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1282.620696                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   420.941173                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.822151                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.822151                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        13873860                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       13873860                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      6928717                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       6928717                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      6928717                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        6928717                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      6928717                       # number of overall hits
system.cpu03.icache.overall_hits::total       6928717                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         5512                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         5512                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         5512                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         5512                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         5512                       # number of overall misses
system.cpu03.icache.overall_misses::total         5512                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     88185907                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     88185907                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     88185907                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     88185907                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     88185907                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     88185907                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      6934229                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      6934229                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      6934229                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      6934229                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      6934229                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      6934229                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000795                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000795                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000795                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000795                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000795                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 15998.894594                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 15998.894594                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 15998.894594                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 15998.894594                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 15998.894594                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 15998.894594                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          110                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          110                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          110                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         5402                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         5402                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         5402                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         5402                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         5402                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         5402                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     71398573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     71398573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     71398573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     71398573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     71398573                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     71398573                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000779                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000779                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000779                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000779                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000779                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000779                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 13217.062755                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 13217.062755                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 13217.062755                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 13217.062755                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 13217.062755                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 13217.062755                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups              14592787                       # Number of BP lookups
system.cpu04.branchPred.condPredicted        10832441                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect         1162614                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups           11161265                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits              10246970                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           91.808321                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS               1434053                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect           370114                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       82508691                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          7653079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     68078940                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                  14592787                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches         11681023                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    73621261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles               2457845                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2945                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          513                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                 6729448                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes              165045                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         82506727                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.865640                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.249544                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               53926327     65.36%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                2512212      3.04%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                9295616     11.27%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3               16772572     20.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           82506727                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.176864                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.825112                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                6512351                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            55597928                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                17089533                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             2075998                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles              1227972                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             962873                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                1221                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             49027115                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1754                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles              1227972                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                8224632                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                769974                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     53686853                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                17437441                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             1156910                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             45645168                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                17274                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   35                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          52991944                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups           212433624                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       51156394                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            40300903                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps               12691041                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts          1598824                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts      1598777                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 5130626                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads           11817039                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           5935010                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         4260468                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores        3846620                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 41149324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           2058870                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                39883534                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           63071                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       8009775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined     16057967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved       527363                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     82506727                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.483397                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.928852                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          61177713     74.15%     74.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           9509979     11.53%     85.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           5083550      6.16%     91.84% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           6735485      8.16%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      82506727                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            23263670     58.33%     58.33% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               8598      0.02%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.35% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead           11200654     28.08%     86.43% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           5410612     13.57%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             39883534                       # Type of FU issued
system.cpu04.iq.rate                         0.483386                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads        162336866                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        51223620                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     38468864                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             39883534                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        3683035                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads      1706367                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation         7831                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       680243                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        25491                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles              1227972                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                550765                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              851877                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          43223568                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          897225                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts            11817039                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            5935010                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts          1586268                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 7788                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  50                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents         7831                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       917882                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect       280932                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts            1198814                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            39067603                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts            11085707                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          815931                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       15374                       # number of nop insts executed
system.cpu04.iew.exec_refs                   16469944                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                8506545                       # Number of branches executed
system.cpu04.iew.exec_stores                  5384237                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.473497                       # Inst execution rate
system.cpu04.iew.wb_sent                     38548614                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    38468864                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                20627929                       # num instructions producing a value
system.cpu04.iew.wb_consumers                25258884                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.466240                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.816660                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       8012292                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls       1531507                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts         1161664                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     80893638                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.435288                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.133529                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     64003732     79.12%     79.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     10320547     12.76%     91.88% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2      2089399      2.58%     94.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       577211      0.71%     95.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4      1356015      1.68%     96.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5      2086323      2.58%     99.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       220927      0.27%     99.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       116073      0.14%     99.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       123411      0.15%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     80893638                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           34553930                       # Number of instructions committed
system.cpu04.commit.committedOps             35212014                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                     15365439                       # Number of memory references committed
system.cpu04.commit.loads                    10110672                       # Number of loads committed
system.cpu04.commit.membars                    348436                       # Number of memory barriers committed
system.cpu04.commit.branches                  7781358                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                28020908                       # Number of committed integer instructions.
system.cpu04.commit.function_calls             135881                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       19838023     56.34%     56.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          8552      0.02%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      10110672     28.71%     85.08% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      5254767     14.92%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        35212014                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              123411                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                  123174818                       # The number of ROB reads
system.cpu04.rob.rob_writes                  88096994                       # The number of ROB writes
system.cpu04.timesIdled                           250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      44428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  34540335                       # Number of Instructions Simulated
system.cpu04.committedOps                    35198419                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.388763                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.388763                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.418627                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.418627                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               41654193                       # number of integer regfile reads
system.cpu04.int_regfile_writes              19058415                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads               151999548                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               24483591                       # number of cc regfile writes
system.cpu04.misc_regfile_reads              25133189                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              4622431                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           37968                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         468.098516                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           9751940                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           38454                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          253.600146                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   468.098516                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.914255                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.914255                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        25190464                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       25190464                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      5116527                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       5116527                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      4030996                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      4030996                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data       337964                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       337964                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         5186                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         5186                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      9147523                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        9147523                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      9147523                       # number of overall hits
system.cpu04.dcache.overall_hits::total       9147523                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       820168                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       820168                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       102907                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       102907                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data      1132210                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total      1132210                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data       245272                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       245272                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       923075                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       923075                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       923075                       # number of overall misses
system.cpu04.dcache.overall_misses::total       923075                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  18319911429                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  18319911429                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   3652448701                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   3652448701                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data  30084975480                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total  30084975480                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data   1422184175                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total   1422184175                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data   3232932499                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total   3232932499                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  21972360130                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  21972360130                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  21972360130                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  21972360130                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      5936695                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5936695                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      4133903                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      4133903                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data      1470174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total      1470174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data       250458                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       250458                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data     10070598                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     10070598                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data     10070598                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     10070598                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.138152                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.138152                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.024893                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.024893                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.770120                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.770120                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.979294                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.979294                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.091660                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.091660                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.091660                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.091660                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 22336.779086                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 22336.779086                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 35492.713819                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 35492.713819                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 26571.904046                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 26571.904046                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  5798.395964                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  5798.395964                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 23803.439731                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 23803.439731                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 23803.439731                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 23803.439731                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          975                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            41                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    23.780488                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         4082                       # number of writebacks
system.cpu04.dcache.writebacks::total            4082                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       371828                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       371828                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        51767                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        51767                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data       161743                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total       161743                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       423595                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       423595                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       423595                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       423595                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       448340                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       448340                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        51140                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        51140                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       970467                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       970467                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data       245272                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total       245272                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       499480                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       499480                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       499480                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       499480                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   8040375350                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   8040375350                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   2193402079                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   2193402079                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data  22950569708                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total  22950569708                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data   1180212325                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total   1180212325                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data   2744912001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total   2744912001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  10233777429                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  10233777429                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  10233777429                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  10233777429                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.075520                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.075520                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.012371                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.012371                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.660103                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.660103                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.979294                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.979294                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.049598                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.049598                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.049598                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.049598                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 17933.656042                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 17933.656042                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 42890.146246                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 42890.146246                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 23648.995492                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23648.995492                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4811.851027                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4811.851027                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 20488.863276                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 20488.863276                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 20488.863276                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 20488.863276                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2884                       # number of replacements
system.cpu04.icache.tags.tagsinuse         420.402576                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           6726036                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3314                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2029.582378                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   420.402576                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.821099                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.821099                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        13462210                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       13462210                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      6726036                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6726036                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      6726036                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6726036                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      6726036                       # number of overall hits
system.cpu04.icache.overall_hits::total       6726036                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         3412                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         3412                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         3412                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         3412                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         3412                       # number of overall misses
system.cpu04.icache.overall_misses::total         3412                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     57212428                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     57212428                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     57212428                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     57212428                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     57212428                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     57212428                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      6729448                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6729448                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      6729448                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6729448                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      6729448                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6729448                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000507                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000507                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 16768.003517                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 16768.003517                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 16768.003517                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 16768.003517                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 16768.003517                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 16768.003517                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           98                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           98                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           98                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         3314                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         3314                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         3314                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         3314                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         3314                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         3314                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     46260067                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     46260067                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     46260067                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     46260067                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     46260067                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     46260067                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000492                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000492                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000492                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000492                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 13958.982197                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 13958.982197                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 13958.982197                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 13958.982197                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 13958.982197                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 13958.982197                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups              16119018                       # Number of BP lookups
system.cpu05.branchPred.condPredicted        12544851                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect         1133245                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups           12725630                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits              11782828                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.591314                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS               1358064                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect           353610                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       82505606                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          7465094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     75531815                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                  16119018                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches         13140892                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    73831785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles               2410891                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2362                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 6532203                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes              154975                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         82504697                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.952196                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.275937                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               51089685     61.92%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                2405522      2.92%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2               10873377     13.18%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3               18136113     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           82504697                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.195369                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.915475                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                6319022                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            52739443                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                20256841                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles             1984939                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles              1204442                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             932787                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                1296                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             56687083                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1836                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles              1204442                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                7986717                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                759453                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     50896881                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                20552943                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1104251                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             53374314                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                16907                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   26                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   69                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          60487593                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups           249378323                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       60275105                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            48095355                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps               12392238                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts          1532621                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts      1532528                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 4941187                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads           15138613                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           7569193                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         5995741                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores        5590202                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 49019010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded           1974541                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                47794736                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           57312                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       7730302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined     15457398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved       509919                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     82504697                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.579297                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.012728                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          58212695     70.56%     70.56% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           9542027     11.57%     82.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           5997216      7.27%     89.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           8752759     10.61%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      82504697                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            26141237     54.69%     54.69% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               7733      0.02%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead           14562689     30.47%     85.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           7083077     14.82%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             47794736                       # Type of FU issued
system.cpu05.iq.rate                         0.579291                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads        178151481                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        58729216                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     46407368                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             47794736                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads        5457013                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads      1631832                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation         7303                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       634651                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        22785                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles              1204442                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                541745                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              818670                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          51013815                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          900454                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts            15138613                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            7569193                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts          1520169                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 7829                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents         7303                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       894019                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect       274171                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts            1168190                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            47005080                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts            14448545                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          789656                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       20264                       # number of nop insts executed
system.cpu05.iew.exec_refs                   21507262                       # number of memory reference insts executed
system.cpu05.iew.exec_branches               10058282                       # Number of branches executed
system.cpu05.iew.exec_stores                  7058717                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.569720                       # Inst execution rate
system.cpu05.iew.wb_sent                     46494876                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    46407368                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                25464060                       # num instructions producing a value
system.cpu05.iew.wb_consumers                29816264                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.562475                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.854033                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       7733172                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls       1464622                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts         1132242                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     80939720                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.534734                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.259171                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     61311815     75.75%     75.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     11390171     14.07%     89.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2      2361483      2.92%     92.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       619397      0.77%     93.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4      1737325      2.15%     95.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      3087884      3.82%     99.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       211995      0.26%     99.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       107972      0.13%     99.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       111678      0.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     80939720                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           42679348                       # Number of instructions committed
system.cpu05.commit.committedOps             43281246                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                     20441323                       # Number of memory references committed
system.cpu05.commit.loads                    13506781                       # Number of loads committed
system.cpu05.commit.membars                    333218                       # Number of memory barriers committed
system.cpu05.commit.branches                  9358427                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                34478578                       # Number of committed integer instructions.
system.cpu05.commit.function_calls             127516                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       22832292     52.75%     52.75% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          7631      0.02%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.77% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      13506781     31.21%     83.98% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      6934542     16.02%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        43281246                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              111678                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                  130944446                       # The number of ROB reads
system.cpu05.rob.rob_writes                 103631345                       # The number of ROB writes
system.cpu05.timesIdled                           198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      44612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  42661351                       # Number of Instructions Simulated
system.cpu05.committedOps                    43263249                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.933966                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.933966                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.517072                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.517072                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               51290792                       # number of integer regfile reads
system.cpu05.int_regfile_writes              22046065                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads               185744406                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               29250736                       # number of cc regfile writes
system.cpu05.misc_regfile_reads              30049810                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              4377499                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           35455                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         462.041007                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          13028617                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           35914                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          362.772651                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   462.041007                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.902424                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.902424                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        31730833                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       31730833                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      6796167                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       6796167                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      5773866                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      5773866                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data       328803                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       328803                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         3439                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         3439                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data     12570033                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       12570033                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data     12570033                       # number of overall hits
system.cpu05.dcache.overall_hits::total      12570033                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       805518                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       805518                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        97507                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        97507                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data      1067812                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total      1067812                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data       231318                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       231318                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       903025                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       903025                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       903025                       # number of overall misses
system.cpu05.dcache.overall_misses::total       903025                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  17814584679                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  17814584679                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   3479125556                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   3479125556                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data  28319895883                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total  28319895883                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data   1389659130                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total   1389659130                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data   2953367937                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total   2953367937                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  21293710235                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  21293710235                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  21293710235                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  21293710235                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      7601685                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      7601685                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      5871373                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      5871373                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data      1396615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total      1396615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data       234757                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       234757                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data     13473058                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     13473058                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data     13473058                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     13473058                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.105966                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.105966                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.016607                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.016607                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.764571                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.764571                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.985351                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.985351                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.067025                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.067025                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.067025                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.067025                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 22115.687892                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 22115.687892                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 35680.777339                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 35680.777339                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 26521.425010                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 26521.425010                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6007.570228                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6007.570228                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 23580.421622                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 23580.421622                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 23580.421622                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 23580.421622                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets         2106                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              43                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            81                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     3.837209                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         3433                       # number of writebacks
system.cpu05.dcache.writebacks::total            3433                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       365660                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       365660                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        47803                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        47803                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data       155809                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total       155809                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       413463                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       413463                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       413463                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       413463                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       439858                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       439858                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        49704                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        49704                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       912003                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       912003                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data       231318                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total       231318                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       489562                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       489562                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       489562                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       489562                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   7735932205                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   7735932205                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   2136399866                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   2136399866                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data  21592458050                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total  21592458050                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data   1135760870                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total   1135760870                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data   2518483563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total   2518483563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   9872332071                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   9872332071                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   9872332071                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   9872332071                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.057863                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.057863                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.008465                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.008465                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.653010                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.653010                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.985351                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.985351                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.036336                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.036336                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.036336                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.036336                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 17587.340017                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 17587.340017                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 42982.453444                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 42982.453444                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 23675.862963                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23675.862963                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  4909.954565                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  4909.954565                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 20165.642086                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 20165.642086                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 20165.642086                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 20165.642086                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            4880                       # number of replacements
system.cpu05.icache.tags.tagsinuse         418.138756                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           6526771                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            5303                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1230.769564                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   418.138756                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.816677                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.816677                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        13069710                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       13069710                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      6526771                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       6526771                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      6526771                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        6526771                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      6526771                       # number of overall hits
system.cpu05.icache.overall_hits::total       6526771                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         5432                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         5432                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         5432                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         5432                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         5432                       # number of overall misses
system.cpu05.icache.overall_misses::total         5432                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     87197487                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     87197487                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     87197487                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     87197487                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     87197487                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     87197487                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      6532203                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      6532203                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      6532203                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      6532203                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      6532203                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      6532203                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000832                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000832                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000832                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000832                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000832                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000832                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 16052.556517                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 16052.556517                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 16052.556517                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 16052.556517                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 16052.556517                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 16052.556517                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          128                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          128                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          128                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         5304                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         5304                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         5304                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         5304                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     70484012                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     70484012                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     70484012                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     70484012                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     70484012                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     70484012                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000812                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000812                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000812                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000812                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000812                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000812                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13288.840875                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13288.840875                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13288.840875                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13288.840875                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13288.840875                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13288.840875                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups              15116369                       # Number of BP lookups
system.cpu06.branchPred.condPredicted        11394645                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect         1134706                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups           11789626                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits              10925551                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           92.670887                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS               1416744                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect           359610                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       82508321                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          7497397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     70797507                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                  15116369                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches         12342295                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    73803368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles               2404603                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2897                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1724                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 6582172                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes              165969                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         82507688                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.899109                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.259787                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               52802754     64.00%     64.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                2478226      3.00%     67.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                9974930     12.09%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3               17251778     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           82507688                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.183210                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.858065                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                6397611                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            54417051                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                18434346                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles             2054523                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles              1201260                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             957159                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                1397                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             52334747                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1958                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles              1201260                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                8068097                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                759701                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     52534261                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                18796081                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1145391                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             49049160                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                17225                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                   19                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          56149586                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups           228970879                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       55401992                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            43911504                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps               12238082                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts          1571745                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts      1572125                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 5049528                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads           13298987                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           6689477                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         5036789                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores        4642558                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 44643799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded           2017483                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                43446216                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           57224                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       7780723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined     15615210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       513725                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     82507688                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.526572                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.968898                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          59852101     72.54%     72.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           9517587     11.54%     84.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           5485371      6.65%     90.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           7652629      9.28%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      82507688                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            24571183     56.56%     56.56% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               8407      0.02%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.57% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           12696945     29.22%     85.80% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           6169681     14.20%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             43446216                       # Type of FU issued
system.cpu06.iq.rate                         0.526568                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads        169457344                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        54447901                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     42060500                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             43446216                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        4467520                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads      1661294                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation         8019                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       673761                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        23078                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles              1201260                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                541328                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              834634                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          46683342                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          875263                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts            13298987                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            6689477                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts          1559362                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 7669                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  16                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents         8019                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       896928                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect       272481                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts            1169409                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            42649383                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts            12584972                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          796833                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       22060                       # number of nop insts executed
system.cpu06.iew.exec_refs                   18728856                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                9188385                       # Number of branches executed
system.cpu06.iew.exec_stores                  6143884                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.516910                       # Inst execution rate
system.cpu06.iew.wb_sent                     42142159                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    42060500                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                22850080                       # num instructions producing a value
system.cpu06.iew.wb_consumers                27396808                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.509773                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.834042                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       7783636                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls       1503758                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts         1133665                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     80935399                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.480636                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.194431                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     62770374     77.56%     77.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     10854308     13.41%     90.97% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2      2219091      2.74%     93.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       587608      0.73%     94.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4      1495483      1.85%     96.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5      2553268      3.15%     99.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       214011      0.26%     99.70% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       117251      0.14%     99.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       124005      0.15%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     80935399                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           38250085                       # Number of instructions committed
system.cpu06.commit.committedOps             38900449                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                     17653409                       # Number of memory references committed
system.cpu06.commit.loads                    11637693                       # Number of loads committed
system.cpu06.commit.membars                    338086                       # Number of memory barriers committed
system.cpu06.commit.branches                  8484572                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                30993009                       # Number of committed integer instructions.
system.cpu06.commit.function_calls             137419                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       21238687     54.60%     54.60% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          8353      0.02%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.62% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      11637693     29.92%     84.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      6015716     15.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        38900449                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              124005                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                  126662114                       # The number of ROB reads
system.cpu06.rob.rob_writes                  94974724                       # The number of ROB writes
system.cpu06.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      44798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  38230195                       # Number of Instructions Simulated
system.cpu06.committedOps                    38880559                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.158198                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.158198                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.463350                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.463350                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               46068906                       # number of integer regfile reads
system.cpu06.int_regfile_writes              20467808                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads               167205772                       # number of cc regfile reads
system.cpu06.cc_regfile_writes               26553638                       # number of cc regfile writes
system.cpu06.misc_regfile_reads              27332695                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              4537425                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           36639                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         466.491957                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          11174918                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           37120                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          301.048437                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   466.491957                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.911117                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.911117                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        28145409                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       28145409                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5866903                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5866903                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      4807323                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      4807323                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data       334908                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       334908                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         3526                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         3526                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data     10674226                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       10674226                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data     10674226                       # number of overall hits
system.cpu06.dcache.overall_hits::total      10674226                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       812224                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       812224                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       106030                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       106030                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data      1107345                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total      1107345                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data       245242                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       245242                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       918254                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       918254                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       918254                       # number of overall misses
system.cpu06.dcache.overall_misses::total       918254                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  18062893125                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  18062893125                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   3769944593                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   3769944593                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data  29108514376                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total  29108514376                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data   1434129671                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total   1434129671                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data   3195250046                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total   3195250046                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  21832837718                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  21832837718                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  21832837718                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  21832837718                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      6679127                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      6679127                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      4913353                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      4913353                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data      1442253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total      1442253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data       248768                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       248768                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data     11592480                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     11592480                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data     11592480                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     11592480                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.121606                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.121606                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.021580                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.021580                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.767788                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.767788                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.985826                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.985826                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.079211                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.079211                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.079211                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.079211                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 22238.807429                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 22238.807429                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 35555.452164                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 35555.452164                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 26286.761918                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 26286.761918                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  5847.814285                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  5847.814285                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 23776.468949                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 23776.468949                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 23776.468949                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 23776.468949                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets         2062                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              49                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            80                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.061224                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    25.775000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         3804                       # number of writebacks
system.cpu06.dcache.writebacks::total            3804                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       371167                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       371167                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        52114                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        52114                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data       158228                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total       158228                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       423281                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       423281                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       423281                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       423281                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       441057                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       441057                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        53916                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        53916                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       949117                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       949117                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data       245242                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total       245242                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       494973                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       494973                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       494973                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       494973                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   7799613056                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   7799613056                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   2303685286                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   2303685286                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data  22152439247                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total  22152439247                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data   1187980329                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total   1187980329                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data   2711528454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total   2711528454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  10103298342                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  10103298342                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  10103298342                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  10103298342                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.066035                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.066035                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.010973                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.010973                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.658079                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.658079                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.985826                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.985826                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.042698                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.042698                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.042698                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.042698                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 17683.911730                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 17683.911730                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 42727.303324                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 42727.303324                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 23340.051065                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23340.051065                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  4844.114503                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  4844.114503                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 20411.817093                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 20411.817093                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 20411.817093                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 20411.817093                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3922                       # number of replacements
system.cpu06.icache.tags.tagsinuse         416.568074                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           6577701                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4344                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1514.203729                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   416.568074                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.813610                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.813610                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        13168689                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       13168689                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      6577701                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       6577701                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      6577701                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        6577701                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      6577701                       # number of overall hits
system.cpu06.icache.overall_hits::total       6577701                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4471                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4471                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4471                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4471                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4471                       # number of overall misses
system.cpu06.icache.overall_misses::total         4471                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     71507469                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     71507469                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     71507469                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     71507469                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     71507469                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     71507469                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      6582172                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      6582172                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      6582172                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      6582172                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      6582172                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      6582172                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000679                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000679                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000679                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000679                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000679                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000679                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 15993.618654                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 15993.618654                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 15993.618654                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 15993.618654                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 15993.618654                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 15993.618654                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          126                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          126                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          126                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         4345                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         4345                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         4345                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         4345                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         4345                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         4345                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     57530525                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     57530525                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     57530525                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     57530525                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     57530525                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     57530525                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000660                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000660                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000660                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000660                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000660                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000660                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13240.627158                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13240.627158                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13240.627158                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13240.627158                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13240.627158                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13240.627158                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups              14863917                       # Number of BP lookups
system.cpu07.branchPred.condPredicted        11036841                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect         1158281                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups           11449461                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits              10512569                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           91.817152                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS               1455114                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect           367385                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       82508091                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          7672413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     69429443                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                  14863917                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches         11967683                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    73600352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles               2458429                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2929                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2563                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 6727252                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes              163879                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         82507473                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.882797                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.255331                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               53355344     64.67%     64.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                2523325      3.06%     67.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                9572421     11.60%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3               17056383     20.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           82507473                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.180151                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.841486                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                6516988                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            55048124                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                17639108                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             2072209                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles              1228115                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             980226                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                1461                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             50389540                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1992                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles              1228115                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                8225309                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                768098                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     53149513                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                17981011                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             1152498                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             47027483                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                16590                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   69                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          54242468                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups           219054529                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       52852438                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            41709526                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps               12532942                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts          1588490                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts      1588484                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 5122545                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads           12373690                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           6213105                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads         4554342                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores        4126153                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 42536844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           2046803                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                41289292                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           63313                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       7949389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined     15967158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       523272                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     82507473                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.500431                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.944565                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          60635271     73.49%     73.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           9531341     11.55%     85.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           5264632      6.38%     91.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           7076229      8.58%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      82507473                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            23832441     57.72%     57.72% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               8352      0.02%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.74% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead           11757825     28.48%     86.22% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           5690674     13.78%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             41289292                       # Type of FU issued
system.cpu07.iq.rate                         0.500427                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads        165149370                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        52538654                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     39873300                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             41289292                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads        3973424                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads      1695464                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation         7681                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       682163                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        24781                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles              1228115                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                543040                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              849749                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          44605181                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          889359                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts            12373690                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            6213105                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts          1576135                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 7343                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents         7681                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       913781                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect       279985                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts            1193766                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            40476443                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts            11644147                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          812849                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       21534                       # number of nop insts executed
system.cpu07.iew.exec_refs                   17308495                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                8776196                       # Number of branches executed
system.cpu07.iew.exec_stores                  5664348                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.490575                       # Inst execution rate
system.cpu07.iew.wb_sent                     39958342                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    39873300                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                21492109                       # num instructions producing a value
system.cpu07.iew.wb_consumers                26079931                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.483265                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.824086                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       7952117                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls       1523531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts         1157182                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     80900769                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.453070                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.158695                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     63531123     78.53%     78.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     10496915     12.98%     91.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2      2165784      2.68%     94.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       568735      0.70%     94.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4      1399999      1.73%     96.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5      2275932      2.81%     99.43% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       221086      0.27%     99.70% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       116699      0.14%     99.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       124496      0.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     80900769                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           36003201                       # Number of instructions committed
system.cpu07.commit.committedOps             36653721                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                     16209168                       # Number of memory references committed
system.cpu07.commit.loads                    10678226                       # Number of loads committed
system.cpu07.commit.membars                    345913                       # Number of memory barriers committed
system.cpu07.commit.branches                  8057185                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                29183204                       # Number of committed integer instructions.
system.cpu07.commit.function_calls             137995                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       20436269     55.75%     55.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          8284      0.02%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      10678226     29.13%     84.91% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      5530942     15.09%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        36653721                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              124496                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                  124503129                       # The number of ROB reads
system.cpu07.rob.rob_writes                  90853160                       # The number of ROB writes
system.cpu07.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      45028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  35983738                       # Number of Instructions Simulated
system.cpu07.committedOps                    36634258                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.292927                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.292927                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.436124                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.436124                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               43346336                       # number of integer regfile reads
system.cpu07.int_regfile_writes              19633029                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads               157853735                       # number of cc regfile reads
system.cpu07.cc_regfile_writes               25258697                       # number of cc regfile writes
system.cpu07.misc_regfile_reads              25969852                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              4572516                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           38593                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         462.754730                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          10204519                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           39062                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          261.239030                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   462.754730                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.903818                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.903818                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        26270925                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       26270925                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      5394480                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       5394480                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      4314852                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      4314852                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data       341943                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       341943                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         3561                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         3561                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      9709332                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        9709332                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      9709332                       # number of overall hits
system.cpu07.dcache.overall_hits::total       9709332                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       824018                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       824018                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       105287                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       105287                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data      1114062                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total      1114062                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data       243442                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       243442                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       929305                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       929305                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       929305                       # number of overall misses
system.cpu07.dcache.overall_misses::total       929305                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  18179847121                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  18179847121                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   3747600611                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   3747600611                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data  29512714353                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total  29512714353                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data   1474583072                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total   1474583072                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data   3127980030                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total   3127980030                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  21927447732                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  21927447732                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  21927447732                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  21927447732                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      6218498                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      6218498                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      4420139                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      4420139                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data      1456005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total      1456005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data       247003                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       247003                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data     10638637                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     10638637                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data     10638637                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     10638637                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.132511                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.132511                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.023820                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.023820                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.765150                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.765150                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.985583                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.985583                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.087352                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.087352                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.087352                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.087352                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 22062.439317                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 22062.439317                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 35594.143731                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 35594.143731                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 26491.087886                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 26491.087886                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6057.225425                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6057.225425                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 23595.534009                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 23595.534009                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 23595.534009                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 23595.534009                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets         1407                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              56                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            55                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     3.017857                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    25.581818                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         3612                       # number of writebacks
system.cpu07.dcache.writebacks::total            3612                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       373058                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       373058                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        51670                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        51670                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data       160606                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total       160606                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       424728                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       424728                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       424728                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       424728                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       450960                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       450960                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        53617                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        53617                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       953456                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       953456                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data       243442                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total       243442                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       504577                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       504577                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       504577                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       504577                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   7950434824                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   7950434824                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   2284474685                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   2284474685                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data  22506152015                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total  22506152015                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data   1219633928                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total   1219633928                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data   2658526470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total   2658526470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  10234909509                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  10234909509                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  10234909509                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  10234909509                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.072519                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.072519                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.012130                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.012130                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.654844                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.654844                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.985583                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.985583                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.047429                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.047429                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.047429                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.047429                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 17630.022228                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 17630.022228                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 42607.282858                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 42607.282858                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 23604.814501                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23604.814501                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5009.956901                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5009.956901                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 20284.138019                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 20284.138019                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 20284.138019                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 20284.138019                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            4194                       # number of replacements
system.cpu07.icache.tags.tagsinuse         434.743314                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           6722503                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            4633                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1451.004317                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   434.743314                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.849108                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.849108                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        13459138                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       13459138                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      6722503                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       6722503                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      6722503                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        6722503                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      6722503                       # number of overall hits
system.cpu07.icache.overall_hits::total       6722503                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4749                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4749                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4749                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4749                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4749                       # number of overall misses
system.cpu07.icache.overall_misses::total         4749                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     75266850                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     75266850                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     75266850                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     75266850                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     75266850                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     75266850                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      6727252                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      6727252                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      6727252                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      6727252                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      6727252                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      6727252                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000706                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000706                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000706                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000706                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000706                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000706                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 15848.989261                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 15848.989261                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 15848.989261                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 15848.989261                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 15848.989261                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 15848.989261                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          115                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          115                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          115                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         4634                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         4634                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         4634                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         4634                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         4634                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         4634                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     60659148                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     60659148                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     60659148                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     60659148                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     60659148                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     60659148                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000689                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000689                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000689                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000689                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 13090.018990                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 13090.018990                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 13090.018990                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 13090.018990                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 13090.018990                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 13090.018990                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups              13946966                       # Number of BP lookups
system.cpu08.branchPred.condPredicted        10025524                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect         1215860                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups           10356106                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               9415108                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           90.913592                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS               1505603                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect           381210                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       82507907                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          7990266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     64488928                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                  13946966                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches         10920711                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    73222779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles               2579413                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2939                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1728                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 7000203                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes              171690                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         82507419                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.823683                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.234739                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               55293935     67.02%     67.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                2623922      3.18%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                8432655     10.22%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3               16156907     19.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           82507419                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.169038                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.781609                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                6791365                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            57058752                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                15219833                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             2145840                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles              1288690                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             999670                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                1404                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             44492424                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1943                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles              1288690                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                8584281                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                765647                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     55118400                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                15553841                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             1193621                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             40951158                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                15710                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                   23                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          48416380                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups           189679421                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       45362406                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            35324276                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps               13092104                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts          1655866                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts      1656006                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 5334246                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            9785290                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           4909924                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         3225383                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores        2816570                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 36256545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           2135459                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                34976805                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           56542                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       8257910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined     16550849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       550192                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     82507419                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.423923                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.865690                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          62931817     76.27%     76.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           9614820     11.65%     87.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           4520361      5.48%     93.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           5440421      6.59%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      82507419                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            21465802     61.37%     61.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               7872      0.02%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.39% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            9145485     26.15%     87.54% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           4357646     12.46%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             34976805                       # Type of FU issued
system.cpu08.iq.rate                         0.423921                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads        152517571                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        46655593                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     33491149                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             34976805                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        2627596                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads      1766475                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation         7865                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       704334                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        25442                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles              1288690                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                537370                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              886299                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          38410324                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          952202                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             9785290                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            4909924                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts          1643278                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 7355                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  55                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents         7865                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       961129                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect       293231                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts            1254360                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            34123396                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             9024238                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          853409                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       18320                       # number of nop insts executed
system.cpu08.iew.exec_refs                   13354365                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                7558409                       # Number of branches executed
system.cpu08.iew.exec_stores                  4330127                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.413577                       # Inst execution rate
system.cpu08.iew.wb_sent                     33579423                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    33491149                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                17536556                       # num instructions producing a value
system.cpu08.iew.wb_consumers                22034370                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.405914                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.795873                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       8260699                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls       1585267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts         1214844                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     80831910                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.373000                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.038994                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     65652916     81.22%     81.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      9614675     11.89%     93.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2      1960844      2.43%     95.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       560910      0.69%     96.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4      1067513      1.32%     97.56% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5      1525156      1.89%     99.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       226569      0.28%     99.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       110669      0.14%     99.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       112658      0.14%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     80831910                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           29534599                       # Number of instructions committed
system.cpu08.commit.committedOps             30150286                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                     12224405                       # Number of memory references committed
system.cpu08.commit.loads                     8018815                       # Number of loads committed
system.cpu08.commit.membars                    359953                       # Number of memory barriers committed
system.cpu08.commit.branches                  6801122                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                23935035                       # Number of committed integer instructions.
system.cpu08.commit.function_calls             128462                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       17918093     59.43%     59.43% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          7788      0.03%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.46% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       8018815     26.60%     86.05% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      4205590     13.95%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        30150286                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              112658                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                  118213763                       # The number of ROB reads
system.cpu08.rob.rob_writes                  78533504                       # The number of ROB writes
system.cpu08.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      45212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  29518407                       # Number of Instructions Simulated
system.cpu08.committedOps                    30134094                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.795134                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.795134                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.357765                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.357765                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               35555813                       # number of integer regfile reads
system.cpu08.int_regfile_writes              17119905                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads               130985937                       # number of cc regfile reads
system.cpu08.cc_regfile_writes               21540492                       # number of cc regfile writes
system.cpu08.misc_regfile_reads              22140764                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              4766701                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           36318                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         463.057284                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           7583869                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           36781                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          206.189853                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   463.057284                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.904409                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.904409                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        21046354                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       21046354                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      4040661                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       4040661                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      2952600                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      2952600                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data       353908                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       353908                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         3350                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         3350                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      6993261                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        6993261                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      6993261                       # number of overall hits
system.cpu08.dcache.overall_hits::total       6993261                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       843424                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       843424                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        97363                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        97363                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data      1164343                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total      1164343                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data       245211                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       245211                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       940787                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       940787                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       940787                       # number of overall misses
system.cpu08.dcache.overall_misses::total       940787                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  18408573652                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  18408573652                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   3405144258                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   3405144258                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data  31070586566                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total  31070586566                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data   1405497536                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total   1405497536                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data   3160922398                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total   3160922398                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  21813717910                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  21813717910                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  21813717910                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  21813717910                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      4884085                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      4884085                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      3049963                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      3049963                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data      1518251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      1518251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data       248561                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       248561                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      7934048                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      7934048                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      7934048                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      7934048                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.172688                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.172688                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.031923                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.031923                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.766898                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.766898                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.986522                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.986522                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.118576                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.118576                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.118576                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.118576                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 21826.001693                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 21826.001693                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 34973.699023                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 34973.699023                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 26685.080398                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 26685.080398                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  5731.788280                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  5731.788280                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 23186.670213                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 23186.670213                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 23186.670213                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 23186.670213                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets         1641                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              63                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            63                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     2.920635                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    26.047619                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3665                       # number of writebacks
system.cpu08.dcache.writebacks::total            3665                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       377718                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       377718                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        48054                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        48054                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data       168663                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total       168663                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       425772                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       425772                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       425772                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       425772                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       465706                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       465706                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        49309                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        49309                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       995680                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       995680                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data       245211                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total       245211                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       515015                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       515015                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       515015                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       515015                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   8174133704                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   8174133704                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   2079435308                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   2079435308                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data  23758870881                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total  23758870881                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data   1149056964                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total   1149056964                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data   2686923602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total   2686923602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  10253569012                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  10253569012                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  10253569012                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  10253569012                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.095352                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.095352                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016167                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016167                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.655807                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.655807                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.986522                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.986522                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.064912                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.064912                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.064912                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.064912                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 17552.133114                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 17552.133114                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 42171.516518                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 42171.516518                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 23861.954525                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23861.954525                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  4685.992733                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  4685.992733                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 19909.262860                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 19909.262860                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 19909.262860                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 19909.262860                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            4286                       # number of replacements
system.cpu08.icache.tags.tagsinuse         428.193871                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           6995343                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4720                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1482.064195                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   428.193871                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.836316                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.836316                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        14005126                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       14005126                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      6995343                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       6995343                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      6995343                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        6995343                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      6995343                       # number of overall hits
system.cpu08.icache.overall_hits::total       6995343                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4860                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4860                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4860                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4860                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4860                       # number of overall misses
system.cpu08.icache.overall_misses::total         4860                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     76382481                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     76382481                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     76382481                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     76382481                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     76382481                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     76382481                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      7000203                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      7000203                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      7000203                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      7000203                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      7000203                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      7000203                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000694                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000694                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15716.559877                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15716.559877                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15716.559877                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15716.559877                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15716.559877                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15716.559877                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          140                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          140                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          140                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4720                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4720                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4720                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4720                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4720                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4720                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     61509013                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     61509013                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     61509013                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     61509013                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     61509013                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     61509013                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13031.570551                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13031.570551                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13031.570551                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13031.570551                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13031.570551                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13031.570551                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups              13708088                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         9896816                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect         1154992                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups           10285608                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               9407744                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           91.465123                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS               1456025                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect           373539                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       82507680                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          7672251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     63735802                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                  13708088                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches         10863769                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    73610781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles               2440753                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2907                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles          802                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 6750470                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes              162966                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         82507119                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.814438                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.230126                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               55583193     67.37%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                2568684      3.11%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                8437514     10.23%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3               15917728     19.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           82507119                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.166143                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.772483                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                6539621                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            57298742                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                15272770                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             2173775                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles              1219304                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             975818                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                1375                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             44784321                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1954                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles              1219304                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                8273721                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                777004                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     55333435                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                15686554                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1214194                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             41415047                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                19986                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          48825318                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups           192213306                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       46198791                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            36363469                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps               12461849                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts          1640127                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts      1640125                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 5285868                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads           10023670                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           5067573                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         3338011                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores        2911169                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 36881182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           2103864                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                35702050                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           61415                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       7913923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined     15834701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       526653                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     82507119                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.432715                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.876563                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          62710896     76.01%     76.01% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           9555606     11.58%     87.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           4575407      5.55%     93.13% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           5665210      6.87%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      82507119                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            21756982     60.94%     60.94% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               8772      0.02%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.96% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            9401752     26.33%     87.30% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           4534544     12.70%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             35702050                       # Type of FU issued
system.cpu09.iq.rate                         0.432712                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads        153972634                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        46904822                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     34306631                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             35702050                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads        2742718                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads      1691409                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation         7984                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       690228                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        24794                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles              1219304                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                544440                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              875753                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          39010800                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          879573                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts            10023670                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            5067573                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts          1627899                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 7846                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents         7984                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       912263                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect       278364                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts            1190627                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            34892432                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             9291660                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          809618                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       25754                       # number of nop insts executed
system.cpu09.iew.exec_refs                   13800419                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                7674730                       # Number of branches executed
system.cpu09.iew.exec_stores                  4508759                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.422899                       # Inst execution rate
system.cpu09.iew.wb_sent                     34385462                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    34306631                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                18136594                       # num instructions producing a value
system.cpu09.iew.wb_consumers                22915007                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.415799                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.791472                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       7916900                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls       1577211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts         1153920                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     80910404                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.384310                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.062127                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     65395404     80.82%     80.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      9821053     12.14%     92.96% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2      1989558      2.46%     95.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       533884      0.66%     96.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4      1038911      1.28%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5      1646960      2.04%     99.40% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       224551      0.28%     99.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       125592      0.16%     99.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       134491      0.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     80910404                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           30413400                       # Number of instructions committed
system.cpu09.commit.committedOps             31094643                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                     12709606                       # Number of memory references committed
system.cpu09.commit.loads                     8332261                       # Number of loads committed
system.cpu09.commit.membars                    351621                       # Number of memory barriers committed
system.cpu09.commit.branches                  6957809                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                24743264                       # Number of committed integer instructions.
system.cpu09.commit.function_calls             147470                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       18376327     59.10%     59.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          8710      0.03%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.13% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       8332261     26.80%     85.92% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      4377345     14.08%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        31094643                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              134491                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                  118981456                       # The number of ROB reads
system.cpu09.rob.rob_writes                  79653763                       # The number of ROB writes
system.cpu09.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      45439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  30389880                       # Number of Instructions Simulated
system.cpu09.committedOps                    31071123                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.714972                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.714972                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.368328                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.368328                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               36609697                       # number of integer regfile reads
system.cpu09.int_regfile_writes              17503568                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads               134219793                       # number of cc regfile reads
system.cpu09.cc_regfile_writes               22013974                       # number of cc regfile writes
system.cpu09.misc_regfile_reads              22559167                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              4786356                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           39895                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         466.041949                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           7516237                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           40346                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          186.294478                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   466.041949                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.910238                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.910238                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        21712681                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       21712681                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      4207029                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       4207029                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      3101493                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      3101493                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       352916                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       352916                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         3422                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         3422                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      7308522                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        7308522                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      7308522                       # number of overall hits
system.cpu09.dcache.overall_hits::total       7308522                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       826393                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       826393                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       111461                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       111461                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data      1163782                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total      1163782                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data       260413                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       260413                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       937854                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       937854                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       937854                       # number of overall misses
system.cpu09.dcache.overall_misses::total       937854                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  18311543666                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  18311543666                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   4009088192                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   4009088192                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data  30542250051                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total  30542250051                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data   1478165172                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total   1478165172                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data   3447528627                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total   3447528627                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  22320631858                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  22320631858                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  22320631858                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  22320631858                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      5033422                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      5033422                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      3212954                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      3212954                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data      1516698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total      1516698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data       263835                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       263835                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      8246376                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      8246376                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      8246376                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      8246376                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.164181                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.164181                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.034691                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.034691                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.767313                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.767313                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.987030                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.987030                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.113729                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.113729                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.113729                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.113729                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 22158.396388                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 22158.396388                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 35968.528831                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 35968.528831                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 26243.961542                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 26243.961542                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5676.234182                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5676.234182                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 23799.687220                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 23799.687220                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 23799.687220                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 23799.687220                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets         1224                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              47                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets            49                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     3.723404                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    24.979592                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         4517                       # number of writebacks
system.cpu09.dcache.writebacks::total            4517                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       373433                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       373433                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        54104                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        54104                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data       162742                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total       162742                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       427537                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       427537                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       427537                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       427537                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       452960                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       452960                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        57357                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        57357                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data      1001040                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total      1001040                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data       260413                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total       260413                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       510317                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       510317                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       510317                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       510317                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   8058869567                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   8058869567                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   2461836497                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   2461836497                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data  23285195818                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total  23285195818                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data   1234762328                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total   1234762328                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data   2916037373                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total   2916037373                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  10520706064                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  10520706064                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  10520706064                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  10520706064                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.089990                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.089990                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.017852                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.017852                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.660013                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.660013                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.987030                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.987030                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.061884                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.061884                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.061884                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.061884                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 17791.570044                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 17791.570044                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 42921.291159                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 42921.291159                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 23261.004373                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23261.004373                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4741.554101                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4741.554101                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 20616.021148                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 20616.021148                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 20616.021148                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 20616.021148                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2939                       # number of replacements
system.cpu09.icache.tags.tagsinuse         412.921398                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           6747008                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3355                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2011.030700                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   412.921398                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.806487                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.806487                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        13504295                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       13504295                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      6747008                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       6747008                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      6747008                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        6747008                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      6747008                       # number of overall hits
system.cpu09.icache.overall_hits::total       6747008                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         3462                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         3462                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         3462                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         3462                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         3462                       # number of overall misses
system.cpu09.icache.overall_misses::total         3462                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     54271485                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     54271485                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     54271485                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     54271485                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     54271485                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     54271485                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      6750470                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      6750470                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      6750470                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      6750470                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      6750470                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      6750470                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000513                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000513                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000513                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15676.338821                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15676.338821                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15676.338821                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15676.338821                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15676.338821                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15676.338821                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          107                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          107                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          107                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3355                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3355                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3355                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3355                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3355                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3355                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     43510008                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     43510008                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     43510008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     43510008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     43510008                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     43510008                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000497                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000497                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000497                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000497                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000497                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000497                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 12968.705812                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 12968.705812                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 12968.705812                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 12968.705812                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 12968.705812                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 12968.705812                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups              15099213                       # Number of BP lookups
system.cpu10.branchPred.condPredicted        11213067                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect         1172922                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups           11580801                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits              10678553                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           92.209105                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS               1490479                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect           368864                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       82507455                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          7819539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     70395327                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                  15099213                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches         12169032                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    73436294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles               2494195                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2923                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1118                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 6852087                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes              167094                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         82506972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.895594                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.259957                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               52940669     64.17%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                2545597      3.09%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                9714978     11.77%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               17305728     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           82506972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.183004                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.853200                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                6589550                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            54634864                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                17980704                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             2052871                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles              1246060                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             995284                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                1413                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             51183922                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1848                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles              1246060                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                8302721                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                788289                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     52725703                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                18299529                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             1141747                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             47795432                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                18927                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   26                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   16                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          55005193                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups           222587913                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       53701795                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            42287376                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps               12717817                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts          1581143                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts      1581499                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 5104810                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads           12637063                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           6336829                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads         4674824                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores        4268964                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 43276221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded           2041284                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                41993606                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           65263                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       8062638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined     16168722                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       526444                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     82506972                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.508970                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.952451                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          60369915     73.17%     73.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           9537561     11.56%     84.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           5342443      6.48%     91.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           7257053      8.80%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      82506972                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            24143971     57.49%     57.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               8475      0.02%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.51% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           12028867     28.64%     86.16% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           5812293     13.84%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             41993606                       # Type of FU issued
system.cpu10.iq.rate                         0.508967                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads        166559447                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        53385748                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     40552816                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             41993606                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads        4106612                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads      1707585                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation         7670                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       684863                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        24958                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles              1246060                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                559305                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              848068                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          45337516                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          902551                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts            12637063                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            6336829                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts          1567953                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 8131                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents         7670                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       926054                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect       283428                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts            1209482                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            41172629                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts            11911867                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          820977                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       20011                       # number of nop insts executed
system.cpu10.iew.exec_refs                   17698272                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                8913811                       # Number of branches executed
system.cpu10.iew.exec_stores                  5786405                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.499017                       # Inst execution rate
system.cpu10.iew.wb_sent                     40641622                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    40552816                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                21854195                       # num instructions producing a value
system.cpu10.iew.wb_consumers                26435116                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.491505                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.826711                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       8065468                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls       1514840                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts         1171885                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     80875891                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.460863                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.165844                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     63270230     78.23%     78.23% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     10583875     13.09%     91.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2      2145642      2.65%     93.97% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       641093      0.79%     94.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4      1519544      1.88%     96.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5      2256663      2.79%     99.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       220822      0.27%     99.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       116339      0.14%     99.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       121683      0.15%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     80875891                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           36620312                       # Number of instructions committed
system.cpu10.commit.committedOps             37272698                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                     16581444                       # Number of memory references committed
system.cpu10.commit.loads                    10929478                       # Number of loads committed
system.cpu10.commit.membars                    347105                       # Number of memory barriers committed
system.cpu10.commit.branches                  8183055                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                29678118                       # Number of committed integer instructions.
system.cpu10.commit.function_calls             137553                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       20682914     55.49%     55.49% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          8340      0.02%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.51% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      10929478     29.32%     84.84% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      5651966     15.16%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        37272698                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              121683                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                  125171142                       # The number of ROB reads
system.cpu10.rob.rob_writes                  92343155                       # The number of ROB writes
system.cpu10.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      45664                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  36602481                       # Number of Instructions Simulated
system.cpu10.committedOps                    37254867                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.254149                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.254149                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.443626                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.443626                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               44129729                       # number of integer regfile reads
system.cpu10.int_regfile_writes              19919023                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads               160675619                       # number of cc regfile reads
system.cpu10.cc_regfile_writes               25624326                       # number of cc regfile writes
system.cpu10.misc_regfile_reads              26368459                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              4522376                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           38279                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         467.000162                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          10481194                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           38745                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          270.517331                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   467.000162                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.912110                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.912110                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        26786347                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       26786347                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      5536446                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5536446                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      4448740                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      4448740                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data       339630                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       339630                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         3679                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         3679                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      9985186                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        9985186                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      9985186                       # number of overall hits
system.cpu10.dcache.overall_hits::total       9985186                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       832517                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       832517                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       105543                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       105543                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data      1102239                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total      1102239                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data       238158                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       238158                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       938060                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       938060                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       938060                       # number of overall misses
system.cpu10.dcache.overall_misses::total       938060                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  18393695017                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  18393695017                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   3754213001                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   3754213001                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data  29312659135                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total  29312659135                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data   1486297118                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total   1486297118                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data   3007078344                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total   3007078344                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  22147908018                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  22147908018                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  22147908018                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  22147908018                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      6368963                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      6368963                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      4554283                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      4554283                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data      1441869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      1441869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data       241837                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       241837                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data     10923246                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     10923246                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data     10923246                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     10923246                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.130715                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.130715                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.023174                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.023174                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.764452                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.764452                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.984787                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.984787                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.085877                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.085877                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.085877                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.085877                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 22094.077379                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 22094.077379                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 35570.459443                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 35570.459443                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 26593.741589                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 26593.741589                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  6240.802820                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6240.802820                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 23610.331981                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 23610.331981                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 23610.331981                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 23610.331981                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         1490                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              62                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            57                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     3.532258                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    26.140351                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         3684                       # number of writebacks
system.cpu10.dcache.writebacks::total            3684                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       376201                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       376201                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        52151                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        52151                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data       161407                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total       161407                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       428352                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       428352                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       428352                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       428352                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       456316                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       456316                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        53392                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        53392                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       940832                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       940832                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data       238158                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total       238158                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       509708                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       509708                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       509708                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       509708                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   8048964805                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   8048964805                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   2288904418                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   2288904418                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data  22319819807                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total  22319819807                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data   1221991382                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total   1221991382                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data   2562727156                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total   2562727156                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  10337869223                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  10337869223                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  10337869223                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  10337869223                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.071647                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.071647                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.011723                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.011723                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.652509                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.652509                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.984787                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.984787                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.046663                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.046663                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.046663                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.046663                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 17639.015079                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 17639.015079                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 42869.801056                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 42869.801056                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 23723.491343                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23723.491343                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  5131.011270                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  5131.011270                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20281.944217                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20281.944217                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20281.944217                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20281.944217                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            4775                       # number of replacements
system.cpu10.icache.tags.tagsinuse         417.532120                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           6846788                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            5199                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1316.943258                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   417.532120                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.815492                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.815492                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        13709373                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       13709373                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      6846788                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       6846788                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      6846788                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        6846788                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      6846788                       # number of overall hits
system.cpu10.icache.overall_hits::total       6846788                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         5299                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         5299                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         5299                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         5299                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         5299                       # number of overall misses
system.cpu10.icache.overall_misses::total         5299                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     83676474                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     83676474                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     83676474                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     83676474                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     83676474                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     83676474                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      6852087                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      6852087                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      6852087                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      6852087                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      6852087                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      6852087                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000773                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000773                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000773                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000773                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000773                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000773                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 15790.993395                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 15790.993395                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 15790.993395                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 15790.993395                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 15790.993395                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 15790.993395                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          100                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          100                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          100                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         5199                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         5199                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         5199                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         5199                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         5199                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         5199                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     67681015                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     67681015                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     67681015                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     67681015                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     67681015                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     67681015                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000759                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000759                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000759                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000759                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000759                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000759                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13018.083285                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13018.083285                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13018.083285                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13018.083285                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13018.083285                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13018.083285                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups              14243180                       # Number of BP lookups
system.cpu11.branchPred.condPredicted        10224187                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect         1226665                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups           10658354                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               9667912                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           90.707364                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS               1520208                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect           380916                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       82507260                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          8082741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     65787087                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                  14243180                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches         11188120                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    73116398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles               2604961                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2924                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2179                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 7068829                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes              173275                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         82506723                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.840078                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.241252                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               54759066     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                2635904      3.19%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                8659110     10.50%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               16452643     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           82506723                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.172629                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.797349                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                6849146                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            56477508                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                15751820                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             2123832                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles              1301493                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved            1037978                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                1308                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             45793503                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1818                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles              1301493                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                8630876                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                785238                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     54538351                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                16070345                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             1177496                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             42247673                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                15477                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          49622780                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups           195728006                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       46875109                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            36435107                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps               13187673                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts          1641642                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts      1641586                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 5302611                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads           10230370                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           5137780                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         3432643                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores        3015835                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 37543143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           2117003                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                36230232                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           58706                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       8376723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined     16735164                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       551300                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     82506723                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.439119                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.881681                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          62452211     75.69%     75.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           9611401     11.65%     87.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           4710502      5.71%     93.05% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           5732609      6.95%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      82506723                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            22043469     60.84%     60.84% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               8380      0.02%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.87% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            9596322     26.49%     87.35% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           4582061     12.65%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             36230232                       # Type of FU issued
system.cpu11.iq.rate                         0.439116                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads        155025893                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        48042227                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     34720007                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             36230232                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        2832204                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads      1786440                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation         7601                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       720853                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        26668                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles              1301493                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                554539                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              875947                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          39682517                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          954440                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts            10230370                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            5137780                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts          1628370                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 7421                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents         7601                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       968010                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect       296174                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts            1264184                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            35369728                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             9471844                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          860504                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       22371                       # number of nop insts executed
system.cpu11.iew.exec_refs                   14025048                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                7793693                       # Number of branches executed
system.cpu11.iew.exec_stores                  4553204                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.428686                       # Inst execution rate
system.cpu11.iew.wb_sent                     34811621                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    34720007                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                18257407                       # num instructions producing a value
system.cpu11.iew.wb_consumers                22857030                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.420812                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.798766                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       8379178                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls       1565703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts         1225678                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     80809353                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.387382                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.060401                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     65238089     80.73%     80.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      9739779     12.05%     92.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2      2019503      2.50%     95.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       574731      0.71%     95.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4      1186480      1.47%     97.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5      1597136      1.98%     99.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       225332      0.28%     99.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       108867      0.13%     99.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       119436      0.15%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     80809353                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           30655148                       # Number of instructions committed
system.cpu11.commit.committedOps             31304127                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                     12860857                       # Number of memory references committed
system.cpu11.commit.loads                     8443930                       # Number of loads committed
system.cpu11.commit.membars                    358698                       # Number of memory barriers committed
system.cpu11.commit.branches                  7020499                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                24885305                       # Number of committed integer instructions.
system.cpu11.commit.function_calls             139761                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       18434969     58.89%     58.89% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          8301      0.03%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       8443930     26.97%     85.89% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      4416927     14.11%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        31304127                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              119436                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                  119429344                       # The number of ROB reads
system.cpu11.rob.rob_writes                  81102271                       # The number of ROB writes
system.cpu11.timesIdled                           208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      45859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  30634444                       # Number of Instructions Simulated
system.cpu11.committedOps                    31283423                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.693284                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.693284                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.371294                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.371294                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               36984281                       # number of integer regfile reads
system.cpu11.int_regfile_writes              17678106                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads               135958930                       # number of cc regfile reads
system.cpu11.cc_regfile_writes               22150902                       # number of cc regfile writes
system.cpu11.misc_regfile_reads              22798197                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              4669359                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           37445                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         465.161485                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           7894427                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           37929                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          208.136966                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   465.161485                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.908519                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.908519                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        21966792                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       21966792                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      4299417                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       4299417                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      3177908                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      3177908                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data       356253                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       356253                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         3585                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         3585                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      7477325                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        7477325                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      7477325                       # number of overall hits
system.cpu11.dcache.overall_hits::total       7477325                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       850058                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       850058                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       103829                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       103829                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data      1140575                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total      1140575                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data       241596                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       241596                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       953887                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       953887                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       953887                       # number of overall misses
system.cpu11.dcache.overall_misses::total       953887                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  18699090994                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  18699090994                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   3666074534                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   3666074534                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data  30467240992                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total  30467240992                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data   1498718066                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total   1498718066                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data   3055702018                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total   3055702018                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  22365165528                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  22365165528                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  22365165528                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  22365165528                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      5149475                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      5149475                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      3281737                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      3281737                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data      1496828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      1496828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data       245181                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       245181                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      8431212                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      8431212                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      8431212                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      8431212                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.165077                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.165077                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.031638                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.031638                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.761995                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.761995                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.985378                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.985378                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.113138                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.113138                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.113138                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.113138                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 21997.429580                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 21997.429580                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 35308.772443                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 35308.772443                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 26712.176746                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 26712.176746                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6203.405959                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6203.405959                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 23446.346924                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 23446.346924                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 23446.346924                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 23446.346924                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          633                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              61                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            28                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     3.295082                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    22.607143                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         3645                       # number of writebacks
system.cpu11.dcache.writebacks::total            3645                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       380583                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       380583                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        51423                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        51423                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data       167263                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total       167263                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       432006                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       432006                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       432006                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       432006                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       469475                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       469475                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        52406                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        52406                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       973312                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       973312                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data       241596                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total       241596                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       521881                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       521881                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       521881                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       521881                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   8279417987                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   8279417987                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   2225653695                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   2225653695                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data  23276536278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total  23276536278                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data   1232071934                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total   1232071934                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data   2603415982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total   2603415982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  10505071682                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  10505071682                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  10505071682                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  10505071682                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.091169                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.091169                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.015969                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.015969                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.650250                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.650250                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.985378                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.985378                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.061899                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.061899                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.061899                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.061899                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 17635.482160                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 17635.482160                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 42469.444243                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 42469.444243                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 23914.773760                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23914.773760                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5099.719921                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5099.719921                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 20129.247246                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 20129.247246                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 20129.247246                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 20129.247246                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            5827                       # number of replacements
system.cpu11.icache.tags.tagsinuse         427.540513                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           7062457                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            6262                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1127.827691                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   427.540513                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.835040                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.835040                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        14143920                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       14143920                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      7062457                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       7062457                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      7062457                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        7062457                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      7062457                       # number of overall hits
system.cpu11.icache.overall_hits::total       7062457                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         6372                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6372                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         6372                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6372                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         6372                       # number of overall misses
system.cpu11.icache.overall_misses::total         6372                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    100812983                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    100812983                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    100812983                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    100812983                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    100812983                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    100812983                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      7068829                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      7068829                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      7068829                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      7068829                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      7068829                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      7068829                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000901                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000901                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000901                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000901                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000901                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000901                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15821.246547                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15821.246547                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15821.246547                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15821.246547                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15821.246547                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15821.246547                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          110                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          110                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          110                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         6262                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         6262                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         6262                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         6262                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         6262                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         6262                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     81738516                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     81738516                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     81738516                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     81738516                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     81738516                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     81738516                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000886                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000886                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000886                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000886                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000886                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000886                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 13053.100607                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 13053.100607                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 13053.100607                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 13053.100607                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 13053.100607                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 13053.100607                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups              15110607                       # Number of BP lookups
system.cpu12.branchPred.condPredicted        11151904                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect         1242865                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups           11328153                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits              10330336                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           91.191706                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS               1502489                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect           382024                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       82507022                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          8325758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     69912781                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                  15110607                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches         11832825                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    72851946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles               2649541                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2925                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles          786                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 7298747                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes              175967                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         82506186                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.889093                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.259950                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               53210304     64.49%     64.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                2596796      3.15%     67.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                9338419     11.32%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               17360667     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           82506186                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.183143                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.847356                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                6956514                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            54845960                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                17329483                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles             2047556                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles              1323748                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved            1049190                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                1314                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             49560710                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1910                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles              1323748                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                8743969                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                820156                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     52916684                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                17569250                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             1129454                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             45961430                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                16840                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                    4                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          53461494                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups           212893307                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       50895016                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            39757143                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps               13704351                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts          1593439                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts      1593606                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 5169845                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads           11605007                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           5779579                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         4092596                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores        3684493                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 41230069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded           2071659                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                39769254                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           61961                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       8610870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined     17221233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       546892                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     82506186                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.482015                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.924996                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          61118828     74.08%     74.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           9620497     11.66%     85.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           5151826      6.24%     91.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           6615035      8.02%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      82506186                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            23535787     59.18%     59.18% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               8960      0.02%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.20% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           10978130     27.60%     86.81% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           5246377     13.19%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             39769254                       # Type of FU issued
system.cpu12.iq.rate                         0.482011                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads        162106655                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        51918031                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     38220223                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             39769254                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads        3510989                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads      1814240                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses          202                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation         7643                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       706728                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        28566                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          214                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles              1323748                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                582183                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              857867                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          43321723                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          984498                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts            11605007                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            5779579                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts          1579776                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 8189                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents         7643                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       981894                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect       299762                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts            1281656                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            38891642                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts            10845237                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          877612                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       19995                       # number of nop insts executed
system.cpu12.iew.exec_refs                   16061426                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                8482636                       # Number of branches executed
system.cpu12.iew.exec_stores                  5216189                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.471374                       # Inst execution rate
system.cpu12.iew.wb_sent                     38320290                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    38220223                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                20345438                       # num instructions producing a value
system.cpu12.iew.wb_consumers                25144729                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.463236                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.809133                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       8613855                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls       1524767                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts         1241843                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     80766449                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.429739                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.123850                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     64099444     79.36%     79.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     10094502     12.50%     91.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2      2150326      2.66%     94.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       617100      0.76%     95.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4      1387114      1.72%     97.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      1955342      2.42%     99.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       226758      0.28%     99.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       110594      0.14%     99.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       125269      0.16%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     80766449                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           34019638                       # Number of instructions committed
system.cpu12.commit.committedOps             34708478                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                     14863618                       # Number of memory references committed
system.cpu12.commit.loads                     9790767                       # Number of loads committed
system.cpu12.commit.membars                    358233                       # Number of memory barriers committed
system.cpu12.commit.branches                  7689990                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                27631900                       # Number of committed integer instructions.
system.cpu12.commit.function_calls             144832                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       19836042     57.15%     57.15% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          8818      0.03%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.18% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       9790767     28.21%     85.38% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      5072851     14.62%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        34708478                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              125269                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                  122941141                       # The number of ROB reads
system.cpu12.rob.rob_writes                  88423270                       # The number of ROB writes
system.cpu12.timesIdled                           222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      46097                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  34002018                       # Number of Instructions Simulated
system.cpu12.committedOps                    34690858                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.426533                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.426533                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.412111                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.412111                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               41069684                       # number of integer regfile reads
system.cpu12.int_regfile_writes              19087295                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads               150484566                       # number of cc regfile reads
system.cpu12.cc_regfile_writes               24272179                       # number of cc regfile writes
system.cpu12.misc_regfile_reads              24785483                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              4480535                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           40738                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         471.070827                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9287557                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           41191                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          225.475395                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   471.070827                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.920060                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.920060                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        24683506                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       24683506                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      5036548                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5036548                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      3875090                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3875090                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data       346243                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       346243                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         4291                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         4291                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      8911638                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        8911638                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      8911638                       # number of overall hits
system.cpu12.dcache.overall_hits::total       8911638                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       863607                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       863607                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       109068                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       109068                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data      1093672                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total      1093672                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data       230954                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       230954                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       972675                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       972675                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       972675                       # number of overall misses
system.cpu12.dcache.overall_misses::total       972675                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  19059519091                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  19059519091                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   3880747838                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   3880747838                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data  29474320816                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total  29474320816                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data   1566594503                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total   1566594503                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data   2791832460                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total   2791832460                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  22940266929                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  22940266929                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  22940266929                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  22940266929                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      5900155                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      5900155                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      3984158                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3984158                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data      1439915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      1439915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data       235245                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       235245                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      9884313                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      9884313                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      9884313                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9884313                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.146370                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.146370                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.027375                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.027375                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.759539                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.759539                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.981759                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.981759                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.098406                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.098406                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.098406                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.098406                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 22069.667211                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 22069.667211                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 35580.993857                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 35580.993857                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 26949.872371                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 26949.872371                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6783.145141                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6783.145141                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 23584.719386                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 23584.719386                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 23584.719386                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 23584.719386                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         2812                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              55                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           113                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     3.727273                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    24.884956                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         3898                       # number of writebacks
system.cpu12.dcache.writebacks::total            3898                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       386833                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       386833                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        54150                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        54150                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data       166492                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total       166492                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       440983                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       440983                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       440983                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       440983                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       476774                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       476774                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        54918                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        54918                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       927180                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       927180                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data       230954                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total       230954                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       531692                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       531692                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       531692                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       531692                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   8407744554                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   8407744554                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   2370628624                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   2370628624                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data  22406054079                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total  22406054079                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data   1278244997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total   1278244997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data   2393251540                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total   2393251540                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  10778373178                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  10778373178                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  10778373178                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  10778373178                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.080807                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.080807                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.013784                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.013784                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.643913                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.643913                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.981759                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.981759                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.053791                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.053791                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.053791                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.053791                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 17634.654058                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 17634.654058                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 43166.696238                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 43166.696238                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 24165.808235                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24165.808235                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5534.630260                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5534.630260                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 20271.836285                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 20271.836285                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 20271.836285                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 20271.836285                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            4902                       # number of replacements
system.cpu12.icache.tags.tagsinuse         423.298190                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           7293309                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            5335                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1367.068229                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   423.298190                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.826754                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.826754                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        14602829                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       14602829                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      7293309                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       7293309                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      7293309                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        7293309                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      7293309                       # number of overall hits
system.cpu12.icache.overall_hits::total       7293309                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         5438                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         5438                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         5438                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         5438                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         5438                       # number of overall misses
system.cpu12.icache.overall_misses::total         5438                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     86220448                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     86220448                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     86220448                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     86220448                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     86220448                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     86220448                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      7298747                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      7298747                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      7298747                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      7298747                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      7298747                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      7298747                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000745                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000745                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15855.176168                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15855.176168                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15855.176168                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15855.176168                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15855.176168                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15855.176168                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          103                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          103                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          103                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         5335                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         5335                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         5335                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         5335                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         5335                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         5335                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     69806041                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     69806041                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     69806041                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     69806041                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     69806041                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     69806041                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000731                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000731                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 13084.543768                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 13084.543768                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 13084.543768                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 13084.543768                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 13084.543768                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 13084.543768                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups              14310185                       # Number of BP lookups
system.cpu13.branchPred.condPredicted        10623116                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect         1135216                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups           10996814                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits              10113133                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           91.964209                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS               1414159                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect           364071                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       82506833                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          7451294                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     66694179                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                  14310185                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches         11527292                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    73851624                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles               2397901                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2926                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1510                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 6533503                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes              157807                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         82506305                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.847708                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.241682                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               54474882     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                2489052      3.02%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                9174923     11.12%     80.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               16367448     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           82506305                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.173442                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.808347                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                6377766                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            56184449                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                16618549                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             2124688                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles              1197927                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             937500                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                1376                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             47949827                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1881                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles              1197927                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                8078773                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                728665                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     54289735                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                17021556                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             1186723                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             44639653                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                15022                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   21                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   14                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          51860098                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups           208018753                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       50187548                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            39709856                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps               12150242                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts          1618473                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts      1618649                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 5183114                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads           11556291                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           5831098                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         4166843                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores        3770077                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 40199627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded           2072395                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                39079334                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           55373                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       7684845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined     15386573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       521070                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     82506305                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.473653                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.919233                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          61466978     74.50%     74.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           9533122     11.55%     86.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           4972403      6.03%     92.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3           6533802      7.92%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      82506305                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            22811120     58.37%     58.37% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               8011      0.02%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.39% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           10951702     28.02%     86.42% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           5308501     13.58%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             39079334                       # Type of FU issued
system.cpu13.iq.rate                         0.473650                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads        160720346                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        49962670                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     37711829                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             39079334                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        3592862                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads      1645071                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         7929                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       663908                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        21646                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles              1197927                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                511894                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              858728                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          42292920                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          875137                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts            11556291                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            5831098                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts          1606150                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 6517                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         7929                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       896872                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect       273598                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts            1170470                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            38285158                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts            10842895                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          794176                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       20898                       # number of nop insts executed
system.cpu13.iew.exec_refs                   16128078                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                8348475                       # Number of branches executed
system.cpu13.iew.exec_stores                  5285183                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.464024                       # Inst execution rate
system.cpu13.iew.wb_sent                     37788959                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    37711829                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                20206184                       # num instructions producing a value
system.cpu13.iew.wb_consumers                24626145                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.457075                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.820518                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       7687617                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls       1551325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts         1134193                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     80950036                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.427499                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.120686                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     64189355     79.30%     79.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     10355131     12.79%     92.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2      2052451      2.54%     94.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       565351      0.70%     95.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4      1283664      1.59%     96.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      2055781      2.54%     99.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       217282      0.27%     99.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       115432      0.14%     99.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       115589      0.14%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     80950036                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           33989783                       # Number of instructions committed
system.cpu13.commit.committedOps             34606075                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                     15078410                       # Number of memory references committed
system.cpu13.commit.loads                     9911220                       # Number of loads committed
system.cpu13.commit.membars                    343750                       # Number of memory barriers committed
system.cpu13.commit.branches                  7653261                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                27524541                       # Number of committed integer instructions.
system.cpu13.commit.function_calls             131005                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       19519714     56.41%     56.41% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          7951      0.02%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.43% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       9911220     28.64%     85.07% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      5167190     14.93%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        34606075                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              115589                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                  122343953                       # The number of ROB reads
system.cpu13.rob.rob_writes                  86176836                       # The number of ROB writes
system.cpu13.timesIdled                           182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      46286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  33970885                       # Number of Instructions Simulated
system.cpu13.committedOps                    34587177                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.428751                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.428751                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.411734                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.411734                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               40861147                       # number of integer regfile reads
system.cpu13.int_regfile_writes              18686472                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads               149050703                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               24084369                       # number of cc regfile writes
system.cpu13.misc_regfile_reads              24808581                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              4730872                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           33225                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         461.003163                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           9391535                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           33693                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          278.738462                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   461.003163                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.900397                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.900397                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        24694658                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       24694658                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      4952498                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       4952498                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      3917727                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      3917727                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data       342727                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       342727                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         3355                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         3355                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      8870225                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        8870225                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      8870225                       # number of overall hits
system.cpu13.dcache.overall_hits::total       8870225                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       804351                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       804351                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       101374                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       101374                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data      1154598                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total      1154598                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data       254128                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       254128                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       905725                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       905725                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       905725                       # number of overall misses
system.cpu13.dcache.overall_misses::total       905725                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  17864032833                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  17864032833                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   3634748867                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   3634748867                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data  30249148168                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total  30249148168                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data   1371190146                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total   1371190146                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data   3411045453                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total   3411045453                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  21498781700                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  21498781700                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  21498781700                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  21498781700                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      5756849                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5756849                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      4019101                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      4019101                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data      1497325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      1497325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data       257483                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       257483                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      9775950                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      9775950                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      9775950                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      9775950                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.139721                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.139721                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.025223                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.025223                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.771107                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.771107                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.986970                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.986970                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.092648                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.092648                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.092648                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.092648                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 22209.250480                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 22209.250480                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 35854.843125                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 35854.843125                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 26198.857237                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 26198.857237                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  5395.667325                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  5395.667325                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 23736.544426                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 23736.544426                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 23736.544426                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 23736.544426                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         1515                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              55                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            61                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     3.127273                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    24.836066                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         3410                       # number of writebacks
system.cpu13.dcache.writebacks::total            3410                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       365851                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       365851                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        49531                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        49531                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data       160757                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total       160757                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       415382                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       415382                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       415382                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       415382                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       438500                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       438500                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        51843                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        51843                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       993841                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       993841                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data       254128                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total       254128                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       490343                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       490343                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       490343                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       490343                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7778535680                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7778535680                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   2222726811                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   2222726811                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data  23091323507                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total  23091323507                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data   1139256354                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total   1139256354                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data   2886128547                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total   2886128547                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  10001262491                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  10001262491                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  10001262491                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  10001262491                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.076170                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.076170                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.012899                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.012899                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.663744                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.663744                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.986970                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.986970                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.050158                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.050158                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.050158                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.050158                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 17738.963922                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 17738.963922                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 42874.193449                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 42874.193449                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 23234.424326                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23234.424326                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  4483.002086                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  4483.002086                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 20396.462254                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 20396.462254                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 20396.462254                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 20396.462254                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            4219                       # number of replacements
system.cpu13.icache.tags.tagsinuse         424.529911                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           6528750                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4649                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1404.334265                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   424.529911                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.829160                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.829160                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        13071656                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       13071656                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      6528750                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       6528750                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      6528750                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        6528750                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      6528750                       # number of overall hits
system.cpu13.icache.overall_hits::total       6528750                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4753                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4753                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4753                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4753                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4753                       # number of overall misses
system.cpu13.icache.overall_misses::total         4753                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     74521994                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     74521994                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     74521994                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     74521994                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     74521994                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     74521994                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      6533503                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      6533503                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      6533503                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      6533503                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      6533503                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      6533503                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000727                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000727                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000727                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000727                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000727                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000727                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15678.938355                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15678.938355                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15678.938355                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15678.938355                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15678.938355                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15678.938355                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          103                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          103                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          103                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4650                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4650                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4650                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4650                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4650                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4650                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     60165006                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     60165006                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     60165006                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     60165006                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     60165006                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     60165006                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 12938.710968                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 12938.710968                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 12938.710968                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 12938.710968                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 12938.710968                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 12938.710968                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups              13852733                       # Number of BP lookups
system.cpu14.branchPred.condPredicted        10089502                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect         1178804                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups           10387370                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               9470186                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           91.170200                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS               1436695                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect           375203                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       82506646                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          7737045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     64321014                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                  13852733                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches         10906881                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    73519178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles               2491215                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2928                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1376                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 6796658                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes              163709                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         82506135                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.819572                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.232351                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               55426499     67.18%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                2549805      3.09%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                8519564     10.33%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               16010267     19.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           82506135                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.167898                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.779586                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                6607723                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            57153556                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                15340272                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles             2157064                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles              1244592                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             965384                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                1320                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             44862603                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1842                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles              1244592                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                8364433                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                751478                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     55219693                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                15721042                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             1201969                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             41410432                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                16389                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          48884097                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups           192098032                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       46048506                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            36151425                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps               12732672                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts          1649418                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts      1649487                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 5292448                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads           10049830                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           5056106                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         3356213                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores        2945932                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 36836767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded           2117737                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                35615810                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           57657                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       8037965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined     16069415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       538576                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     82506135                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.431675                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.874861                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          62722396     76.02%     76.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           9573227     11.60%     87.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           4588953      5.56%     93.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           5621559      6.81%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      82506135                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            21659967     60.82%     60.82% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               8355      0.02%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            9424923     26.46%     87.30% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           4522565     12.70%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             35615810                       # Type of FU issued
system.cpu14.iq.rate                         0.431672                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads        153795412                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        46998284                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     34194669                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             35615810                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        2769523                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads      1717233                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         8120                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       681396                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        23349                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles              1244592                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                527577                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              875289                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          38974905                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          913585                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts            10049830                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            5056106                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts          1636686                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 6728                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         8120                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       930384                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect       284863                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts            1215247                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            34792226                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             9308558                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          823584                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       20401                       # number of nop insts executed
system.cpu14.iew.exec_refs                   13806400                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                7666266                       # Number of branches executed
system.cpu14.iew.exec_stores                  4497842                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.421690                       # Inst execution rate
system.cpu14.iew.wb_sent                     34275370                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    34194669                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                18032130                       # num instructions producing a value
system.cpu14.iew.wb_consumers                22665995                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.414447                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.795559                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       8040886                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls       1579161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts         1177789                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     80881421                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.382471                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.054275                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     65390308     80.85%     80.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      9812462     12.13%     92.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2      1940604      2.40%     95.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       565912      0.70%     96.08% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4      1141792      1.41%     97.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5      1567385      1.94%     99.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       222807      0.28%     99.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       118739      0.15%     99.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       121412      0.15%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     80881421                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           30290885                       # Number of instructions committed
system.cpu14.commit.committedOps             30934810                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                     12707307                       # Number of memory references committed
system.cpu14.commit.loads                     8332597                       # Number of loads committed
system.cpu14.commit.membars                    353813                       # Number of memory barriers committed
system.cpu14.commit.branches                  6937567                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                24588074                       # Number of committed integer instructions.
system.cpu14.commit.function_calls             135533                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       18219224     58.90%     58.90% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          8279      0.03%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       8332597     26.94%     85.86% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      4374710     14.14%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        30934810                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              121412                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                  118911167                       # The number of ROB reads
system.cpu14.rob.rob_writes                  79611437                       # The number of ROB writes
system.cpu14.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      46473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  30272614                       # Number of Instructions Simulated
system.cpu14.committedOps                    30916539                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.725455                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.725455                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.366911                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.366911                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               36462352                       # number of integer regfile reads
system.cpu14.int_regfile_writes              17385002                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads               133948152                       # number of cc regfile reads
system.cpu14.cc_regfile_writes               22016868                       # number of cc regfile writes
system.cpu14.misc_regfile_reads              22568800                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              4791384                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           37392                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         466.985670                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           6737115                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           37855                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          177.971602                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   466.985670                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.912081                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.912081                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        21692413                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       21692413                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      4192037                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       4192037                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      3107171                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      3107171                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data       351621                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       351621                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         3230                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         3230                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      7299208                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        7299208                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      7299208                       # number of overall hits
system.cpu14.dcache.overall_hits::total       7299208                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       831092                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       831092                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       104796                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       104796                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data      1168941                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total      1168941                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data       257074                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       257074                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       935888                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       935888                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       935888                       # number of overall misses
system.cpu14.dcache.overall_misses::total       935888                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  18362353710                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  18362353710                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   3709639098                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   3709639098                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data  30786529914                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total  30786529914                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data   1428447620                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total   1428447620                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data   3396675967                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total   3396675967                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  22071992808                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  22071992808                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  22071992808                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  22071992808                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      5023129                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      5023129                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      3211967                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      3211967                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data      1520562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      1520562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data       260304                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       260304                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      8235096                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      8235096                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      8235096                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      8235096                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.165453                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.165453                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.032627                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.032627                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.768756                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.768756                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.987591                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.987591                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.113646                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.113646                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.113646                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.113646                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 22094.249144                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 22094.249144                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 35398.670732                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 35398.670732                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 26337.111894                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 26337.111894                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  5556.562002                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  5556.562002                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 23584.010916                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 23584.010916                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 23584.010916                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 23584.010916                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         1839                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              52                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            73                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     3.576923                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    25.191781                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         3689                       # number of writebacks
system.cpu14.dcache.writebacks::total            3689                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       374960                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       374960                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        51468                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        51468                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data       165113                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total       165113                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       426428                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       426428                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       426428                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       426428                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       456132                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       456132                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        53328                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        53328                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data      1003828                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total      1003828                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data       257074                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total       257074                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       509460                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       509460                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       509460                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       509460                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   8091552953                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   8091552953                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   2257823768                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   2257823768                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data  23467436953                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total  23467436953                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data   1184602380                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total   1184602380                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data   2875042533                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total   2875042533                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  10349376721                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  10349376721                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  10349376721                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  10349376721                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.090806                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.090806                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.016603                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.016603                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.660169                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.660169                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.987591                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.987591                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.061864                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.061864                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.061864                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.061864                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 17739.498551                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 17739.498551                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 42338.429493                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 42338.429493                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 23377.946175                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23377.946175                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  4608.020959                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  4608.020959                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20314.404901                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20314.404901                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20314.404901                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20314.404901                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            2974                       # number of replacements
system.cpu14.icache.tags.tagsinuse         417.854158                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           6793129                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3404                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1995.631316                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   417.854158                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.816121                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.816121                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        13596720                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       13596720                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      6793129                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       6793129                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      6793129                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        6793129                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      6793129                       # number of overall hits
system.cpu14.icache.overall_hits::total       6793129                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         3529                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3529                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         3529                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3529                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         3529                       # number of overall misses
system.cpu14.icache.overall_misses::total         3529                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     55243974                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     55243974                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     55243974                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     55243974                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     55243974                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     55243974                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      6796658                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      6796658                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      6796658                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      6796658                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      6796658                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      6796658                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000519                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000519                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000519                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000519                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000519                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000519                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15654.285633                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15654.285633                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15654.285633                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15654.285633                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15654.285633                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15654.285633                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          125                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          125                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          125                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3404                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3404                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3404                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3404                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3404                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3404                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     44211020                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     44211020                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     44211020                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     44211020                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     44211020                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     44211020                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 12987.961222                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 12987.961222                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 12987.961222                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 12987.961222                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 12987.961222                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 12987.961222                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups              14331107                       # Number of BP lookups
system.cpu15.branchPred.condPredicted        10295399                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect         1242055                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups           10595636                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               9650080                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           91.075986                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS               1542482                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect           385699                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       82506425                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          8252520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     66218068                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                  14331107                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches         11192562                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    72931348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles               2637705                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2803                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          384                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 7234353                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes              177530                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         82505908                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.845842                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.244242                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               54596818     66.17%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                2639577      3.20%     69.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                8661176     10.50%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               16608337     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           82505908                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.173697                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.802581                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                6943796                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            56290803                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                15842882                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             2107844                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles              1317780                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved            1039940                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                1364                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             45987452                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1988                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles              1317780                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                8742971                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                802963                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     54344013                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                16129854                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             1165524                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             42396295                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                15469                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          49913996                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups           196148059                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       46871208                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            36447536                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps               13466460                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts          1632093                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts      1632345                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 5295417                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads           10195814                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           5089464                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         3390845                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores        3015997                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 37644920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded           2114834                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                36269510                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           55958                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       8506095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined     17023624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved       554047                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     82505908                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.439599                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.881816                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          62420557     75.66%     75.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           9632597     11.68%     87.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           4721349      5.72%     93.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           5731405      6.95%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      82505908                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            22176616     61.14%     61.14% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               8553      0.02%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.17% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            9554537     26.34%     87.51% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           4529804     12.49%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             36269510                       # Type of FU issued
system.cpu15.iq.rate                         0.439596                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads        155100886                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        48271408                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     34734564                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             36269510                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        2790500                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads      1810685                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         7883                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       718006                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        25695                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles              1317780                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                567522                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              877099                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          39781763                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          973731                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts            10195814                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            5089464                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts          1618734                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 7139                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         7883                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       980783                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect       299817                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts            1280600                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            35392732                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             9425000                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          876778                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       22009                       # number of nop insts executed
system.cpu15.iew.exec_refs                   13927301                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                7801192                       # Number of branches executed
system.cpu15.iew.exec_stores                  4502301                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.428969                       # Inst execution rate
system.cpu15.iew.wb_sent                     34826911                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    34734564                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                18270195                       # num instructions producing a value
system.cpu15.iew.wb_consumers                23003454                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.420992                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.794237                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       8509204                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls       1560787                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts         1240983                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     80783788                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.387124                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.059054                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     65224995     80.74%     80.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      9711486     12.02%     92.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2      2024783      2.51%     95.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       605633      0.75%     96.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4      1192702      1.48%     97.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      1566173      1.94%     99.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       229061      0.28%     99.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       112320      0.14%     99.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       116635      0.14%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     80783788                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           30607377                       # Number of instructions committed
system.cpu15.commit.committedOps             31273310                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                     12756587                       # Number of memory references committed
system.cpu15.commit.loads                     8385129                       # Number of loads committed
system.cpu15.commit.membars                    363017                       # Number of memory barriers committed
system.cpu15.commit.branches                  7015757                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                24865784                       # Number of committed integer instructions.
system.cpu15.commit.function_calls             140512                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       18508238     59.18%     59.18% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          8485      0.03%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.21% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       8385129     26.81%     86.02% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      4371458     13.98%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        31273310                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              116635                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                  119494180                       # The number of ROB reads
system.cpu15.rob.rob_writes                  81325360                       # The number of ROB writes
system.cpu15.timesIdled                           211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      46694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  30587726                       # Number of Instructions Simulated
system.cpu15.committedOps                    31253659                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.697370                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.697370                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.370731                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.370731                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               36913000                       # number of integer regfile reads
system.cpu15.int_regfile_writes              17719533                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads               135832796                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               22209586                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              22727630                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              4625436                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           35158                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         468.562345                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           7964135                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           35650                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          223.397896                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   468.562345                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.915161                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.915161                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        21852877                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       21852877                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      4306503                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       4306503                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3143096                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3143096                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data       355233                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       355233                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         5599                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         5599                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      7449599                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        7449599                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      7449599                       # number of overall hits
system.cpu15.dcache.overall_hits::total       7449599                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       851864                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       851864                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       103261                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       103261                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data      1130429                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total      1130429                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data       232185                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       232185                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       955125                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       955125                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       955125                       # number of overall misses
system.cpu15.dcache.overall_misses::total       955125                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  18943310272                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  18943310272                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   3692426763                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   3692426763                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data  30577838977                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total  30577838977                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data   1465240064                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total   1465240064                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data   2926310958                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total   2926310958                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  22635737035                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  22635737035                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  22635737035                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  22635737035                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      5158367                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      5158367                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3246357                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3246357                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data      1485662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      1485662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data       237784                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       237784                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      8404724                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      8404724                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      8404724                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      8404724                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.165142                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.165142                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.031808                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.031808                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.760892                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.760892                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.976453                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.976453                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.113641                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.113641                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.113641                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.113641                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 22237.481889                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 22237.481889                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 35758.192958                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 35758.192958                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 27049.765157                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 27049.765157                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  6310.657726                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6310.657726                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 23699.240450                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 23699.240450                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 23699.240450                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 23699.240450                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         2073                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            79                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     8.200000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    26.240506                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         3523                       # number of writebacks
system.cpu15.dcache.writebacks::total            3523                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       383163                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       383163                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        50784                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        50784                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data       169743                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total       169743                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       433947                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       433947                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       433947                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       433947                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       468701                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       468701                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        52477                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        52477                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       960686                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       960686                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data       232185                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total       232185                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       521178                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       521178                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       521178                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       521178                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   8398792588                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   8398792588                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   2268625761                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   2268625761                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data  23342444560                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total  23342444560                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data   1195886436                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total   1195886436                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data   2504587042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total   2504587042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  10667418349                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  10667418349                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  10667418349                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  10667418349                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.090862                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.090862                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.016165                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.016165                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.646638                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.646638                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.976453                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.976453                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.062010                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.062010                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.062010                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.062010                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 17919.297352                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 17919.297352                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 43230.858490                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 43230.858490                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 24297.683697                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24297.683697                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  5150.575774                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  5150.575774                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20467.898394                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20467.898394                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20467.898394                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20467.898394                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            4741                       # number of replacements
system.cpu15.icache.tags.tagsinuse         429.630265                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           7229084                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            5176                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1396.654560                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   429.630265                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.839122                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.839122                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        14473882                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       14473882                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      7229084                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       7229084                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      7229084                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        7229084                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      7229084                       # number of overall hits
system.cpu15.icache.overall_hits::total       7229084                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         5269                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         5269                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         5269                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         5269                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         5269                       # number of overall misses
system.cpu15.icache.overall_misses::total         5269                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     83956975                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     83956975                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     83956975                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     83956975                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     83956975                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     83956975                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      7234353                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      7234353                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      7234353                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      7234353                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      7234353                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      7234353                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000728                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000728                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000728                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15934.138356                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15934.138356                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15934.138356                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15934.138356                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15934.138356                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15934.138356                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           93                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           93                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           93                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         5176                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         5176                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         5176                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         5176                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         5176                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         5176                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     68009018                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     68009018                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     68009018                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     68009018                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     68009018                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     68009018                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000715                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000715                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000715                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000715                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13139.300232                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13139.300232                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13139.300232                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13139.300232                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13139.300232                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13139.300232                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups              17158256                       # Number of BP lookups
system.cpu16.branchPred.condPredicted        14504103                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          767354                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups           14782323                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits              14233306                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           96.285990                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS               1002055                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect           250435                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       82503320                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          5374374                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     82512221                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                  17158256                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches         15235361                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    76309498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles               1632637                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles          552                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 4745255                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes              108821                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         82500753                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            1.031643                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.274074                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               46946876     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                4745852      5.75%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2               12058625     14.62%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3               18749400     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           82500753                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.207970                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      1.000108                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                7758194                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            49347744                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                16688955                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             7890473                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               815377                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             732713                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                1117                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             70335765                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1752                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               815377                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles               12102152                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                717531                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     38245759                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                20211182                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles            10408742                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             68121066                       # Number of instructions processed by rename
system.cpu16.rename.IQFullEvents              6394721                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   65                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          73315371                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           322116207                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       79263821                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            64404617                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                8910754                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts          1103735                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts      1104226                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                17259176                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads           22501224                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores          11349789                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         9998101                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        9746689                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 65041165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded           1405113                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                63879997                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued          172722                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       5793918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined     12260140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved       333205                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     82500753                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.774296                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.885689                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          42974143     52.09%     52.09% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1          15969490     19.36%     71.45% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2          22760853     27.59%     99.03% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            796267      0.97%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      82500753                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu               1271511      3.40%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%      3.40% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead             29405200     78.56%     81.96% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite             6751640     18.04%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu            30876275     48.33%     48.33% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               8026      0.01%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.35% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead           22038090     34.50%     82.85% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite          10957606     17.15%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             63879997                       # Type of FU issued
system.cpu16.iq.rate                         0.774272                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                  37428351                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.585917                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads        247861820                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        72243261                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     62936744                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses            101308348                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        9611042                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads      1197052                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation         3071                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       525976                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        25918                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               815377                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                540006                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              587814                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          66467166                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts          541141                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts            22501224                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts           11349789                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts          1094541                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 6854                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents         3071                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       614375                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect       186193                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             800568                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            63266738                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts            21921358                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          613259                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                       20888                       # number of nop insts executed
system.cpu16.iew.exec_refs                   32859813                       # number of memory reference insts executed
system.cpu16.iew.exec_branches               13089902                       # Number of branches executed
system.cpu16.iew.exec_stores                 10938455                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.766839                       # Inst execution rate
system.cpu16.iew.wb_sent                     63004178                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    62936744                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                36121287                       # num instructions producing a value
system.cpu16.iew.wb_consumers                40001450                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.762839                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.902999                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       5796246                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls       1071908                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          766413                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     81367957                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.745640                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.209205                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     47995052     58.99%     58.99% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     21348501     26.24%     85.22% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      4508608      5.54%     90.76% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       483483      0.59%     91.36% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4      6727864      8.27%     99.63% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        93500      0.11%     99.74% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        83536      0.10%     99.84% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        44407      0.05%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        83006      0.10%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     81367957                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           60062436                       # Number of instructions committed
system.cpu16.commit.committedOps             60671235                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                     32127985                       # Number of memory references committed
system.cpu16.commit.loads                    21304172                       # Number of loads committed
system.cpu16.commit.membars                    231192                       # Number of memory barriers committed
system.cpu16.commit.branches                 12588377                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                48539492                       # Number of committed integer instructions.
system.cpu16.commit.function_calls             129479                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu       28535566     47.03%     47.03% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          7684      0.01%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.05% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead      21304172     35.11%     82.16% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite     10823813     17.84%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        60671235                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               83006                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                  147153236                       # The number of ROB reads
system.cpu16.rob.rob_writes                 134088357                       # The number of ROB writes
system.cpu16.timesIdled                           258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      46878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  60043561                       # Number of Instructions Simulated
system.cpu16.committedOps                    60652360                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.374058                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.374058                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.727771                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.727771                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               72304305                       # number of integer regfile reads
system.cpu16.int_regfile_writes              27992965                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads               256961697                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               38659073                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              40777522                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              3261832                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           34058                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         457.519068                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs          19925019                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           34509                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          577.386160                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   457.519068                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.893592                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.893592                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        46236033                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       46236033                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data     10716048                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total      10716048                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      9930921                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      9930921                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data       211617                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       211617                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data         4445                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total         4445                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data     20646969                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total       20646969                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data     20646969                       # number of overall hits
system.cpu16.dcache.overall_hits::total      20646969                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       577177                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       577177                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        97524                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        97524                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       790124                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       790124                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data       206952                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       206952                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       674701                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       674701                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       674701                       # number of overall misses
system.cpu16.dcache.overall_misses::total       674701                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data  13129407926                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total  13129407926                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   3556995983                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   3556995983                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data  19869508713                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total  19869508713                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data   1193614058                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total   1193614058                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data   2880284254                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total   2880284254                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data  16686403909                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total  16686403909                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data  16686403909                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total  16686403909                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data     11293225                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total     11293225                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data     10028445                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     10028445                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data      1001741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      1001741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data       211397                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       211397                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data     21321670                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total     21321670                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data     21321670                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total     21321670                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.051108                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.051108                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.009725                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.009725                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.788751                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.788751                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.978973                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.978973                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.031644                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.031644                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.031644                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.031644                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 22747.628416                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 22747.628416                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 36473.032105                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 36473.032105                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 25147.329676                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 25147.329676                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  5767.588900                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  5767.588900                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 24731.553546                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 24731.553546                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 24731.553546                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 24731.553546                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         1262                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            46                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    11.666667                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    27.434783                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         3192                       # number of writebacks
system.cpu16.dcache.writebacks::total            3192                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data       273449                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       273449                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        47892                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        47892                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data        95218                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        95218                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data       321341                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       321341                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data       321341                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       321341                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data       303728                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       303728                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        49632                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        49632                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       694906                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       694906                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data       206952                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total       206952                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data       353360                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       353360                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data       353360                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       353360                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   5136259503                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   5136259503                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data   2264943767                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   2264943767                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data  15447968501                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total  15447968501                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data   1013181442                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total   1013181442                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data   2445517246                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total   2445517246                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   7401203270                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   7401203270                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   7401203270                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   7401203270                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.026895                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.026895                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.004949                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.693698                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.693698                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.978973                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.978973                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.016573                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.016573                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.016573                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.016573                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 16910.721116                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 16910.721116                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 45634.747078                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 45634.747078                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 22230.299495                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22230.299495                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  4895.731580                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  4895.731580                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 20945.220936                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 20945.220936                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 20945.220936                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 20945.220936                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            2744                       # number of replacements
system.cpu16.icache.tags.tagsinuse         404.076353                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           4742002                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            3152                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         1504.442259                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   404.076353                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.789212                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.789212                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses         9493663                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses        9493663                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      4742002                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       4742002                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      4742002                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        4742002                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      4742002                       # number of overall hits
system.cpu16.icache.overall_hits::total       4742002                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         3253                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         3253                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         3253                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         3253                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         3253                       # number of overall misses
system.cpu16.icache.overall_misses::total         3253                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     55850444                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     55850444                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     55850444                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     55850444                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     55850444                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     55850444                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      4745255                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      4745255                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      4745255                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      4745255                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      4745255                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      4745255                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000686                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000686                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 17168.903781                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 17168.903781                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 17168.903781                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 17168.903781                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 17168.903781                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 17168.903781                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          100                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          100                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          100                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         3153                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         3153                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         3153                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         3153                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         3153                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         3153                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     45305538                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     45305538                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     45305538                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     45305538                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     45305538                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     45305538                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000664                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000664                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000664                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000664                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000664                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000664                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 14369.025690                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 14369.025690                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 14369.025690                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 14369.025690                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 14369.025690                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 14369.025690                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     86119                       # number of replacements
system.l2.tags.tagsinuse                  5234.269761                       # Cycle average of tags in use
system.l2.tags.total_refs                      568907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.197312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2600.762824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      326.922244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       79.101407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       91.025956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      117.934265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       21.717366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      104.051277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        8.910610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      121.231304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       46.862678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       94.498301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       52.049938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      108.962421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       29.850754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      104.027206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       26.703533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       93.836062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       18.496419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       97.103003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       13.977641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      102.948788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       16.078591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      116.344055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst       25.119912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      114.233760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       16.396770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      109.490134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       10.743269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       96.703437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst       15.971928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       87.724148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       33.090126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      117.941927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst      102.449900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data      111.007807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.001800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.001588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.001850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.001663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.001587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.001432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.001482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.001775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.001743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.001671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.001476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.001339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.001800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.001563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.001694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079869                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4992                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.086670                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1549327                       # Number of tag accesses
system.l2.tags.data_accesses                  1549327                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 73                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               3525                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              28161                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               3860                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              24334                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               5358                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              27826                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               3220                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              29737                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               5247                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              28096                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               4299                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              29139                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               4606                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              29995                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               4696                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              28146                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               3340                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              30664                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               5178                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              29840                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               6234                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              28353                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               5305                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              31633                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               4638                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              25734                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               3386                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              29044                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               5140                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              26403                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               3036                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              27222                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  525510                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59280                       # number of Writeback hits
system.l2.Writeback_hits::total                 59280                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  744                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data               38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   265                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  81                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                3525                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               28164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                3860                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               24367                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                5358                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               27831                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3220                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               29760                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                5247                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               28111                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                4299                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               29150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                4606                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               29999                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                4696                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               28205                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                3340                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               30685                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                5178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               29847                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                6234                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               28362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                5305                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               31644                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                4638                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               25741                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                3386                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               29051                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                5140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               26407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                3036                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               27260                       # number of demand (read+write) hits
system.l2.demand_hits::total                   525775                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu00.data                 81                       # number of overall hits
system.l2.overall_hits::cpu01.inst               3525                       # number of overall hits
system.l2.overall_hits::cpu01.data              28164                       # number of overall hits
system.l2.overall_hits::cpu02.inst               3860                       # number of overall hits
system.l2.overall_hits::cpu02.data              24367                       # number of overall hits
system.l2.overall_hits::cpu03.inst               5358                       # number of overall hits
system.l2.overall_hits::cpu03.data              27831                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3220                       # number of overall hits
system.l2.overall_hits::cpu04.data              29760                       # number of overall hits
system.l2.overall_hits::cpu05.inst               5247                       # number of overall hits
system.l2.overall_hits::cpu05.data              28111                       # number of overall hits
system.l2.overall_hits::cpu06.inst               4299                       # number of overall hits
system.l2.overall_hits::cpu06.data              29150                       # number of overall hits
system.l2.overall_hits::cpu07.inst               4606                       # number of overall hits
system.l2.overall_hits::cpu07.data              29999                       # number of overall hits
system.l2.overall_hits::cpu08.inst               4696                       # number of overall hits
system.l2.overall_hits::cpu08.data              28205                       # number of overall hits
system.l2.overall_hits::cpu09.inst               3340                       # number of overall hits
system.l2.overall_hits::cpu09.data              30685                       # number of overall hits
system.l2.overall_hits::cpu10.inst               5178                       # number of overall hits
system.l2.overall_hits::cpu10.data              29847                       # number of overall hits
system.l2.overall_hits::cpu11.inst               6234                       # number of overall hits
system.l2.overall_hits::cpu11.data              28362                       # number of overall hits
system.l2.overall_hits::cpu12.inst               5305                       # number of overall hits
system.l2.overall_hits::cpu12.data              31644                       # number of overall hits
system.l2.overall_hits::cpu13.inst               4638                       # number of overall hits
system.l2.overall_hits::cpu13.data              25741                       # number of overall hits
system.l2.overall_hits::cpu14.inst               3386                       # number of overall hits
system.l2.overall_hits::cpu14.data              29051                       # number of overall hits
system.l2.overall_hits::cpu15.inst               5140                       # number of overall hits
system.l2.overall_hits::cpu15.data              26407                       # number of overall hits
system.l2.overall_hits::cpu16.inst               3036                       # number of overall hits
system.l2.overall_hits::cpu16.data              27260                       # number of overall hits
system.l2.overall_hits::total                  525775                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              357                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              137                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             6028                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             5164                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               44                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             5597                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               94                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             4664                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               56                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             4314                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               45                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             4190                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             4391                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             4153                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             4729                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             4751                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             4758                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             5038                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             3732                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             3887                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             5705                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst              116                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             4182                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 76484                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data         37262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data         28947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data         34191                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data         32569                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data         31543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data         34185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         34115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         30911                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         36953                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         33889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         33150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         35189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         33139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data         33543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data         33970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data         33151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             536710                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data        16997                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data        13309                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data        15143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data        15873                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data        14654                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data        15895                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data        16257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data        14836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data        16884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data        16026                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data        16155                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data        16426                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data        15357                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data        15896                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data        15380                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data        14429                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           249517                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3966                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1084                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               137                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              6246                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              5352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              5802                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              4856                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              4486                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              4348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              4579                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              4321                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              4920                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              4939                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              4943                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              5223                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              3912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              4063                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              5904                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              4372                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80450                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              357                       # number of overall misses
system.l2.overall_misses::cpu00.data             1084                       # number of overall misses
system.l2.overall_misses::cpu01.inst              137                       # number of overall misses
system.l2.overall_misses::cpu01.data             6246                       # number of overall misses
system.l2.overall_misses::cpu02.inst               41                       # number of overall misses
system.l2.overall_misses::cpu02.data             5352                       # number of overall misses
system.l2.overall_misses::cpu03.inst               44                       # number of overall misses
system.l2.overall_misses::cpu03.data             5802                       # number of overall misses
system.l2.overall_misses::cpu04.inst               94                       # number of overall misses
system.l2.overall_misses::cpu04.data             4856                       # number of overall misses
system.l2.overall_misses::cpu05.inst               56                       # number of overall misses
system.l2.overall_misses::cpu05.data             4486                       # number of overall misses
system.l2.overall_misses::cpu06.inst               45                       # number of overall misses
system.l2.overall_misses::cpu06.data             4348                       # number of overall misses
system.l2.overall_misses::cpu07.inst               27                       # number of overall misses
system.l2.overall_misses::cpu07.data             4579                       # number of overall misses
system.l2.overall_misses::cpu08.inst               24                       # number of overall misses
system.l2.overall_misses::cpu08.data             4321                       # number of overall misses
system.l2.overall_misses::cpu09.inst               15                       # number of overall misses
system.l2.overall_misses::cpu09.data             4920                       # number of overall misses
system.l2.overall_misses::cpu10.inst               21                       # number of overall misses
system.l2.overall_misses::cpu10.data             4939                       # number of overall misses
system.l2.overall_misses::cpu11.inst               28                       # number of overall misses
system.l2.overall_misses::cpu11.data             4943                       # number of overall misses
system.l2.overall_misses::cpu12.inst               30                       # number of overall misses
system.l2.overall_misses::cpu12.data             5223                       # number of overall misses
system.l2.overall_misses::cpu13.inst               11                       # number of overall misses
system.l2.overall_misses::cpu13.data             3912                       # number of overall misses
system.l2.overall_misses::cpu14.inst               18                       # number of overall misses
system.l2.overall_misses::cpu14.data             4063                       # number of overall misses
system.l2.overall_misses::cpu15.inst               36                       # number of overall misses
system.l2.overall_misses::cpu15.data             5904                       # number of overall misses
system.l2.overall_misses::cpu16.inst              116                       # number of overall misses
system.l2.overall_misses::cpu16.data             4372                       # number of overall misses
system.l2.overall_misses::total                 80450                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     19083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      7180000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    319173500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2133000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    273480500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2248000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    296399500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4841000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    246960000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      3004000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data    228470500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      2356500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data    221882000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1478500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data    232540500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1200500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data    219955500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       807500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data    250425000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1061000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data    251554000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst      1449500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data    251982500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst      1527000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    266783500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       581500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data    197631000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       924500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data    205872500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1871000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data    302134500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      6063500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data    221415500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4049947000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        52500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       423500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data      1270000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data       318000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu16.data       423000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2276000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     52332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10383499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11107999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10408498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9265499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      8512499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10098499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9023000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10313499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9934000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10675499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data     10191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     213418991                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     19083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     57808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      7180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    331092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    283863999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    307507499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    257368498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    237735999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      2356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    230394499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data    242638999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1200500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data    228978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    260738499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    261686000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    261930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      1527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    276717500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data    207298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    215379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    312809999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      6063500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data    231606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4263365991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     19083500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     57808000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      7180000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    331092500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2133000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    283863999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2248000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    307507499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    257368498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3004000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    237735999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      2356500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    230394499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1478500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data    242638999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1200500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data    228978500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       807500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    260738499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1061000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    261686000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1449500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    261930500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      1527000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    276717500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       581500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data    207298500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       924500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    215379500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1871000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    312809999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      6063500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data    231606500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4263365991                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           3662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          34189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           3901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          29498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           5402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          33423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           3314                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          34401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           5303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          32410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           4344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          33329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           4633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          34386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           4720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          32299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           3355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          35393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           5199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          34591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           6262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          33111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           5335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          36671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           4649                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          29466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           3404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          32931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           5176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          32108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           3152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          31404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              601994                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59280                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59280                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data        37307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data        28990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data        34251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data        32606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data        31583                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data        34225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        34156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        30952                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        37013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        33943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        33200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        35241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        33191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data        33580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data        34025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data        33187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           537454                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data        17000                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data        13311                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data        15143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data        15873                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data        14654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data        15895                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data        16257                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data        14836                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data        16885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data        16033                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data        16155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data        16426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data        15357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data        15896                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data        15380                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data        14429                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         249530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4231                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            1165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            3662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           34410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3901                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           29719                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            5402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           33633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            3314                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           34616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            5303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           32597                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            4344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           33498                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            4633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           34578                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4720                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           32526                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           35605                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            5199                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           34786                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            6262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           33305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            5335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           36867                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4649                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           29653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3404                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           33114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            5176                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           32311                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            3152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           31632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               606225                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           1165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           3662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          34410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3901                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          29719                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           5402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          33633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           3314                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          34616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           5303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          32597                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           4344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          33498                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           4633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          34578                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4720                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          32526                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          35605                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           5199                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          34786                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           6262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          33305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           5335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          36867                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4649                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          29653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3404                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          33114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           5176                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          32311                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           3152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          31632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              606225                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.894737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.580460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.037411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.176314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.010510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.175063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.008145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.167460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.028365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.135577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.010560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.133107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.010359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.125716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.005828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.127697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.005085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.128580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.004471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.133614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.004039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.137348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.004471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.143698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.005623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.137384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.002366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.126654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.005288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.118035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.006955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.177682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.036802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.133168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.127051                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.998794                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.998517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.998248                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.998865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.998733                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.998831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.998800                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.998675                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.998379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.998409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.998494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.998524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.998433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.998898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.998384                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.998915                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998616                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.999850                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.999941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.999563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999948                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.991927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.986425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.850679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.976190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.893023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.919786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.934911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.979167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.740088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.900943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.964103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.953608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.943878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.962567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.961749                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.980296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937367                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.894737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.930472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.037411                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.181517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.010510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.180087                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.008145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.172509                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.028365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.140282                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.010560                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.137620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.010359                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.129799                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.005828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.132425                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.005085                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.132848                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.004471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.138183                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.004039                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.141982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.004471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.148416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.005623                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.141671                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.002366                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.131926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.005288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.122697                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.006955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.182724                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.036802                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.138214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132707                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.894737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.930472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.037411                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.181517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.010510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.180087                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.008145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.172509                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.028365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.140282                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.010560                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.137620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.010359                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.129799                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.005828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.132425                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.005085                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.132848                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.004471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.138183                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.004039                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.141982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.004471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.148416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.005623                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.141671                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.002366                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.131926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.005288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.122697                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.006955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.182724                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.036802                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.138214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132707                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53455.182073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 52408.759124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52948.490378                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 52024.390244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52959.043377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 51090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52956.851885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst        51500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52950.257290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 53642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52960.245712                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 52366.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52955.131265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 54759.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52958.437714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 50020.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52963.038767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 53833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52955.170226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 50523.809524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52947.589981                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 51767.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52959.751997                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        50900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52954.247717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 52863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52955.787781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 51361.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52964.368408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 51972.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52959.596845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 52271.551724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52944.882831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52951.558496                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 17666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data     1.627314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data     1.680246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     1.550388                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data     1.506152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     1.545481                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data     3.197490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.789067                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data    74.719068                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data     7.964535                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data     3.616760                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data    19.842756                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data     3.226592                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data     3.451195                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu16.data    29.315961                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     9.121623                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53237.029502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 54674.311927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 55231.377660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 54185.360976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 54210.927083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 53869.180233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53876.575949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 53715.420213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 53708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 53997.376963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 53893.617021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 53772.972973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53697.297297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 54017.045455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 53645.723618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53636.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53812.151034                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53455.182073                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53328.413284                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 52408.759124                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53008.725584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 52024.390244                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53038.863789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 51090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53000.258359                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst        51500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53000.102554                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 53642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 52995.095631                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 52366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 52988.615225                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 54759.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 52989.517143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 50020.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 52992.015737                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 53833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 52995.629878                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 50523.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 52983.599919                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 51767.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 52990.188145                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        50900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 52980.566724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 52863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 52990.414110                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 51361.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53009.968004                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 51972.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 52982.723408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 52271.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 52974.954254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52993.983729                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53455.182073                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53328.413284                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 52408.759124                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53008.725584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 52024.390244                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53038.863789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 51090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53000.258359                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst        51500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53000.102554                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 53642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 52995.095631                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 52366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 52988.615225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 54759.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 52989.517143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 50020.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 52992.015737                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 53833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 52995.629878                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 50523.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 52983.599919                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 51767.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 52990.188145                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        50900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 52980.566724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 52863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 52990.414110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 51361.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53009.968004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 51972.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 52982.723408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 52271.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 52974.954254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52993.983729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                207                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                1                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       7.961538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11048                       # number of writebacks
system.l2.writebacks::total                     11048                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                217                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 217                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                217                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          356                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         6025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         5163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         5597                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         4664                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         4314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         4188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         4391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         4153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         4729                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         4751                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         4758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         5037                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         3732                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         3887                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         5705                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         4181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            76267                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data        37262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data        28947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data        34191                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data        32569                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data        31543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data        34185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        34115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        30911                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        36953                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        33889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        33150                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        35189                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        33139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data        33543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data        33970                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data        33151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        536710                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data        16997                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data        13309                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data        15143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data        15873                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data        14654                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data        15895                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data        16257                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data        14836                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data        16884                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data        16026                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data        16155                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data        16426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data        15357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data        15896                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data        15380                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data        14429                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       249517                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3966                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         6243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         5351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         5802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         4856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         4486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         4346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         4579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         4321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         4920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         4939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         4943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         5222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         3912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         4063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         5904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         4371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         6243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         5351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         5802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         4856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         4486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         4346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         4579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         4321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         4920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         4939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         4943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         5222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         3912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         4063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         5904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         4371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80233                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14612000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3897000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      3888000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data    244118000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       915500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data    209184500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data    226779000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2088500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data    188972000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      2206000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data    174841000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      1225000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data    169718000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst      1145000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data    177977500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data    168282500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       587000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data    191637500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       696500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data    192500000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst      1102500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data    192790500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       691000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data    204096500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       445500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data    151246500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data    157561000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst      1377500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data    231207000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      4242500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data    169437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3091250500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data   1522109380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data   1183442577                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data   1396717999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data   1331294746                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data   1289273971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data   1397178317                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data   1393934047                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data   1263546915                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data   1509232092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data   1385089251                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data   1354800351                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data   1438262248                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data   1353919476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data   1370621144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data   1387960379                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data   1356116830                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  21933624723                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    689095577                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    539519316                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    613919124                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    643486665                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    594089173                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    644310193                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    659103573                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    601496613                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    684435591                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    649711144                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    654978054                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    665907553                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    622624626                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    644451585                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    623529608                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    584924306                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10115582701                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     40059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      9221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      8059499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8573999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8028498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7133999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      6554499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7767999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      6942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      7946499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      7802500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      7657000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7644500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      7434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      7325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8207999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      7834000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    164192491                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14612000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     43956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      3888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data    253339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    217243999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    235352999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2088500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    197000498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data    181974999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data    176272499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data    185745499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data    175224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data    199583999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       696500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data    200302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data    200447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data    211741000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data    158680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data    164886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1377500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data    239414999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      4242500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data    177271500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3255442991                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14612000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     43956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      3888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data    253339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    217243999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    235352999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2088500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    197000498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data    181974999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data    176272499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data    185745499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data    175224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data    199583999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       696500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data    200302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data    200447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data    211741000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data    158680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data    164886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1377500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data    239414999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      4242500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data    177271500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3255442991                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.892231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.528736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.025396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.176226                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.005640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.175029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.001666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.167460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.015389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.135577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.009994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.133107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.006906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.125656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.005828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.127697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.004025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.128580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.004173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.133614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.003270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.137348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.004312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.143698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.003187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.137356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.002366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.126654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.004700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.118035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.006569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.177682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.032995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.133136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.126691                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.998794                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.998517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.998248                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.998865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.998733                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.998831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.998800                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.998675                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.998379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.998409                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.998494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.998524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.998433                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.998898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.998384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.998915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998616                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.999850                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.999941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.999563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999948                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.991927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.986425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.850679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.976190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.893023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.919786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.934911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.979167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.740088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.900943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.964103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.953608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.943878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.962567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.961749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.980296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937367                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.892231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.922747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.025396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.181430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.005640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.180053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.001666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.172509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.015389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.140282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.009994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.137620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.006906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.129739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.005828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.132425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.004025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.132848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.004173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.138183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.003270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.141982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.148416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.003187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.141644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.131926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.122697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.006569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.182724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.032995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.138183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132349                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.892231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.922747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.025396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.181430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.005640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.180053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.001666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.172509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.015389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.140282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.009994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.137620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.006906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.129739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.005828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.132425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.004025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.132848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.004173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.138183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.003270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.141982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.148416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.003187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.141644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.131926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.122697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.006569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.182724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.032995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.138183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132349                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41044.943820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42358.695652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41806.451613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40517.510373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40516.075925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40517.956048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40517.152659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40528.743625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40524.832856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40532.338875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40520.707922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40523.895115                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 40970.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40517.785729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40519.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40519.456025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40526.929260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40535.374325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40527.081507                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40793.269231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40525.591964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40531.953532                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 41666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40848.837422                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40883.082081                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40850.457694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40876.132089                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40873.536791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40871.093082                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40859.857746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40876.934263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40841.936839                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40871.352091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40868.788869                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40872.495609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40855.773439                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40861.614763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40858.415631                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40907.267654                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40866.808375                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40542.188445                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40537.930423                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40541.446477                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40539.700435                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40541.092739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40535.400629                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40542.755305                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40543.044823                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40537.526119                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40541.067266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40543.364531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40539.848594                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40543.376050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40541.745408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40541.586996                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40538.104235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40540.655350                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40751.780264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 42298.165138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 42869.675532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41824.385366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 41815.093750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41476.738372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 41484.170886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41319.143617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41321.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 41604.706806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 41502.659574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41389.189189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 41321.621622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data        41300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41622.159091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41246.226131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41231.578947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41400.022945                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41044.943820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 40889.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41806.451613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40579.689252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40598.766399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40564.115650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40568.471582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40565.091173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40559.709848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40564.642717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40551.839852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40565.853455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 40970.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40555.274347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40551.790411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40547.874378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40582.451391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40551.320969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40793.269231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40556.280027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40574.863099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41044.943820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 40889.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41806.451613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40579.689252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40598.766399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40564.115650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40568.471582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40565.091173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40559.709848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40564.642717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40551.839852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40565.853455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 40970.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40555.274347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40551.790411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40547.874378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40582.451391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40551.320969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40793.269231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40556.280027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40574.863099                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               76267                       # Transaction distribution
system.membus.trans_dist::ReadResp              76267                       # Transaction distribution
system.membus.trans_dist::Writeback             11048                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           730636                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1354645                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          786243                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1938                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32900                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3950                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      3073894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3073894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      5840960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5840960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1329926                       # Total snoops (count)
system.membus.snoop_fanout::samples           2212919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2212919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2212919                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1261673031                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1512269804                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq           22392513                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          22240853                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       151660                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            59280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          731364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1354658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2086022                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq      2498122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp      2498122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           343674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          343674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         7325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      1886690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         7803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1701996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        10804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      1793726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      1822130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        10607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      1734198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         8689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      1796928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         9267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      1809986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         9440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      1857550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         6710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      1885702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1797695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        12524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      1843597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        10670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      1803972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         9299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      1838888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         6808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      1876393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        10352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      1819671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         6305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side      1356370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28772820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       109120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       234368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      2456576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       249664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      2084544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       345728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      2393152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      2476672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       339392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      2305920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       278016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      2387328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       296512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      2444160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       302080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      2316224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       214720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      2567808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       332736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      2462080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       400768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      2364800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       341440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2608960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       297536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      2116032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       217856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      2355392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      2293376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       201728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      2228736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42592320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25927122                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27379639                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33              27379639    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27379639                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13869676770                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            598999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1785491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5518428                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2996881083                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           5863469                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2728744818                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          8123427                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       2846921762                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4994933                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       2901990537                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          7959988                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       2748541446                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          6526975                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       2848036128                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          6955352                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       2866248078                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          7083487                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       2967403541                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          5033492                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       2989546917                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          7802985                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy       2840863932                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          9396484                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy       2926047124                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          8012959                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy       2831787706                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          6978494                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy       2943105601                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          5111980                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy       2992246913                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          7768982                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy       2888165613                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          4739462                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy       2104107041                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
