#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 30 17:49:11 2023
# Process ID: 5580
# Current directory: E:/Code/Vivado/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20696 E:\Code\Vivado\PipelineCPU\PipelineCPU.xpr
# Log file: E:/Code/Vivado/PipelineCPU/vivado.log
# Journal file: E:/Code/Vivado/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/Vivado/PipelineCPU/PipelineCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.234 ; gain = 193.707
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/imports/SCPU/my.coe}] [get_ips ROM_D]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/imports/SCPU/my.coe' provided. It will be converted relative to IP Instance files '../../imports/SCPU/my.coe'
generate_target all [get_files  E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
catch { config_ip_cache -export [get_ips -all ROM_D] }
export_ip_user_files -of_objects [get_files E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
reset_run ROM_D_synth_1
launch_runs -jobs 8 ROM_D_synth_1
[Fri Jun 30 17:50:24 2023] Launched ROM_D_synth_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/ROM_D_synth_1/runme.log
export_simulation -of_objects [get_files E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files/sim_scripts -ip_user_files_dir E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files -ipstatic_source_dir E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/modelsim} {questa=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/questa} {riviera=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/riviera} {activehdl=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 30 17:53:58 2023] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
[Fri Jun 30 17:53:58 2023] Launched impl_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62258A
set_property PROGRAM.FILE {E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.coefficient_file {E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/imports/SCPU/my.coe}] [get_ips ROM_D]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/imports/SCPU/my.coe' provided. It will be converted relative to IP Instance files '../../imports/SCPU/my.coe'
generate_target all [get_files  E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
catch { config_ip_cache -export [get_ips -all ROM_D] }
export_ip_user_files -of_objects [get_files E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
reset_run ROM_D_synth_1
launch_runs -jobs 8 ROM_D_synth_1
[Fri Jun 30 18:00:34 2023] Launched ROM_D_synth_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/ROM_D_synth_1/runme.log
export_simulation -of_objects [get_files E:/Code/Vivado/PipelineCPU/PipelineCPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files/sim_scripts -ip_user_files_dir E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files -ipstatic_source_dir E:/Code/Vivado/PipelineCPU/PipelineCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/modelsim} {questa=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/questa} {riviera=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/riviera} {activehdl=E:/Code/Vivado/PipelineCPU/PipelineCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 30 18:01:22 2023] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
[Fri Jun 30 18:01:22 2023] Launched impl_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 30 18:01:41 2023] Launched synth_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/synth_1/runme.log
[Fri Jun 30 18:01:41 2023] Launched impl_1...
Run output will be captured here: E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62258A
set_property PROGRAM.FILE {E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Code/Vivado/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B62258A
close_hw
save_project_as Program E:/Code/Vivado/Program -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'RAM_B_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'ROM_D_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'RAM_B_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ROM_D_impl_1'...
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'RAM_B'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'RAM_B'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ROM_D'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ROM_D'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 21:51:52 2023...
