INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sources_1/new/tb4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_MAC'
