# -System-Verilog-
This is my System Verilog learning projects.

1st Project is 1-bit Full adder. <br>
This is the Notion note ![Note](https://chief-panther-812.notion.site/System-Verilog-2161590d676b8026bcd1c49af0e46804?source=copy_link)

