/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_TCC5_INSTANCE_
#define _PIC32CKSG01_TCC5_INSTANCE_


/* ========== Instance Parameter definitions for TCC5 peripheral ========== */
#define TCC5_CC_NUM                              (2)        /* Number of Compare/Capture units */
#define TCC5_DITHERING                           (0)        /* Dithering feature implemented */
#define TCC5_DMAC_ID_MC_0                        (53)       /* Indexes of DMA Match/Compare triggers 0 */
#define TCC5_DMAC_ID_MC_1                        (54)       /* Indexes of DMA Match/Compare triggers 1 */
#define TCC5_DMAC_ID_OVF                         (52)       /* DMA overflow/underflow/retrigger trigger */
#define TCC5_DTI                                 (0)        /* Dead-Time-Insertion feature implemented */
#define TCC5_GCLK_ID                             (30)       /* Index of Generic Clock */
#define TCC5_INSTANCE_ID                         (69)       /* Instance index for TCC5 */
#define TCC5_MASTER_SLAVE_MODE                   (0)        /* TCC type 0 : NA, 1 : Master, 2 : Slave */
#define TCC5_MCLK_ID_APB                         (101)      /* Index for TCC5 APB clock */
#define TCC5_OTMX                                (0)        /* Output Matrix feature implemented */
#define TCC5_OW_NUM                              (2)        /* Number of Output Waveforms */
#define TCC5_PAC_ID                              (69)       /* Index for TCC5 registers write protection */
#define TCC5_PG                                  (0)        /* Pattern Generation feature implemented */
#define TCC5_SIZE                                (16)       
#define TCC5_SWAP                                (0)        /* DTI outputs swap feature implemented */

#endif /* _PIC32CKSG01_TCC5_INSTANCE_ */
