unsigned long F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_3 = F_2 ( V_2 ) ;\r\nif ( F_3 ( V_3 ) )\r\nreturn V_2 -> V_4 [ V_5 ] ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\n__asm__ __volatile__(\r\n" ba,pt %%xcc, 1f\n"\r\n" nop\n"\r\n" .align 64\n"\r\n"1: rd %%tick, %%g2\n"\r\n" add %%g2, 6, %%g2\n"\r\n" andn %%g2, %0, %%g2\n"\r\n" wrpr %%g2, 0, %%tick\n"\r\n" rdpr %%tick, %%g0"\r\n:\r\n: "r" (TICK_PRIV_BIT)\r\n: "g2");\r\n}\r\nstatic void F_5 ( void )\r\n{\r\n__asm__ __volatile__(\r\n" ba,pt %%xcc, 1f\n"\r\n" nop\n"\r\n" .align 64\n"\r\n"1: wr %0, 0x0, %%tick_cmpr\n"\r\n" rd %%tick_cmpr, %%g0"\r\n:\r\n: "r" (TICKCMP_IRQ_BIT));\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nF_4 () ;\r\nF_5 () ;\r\n}\r\nstatic unsigned long long F_7 ( void )\r\n{\r\nunsigned long V_6 ;\r\n__asm__ __volatile__("rd %%tick, %0\n\t"\r\n"mov %0, %0"\r\n: "=r" (ret));\r\nreturn V_6 & ~ V_7 ;\r\n}\r\nstatic int F_8 ( unsigned long V_8 )\r\n{\r\nunsigned long V_9 , V_10 , V_11 ;\r\n__asm__ __volatile__("rd %%tick, %0"\r\n: "=r" (orig_tick));\r\nV_9 &= ~ V_12 ;\r\n__asm__ __volatile__("ba,pt %%xcc, 1f\n\t"\r\n" add %1, %2, %0\n\t"\r\n".align 64\n"\r\n"1:\n\t"\r\n"wr %0, 0, %%tick_cmpr\n\t"\r\n"rd %%tick_cmpr, %%g0\n\t"\r\n: "=r" (new_compare)\r\n: "r" (orig_tick), "r" (adj));\r\n__asm__ __volatile__("rd %%tick, %0"\r\n: "=r" (new_tick));\r\nV_10 &= ~ V_12 ;\r\nreturn ( ( long ) ( V_10 - ( V_9 + V_8 ) ) ) > 0L ;\r\n}\r\nstatic unsigned long F_9 ( unsigned long V_8 )\r\n{\r\nunsigned long V_10 ;\r\n__asm__ __volatile__("rd %%tick, %0\n\t"\r\n"add %0, %1, %0\n\t"\r\n"wrpr %0, 0, %%tick\n\t"\r\n: "=&r" (new_tick)\r\n: "r" (adj));\r\nreturn V_10 ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\n__asm__ __volatile__(\r\n"wr %0, 0x0, %%asr25"\r\n:\r\n: "r" (TICKCMP_IRQ_BIT));\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nif ( V_13 != V_14 ) {\r\nF_4 () ;\r\nF_5 () ;\r\n__asm__ __volatile__(\r\n" rd %%asr24, %%g2\n"\r\n" andn %%g2, %0, %%g2\n"\r\n" wr %%g2, 0, %%asr24"\r\n:\r\n: "r" (TICK_PRIV_BIT)\r\n: "g1", "g2");\r\n}\r\nF_10 () ;\r\n}\r\nstatic unsigned long long F_12 ( void )\r\n{\r\nunsigned long V_6 ;\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (ret));\r\nreturn V_6 & ~ V_7 ;\r\n}\r\nstatic unsigned long F_13 ( unsigned long V_8 )\r\n{\r\nunsigned long V_10 ;\r\n__asm__ __volatile__("rd %%asr24, %0\n\t"\r\n"add %0, %1, %0\n\t"\r\n"wr %0, 0, %%asr24\n\t"\r\n: "=&r" (new_tick)\r\n: "r" (adj));\r\nreturn V_10 ;\r\n}\r\nstatic int F_14 ( unsigned long V_8 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (orig_tick));\r\nV_9 &= ~ V_12 ;\r\n__asm__ __volatile__("wr %0, 0, %%asr25"\r\n:\r\n: "r" (orig_tick + adj));\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (new_tick));\r\nV_10 &= ~ V_12 ;\r\nreturn ( ( long ) ( V_10 - ( V_9 + V_8 ) ) ) > 0L ;\r\n}\r\nstatic unsigned long F_15 ( void )\r\n{\r\nunsigned long V_6 , V_15 , V_16 , V_17 ;\r\nunsigned long V_18 = V_19 + 8 ;\r\n__asm__ __volatile__("ldxa [%1] %5, %2\n"\r\n"1:\n\t"\r\n"sub %1, 0x8, %1\n\t"\r\n"ldxa [%1] %5, %3\n\t"\r\n"add %1, 0x8, %1\n\t"\r\n"ldxa [%1] %5, %4\n\t"\r\n"cmp %4, %2\n\t"\r\n"bne,a,pn %%xcc, 1b\n\t"\r\n" mov %4, %2\n\t"\r\n"sllx %4, 32, %4\n\t"\r\n"or %3, %4, %0\n\t"\r\n: "=&r" (ret), "=&r" (addr),\r\n"=&r" (tmp1), "=&r" (tmp2), "=&r" (tmp3)\r\n: "i" (ASI_PHYS_BYPASS_EC_E), "1" (addr));\r\nreturn V_6 ;\r\n}\r\nstatic void F_16 ( unsigned long V_20 )\r\n{\r\nunsigned long V_21 = ( V_20 & 0xffffffffUL ) ;\r\nunsigned long V_22 = ( V_20 >> 32UL ) ;\r\nunsigned long V_18 = V_19 ;\r\n__asm__ __volatile__("stxa %%g0, [%0] %4\n\t"\r\n"add %0, 0x8, %0\n\t"\r\n"stxa %3, [%0] %4\n\t"\r\n"sub %0, 0x8, %0\n\t"\r\n"stxa %2, [%0] %4"\r\n: "=&r" (addr)\r\n: "0" (addr), "r" (low), "r" (high),\r\n"i" (ASI_PHYS_BYPASS_EC_E));\r\n}\r\nstatic void F_17 ( unsigned long V_20 )\r\n{\r\nunsigned long V_21 = ( V_20 & 0xffffffffUL ) ;\r\nunsigned long V_22 = ( V_20 >> 32UL ) ;\r\nunsigned long V_18 = V_23 + 0x8UL ;\r\n__asm__ __volatile__("stxa %3, [%0] %4\n\t"\r\n"sub %0, 0x8, %0\n\t"\r\n"stxa %2, [%0] %4"\r\n: "=&r" (addr)\r\n: "0" (addr), "r" (low), "r" (high),\r\n"i" (ASI_PHYS_BYPASS_EC_E));\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nF_17 ( V_12 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nF_4 () ;\r\nF_16 ( F_15 () ) ;\r\nF_18 () ;\r\n}\r\nstatic unsigned long long F_20 ( void )\r\n{\r\nreturn F_15 () & ~ V_7 ;\r\n}\r\nstatic unsigned long F_21 ( unsigned long V_8 )\r\n{\r\nunsigned long V_20 ;\r\nV_20 = F_15 () + V_8 ;\r\nF_16 ( V_20 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic int F_22 ( unsigned long V_8 )\r\n{\r\nunsigned long V_20 = F_15 () ;\r\nunsigned long V_24 ;\r\nV_20 &= ~ V_12 ;\r\nV_20 += V_8 ;\r\nF_17 ( V_20 ) ;\r\nV_24 = F_15 () & ~ V_12 ;\r\nreturn ( ( long ) ( V_24 - V_20 ) ) > 0L ;\r\n}\r\nstatic int F_23 ( struct V_25 * V_26 )\r\n{\r\nstruct V_27 * V_28 ;\r\nF_24 ( V_29 L_1 ,\r\nV_26 -> V_30 . V_31 -> V_32 , V_26 -> V_27 [ 0 ] . V_33 ) ;\r\nV_28 = & V_34 ;\r\nV_28 -> V_35 = V_36 ;\r\nV_28 -> V_37 = V_26 -> V_27 [ 0 ] . V_37 ;\r\nV_28 -> V_33 = V_26 -> V_27 [ 0 ] . V_33 ;\r\nV_28 -> V_38 = V_26 -> V_27 [ 0 ] . V_38 ;\r\nV_39 = V_26 -> V_27 [ 0 ] . V_33 ;\r\nreturn F_25 ( & V_40 ) ;\r\n}\r\nstatic int F_26 ( struct V_25 * V_26 )\r\n{\r\nF_24 ( V_29 L_2 ,\r\nV_26 -> V_30 . V_31 -> V_32 , V_26 -> V_27 [ 0 ] . V_33 ) ;\r\nV_41 . V_27 = & V_26 -> V_27 [ 0 ] ;\r\nreturn F_25 ( & V_41 ) ;\r\n}\r\nstatic unsigned char F_27 ( struct V_42 * V_30 , T_1 V_43 )\r\n{\r\nstruct V_25 * V_44 = F_28 ( V_30 ) ;\r\nvoid T_2 * V_2 = ( void T_2 * ) V_44 -> V_27 [ 0 ] . V_33 ;\r\nreturn F_29 ( V_2 + V_43 ) ;\r\n}\r\nstatic void F_30 ( struct V_42 * V_30 , T_1 V_43 , T_3 V_20 )\r\n{\r\nstruct V_25 * V_44 = F_28 ( V_30 ) ;\r\nvoid T_2 * V_2 = ( void T_2 * ) V_44 -> V_27 [ 0 ] . V_33 ;\r\nF_31 ( V_20 , V_2 + V_43 ) ;\r\n}\r\nstatic int F_32 ( struct V_25 * V_26 )\r\n{\r\nstruct V_45 * V_46 = V_26 -> V_30 . V_31 ;\r\nif ( ! strcmp ( V_46 -> V_47 -> V_37 , L_3 ) &&\r\nstrcmp ( V_46 -> V_47 -> V_47 -> V_37 , L_4 ) != 0 )\r\nreturn - V_48 ;\r\nF_24 ( V_29 L_5 ,\r\nV_46 -> V_32 , V_26 -> V_27 [ 0 ] . V_33 ) ;\r\nV_49 . V_27 = & V_26 -> V_27 [ 0 ] ;\r\nreturn F_25 ( & V_49 ) ;\r\n}\r\nstatic int T_4 F_33 ( void )\r\n{\r\nif ( V_50 )\r\nreturn F_25 ( & V_51 ) ;\r\nif ( V_13 == V_14 )\r\nreturn F_25 ( & V_52 ) ;\r\n( void ) F_34 ( & V_53 ) ;\r\n( void ) F_34 ( & V_54 ) ;\r\n( void ) F_34 ( & V_55 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_35 ( void )\r\n{\r\nstruct V_45 * V_46 ;\r\nunsigned long V_56 ;\r\nV_46 = F_36 ( L_6 ) ;\r\nif ( V_13 == V_57 ) {\r\nunsigned long V_58 , V_59 , V_60 ;\r\n__asm__ __volatile__ ("rdpr %%ver, %0"\r\n: "=&r" (ver));\r\nV_59 = ( ( V_58 >> 48 ) & 0xffff ) ;\r\nV_60 = ( ( V_58 >> 32 ) & 0xffff ) ;\r\nif ( V_59 == 0x17 && V_60 == 0x13 ) {\r\nV_61 = & V_62 ;\r\nV_56 = F_37 ( V_46 , L_7 , 0 ) ;\r\n} else {\r\nV_61 = & V_63 ;\r\nV_56 = F_38 () . V_64 ;\r\n}\r\n} else {\r\nV_61 = & V_65 ;\r\nV_56 = F_37 ( V_46 , L_7 , 0 ) ;\r\n}\r\nreturn V_56 ;\r\n}\r\nunsigned long F_39 ( unsigned int V_66 )\r\n{\r\nstruct V_67 * V_68 = & F_40 ( V_69 , V_66 ) ;\r\nif ( V_68 -> V_70 )\r\nreturn V_68 -> V_70 ;\r\nreturn F_41 ( V_66 ) . V_64 ;\r\n}\r\nstatic int F_42 ( struct V_71 * V_72 , unsigned long V_20 ,\r\nvoid * V_73 )\r\n{\r\nstruct V_74 * V_56 = V_73 ;\r\nunsigned int V_66 = V_56 -> V_66 ;\r\nstruct V_67 * V_68 = & F_40 ( V_69 , V_66 ) ;\r\nif ( ! V_68 -> V_75 ) {\r\nV_68 -> V_75 = V_56 -> V_76 ;\r\nV_68 -> V_70 = F_41 ( V_66 ) . V_64 ;\r\n}\r\nif ( ( V_20 == V_77 && V_56 -> V_76 < V_56 -> V_78 ) ||\r\n( V_20 == V_79 && V_56 -> V_76 > V_56 -> V_78 ) ) {\r\nF_41 ( V_66 ) . V_64 =\r\nF_43 ( V_68 -> V_70 ,\r\nV_68 -> V_75 ,\r\nV_56 -> V_78 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_44 ( void )\r\n{\r\nF_45 ( & V_80 ,\r\nV_81 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_46 ( unsigned long V_82 ,\r\nstruct V_83 * V_84 )\r\n{\r\nreturn V_61 -> V_85 ( V_82 ) ? - V_86 : 0 ;\r\n}\r\nstatic int F_47 ( struct V_83 * V_84 )\r\n{\r\nV_61 -> V_87 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_5 F_48 ( int V_88 , struct V_1 * V_2 )\r\n{\r\nstruct V_1 * V_89 = F_49 ( V_2 ) ;\r\nunsigned long V_90 = V_61 -> V_91 ;\r\nint V_66 = F_50 () ;\r\nstruct V_83 * V_84 = & F_40 ( V_92 , V_66 ) ;\r\nF_51 ( V_90 ) ;\r\nF_52 () ;\r\nF_38 () . V_93 ++ ;\r\nF_53 ( 0 ) ;\r\nif ( F_54 ( ! V_84 -> V_94 ) ) {\r\nF_24 ( V_95\r\nL_8 , V_66 ) ;\r\n} else\r\nV_84 -> V_94 ( V_84 ) ;\r\nF_55 () ;\r\nF_49 ( V_89 ) ;\r\n}\r\nvoid F_56 ( void )\r\n{\r\nstruct V_83 * V_96 ;\r\nunsigned long V_97 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (pstate)\r\n: "i" (PSTATE_IE));\r\nV_61 -> V_98 () ;\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n:\r\n: "r" (pstate));\r\nV_96 = F_57 ( & V_92 ) ;\r\nmemcpy ( V_96 , & V_99 , sizeof( * V_96 ) ) ;\r\nV_96 -> V_100 = F_58 ( F_50 () ) ;\r\nF_59 ( V_96 ) ;\r\n}\r\nvoid F_60 ( unsigned long V_101 )\r\n{\r\nunsigned long V_102 , V_103 ;\r\nV_102 = V_61 -> V_104 () ;\r\ndo {\r\nV_103 = V_61 -> V_104 () ;\r\n} while ( ( V_103 - V_102 ) < V_101 );\r\n}\r\nvoid F_61 ( unsigned long V_105 )\r\n{\r\nF_60 ( V_106 * V_105 ) ;\r\n}\r\nstatic T_6 F_62 ( struct V_107 * V_108 )\r\n{\r\nreturn V_61 -> V_104 () ;\r\n}\r\nvoid T_4 F_63 ( void )\r\n{\r\nunsigned long V_56 = F_35 () ;\r\nV_106 = V_56 / V_109 ;\r\nV_110 =\r\nF_64 ( V_56 , V_111 ) ;\r\nV_112 . V_37 = V_61 -> V_37 ;\r\nV_112 . V_113 = F_62 ;\r\nF_65 ( & V_112 , V_56 ) ;\r\nF_24 ( L_9 ,\r\nV_112 . V_114 , V_112 . V_115 ) ;\r\nV_99 . V_37 = V_61 -> V_37 ;\r\nF_66 ( & V_99 , V_56 , 4 ) ;\r\nV_99 . V_116 =\r\nF_67 ( 0x7fffffffffffffffUL , & V_99 ) ;\r\nV_99 . V_117 =\r\nF_67 ( 0xF , & V_99 ) ;\r\nF_24 ( L_10 ,\r\nV_99 . V_114 , V_99 . V_115 ) ;\r\nF_56 () ;\r\n}\r\nunsigned long long F_68 ( void )\r\n{\r\nunsigned long V_118 = V_61 -> V_104 () ;\r\nreturn ( V_118 * V_110 )\r\n>> V_111 ;\r\n}\r\nint F_69 ( unsigned long * V_119 )\r\n{\r\n* V_119 = V_61 -> V_104 () ;\r\nreturn 0 ;\r\n}
