from amaranth import *
from amaranth.sim import Simulator

from .types import *
from .layouts import GT_LAYOUT, CAP_REG_LAYOUT, COND_FLAGS_LAYOUT
from .core import CTMMCapCore


def build_gt(index, perms, gt_type=GT_TYPE_INFORM, version=0):
    return (gt_type & 0x3) | ((perms & 0x3F) << 2) | ((index & 0x1FFFF) << 8) | ((version & 0x7F) << 25)


def build_null_gt():
    return build_gt(0, 0, gt_type=GT_TYPE_NULL)


def encode_ctmm_r(funct7, rs2, rs1, funct3, rd, opcode):
    return ((funct7 & 0x7F) << 25) | ((rs2 & 0x1F) << 20) | ((rs1 & 0x1F) << 15) | \
           ((funct3 & 0x7) << 12) | ((rd & 0x1F) << 7) | (opcode & 0x7F)


def encode_ctmm_i(imm, rs1, funct3, rd, opcode):
    return ((imm & 0xFFF) << 20) | ((rs1 & 0x1F) << 15) | \
           ((funct3 & 0x7) << 12) | ((rd & 0x1F) << 7) | (opcode & 0x7F)


def encode_church(church_op, cr_dst=0, cr_src=0, index=0):
    instr = CHURCH_CUSTOM0
    instr |= (cr_dst & 0xF) << 7
    instr |= (church_op & 0x7) << 12
    instr |= (cr_src & 0xF) << 15
    instr |= (index & 0xFFF) << 20
    return instr


def run_testbench():
    dut = CTMMCapCore()
    sim = Simulator(dut)
    sim.add_clock(1e-6)

    imem = [0] * 256

    imem[0] = encode_ctmm_i(42, 0, int(CTMMFunct3ArithI.ADDI), 1, int(CTMMOpcode.ARITHI))
    imem[1] = encode_ctmm_r(0, 1, 1, int(CTMMFunct3Arith.ADD), 2, int(CTMMOpcode.ARITH))

    async def testbench(ctx):
        print("=" * 60)
        print("CTMMCap Amaranth Testbench — Design Validation")
        print("=" * 60)

        print("\n[TEST 1] Boot Sequence & CR Permissions")
        print("-" * 50)

        ctx.set(dut.boot_start, 1)
        await ctx.tick()
        ctx.set(dut.boot_start, 0)

        for _ in range(10):
            await ctx.tick()
            bs = ctx.get(dut.boot_state)
            if bs == BootState.COMPLETE:
                break

        boot_done = ctx.get(dut.boot_complete)
        boot_st = ctx.get(dut.boot_state)
        print(f"  Boot state: {boot_st} (COMPLETE={BootState.COMPLETE})")
        print(f"  Boot complete: {boot_done}")
        assert boot_done == 1, "Boot did not complete!"
        print("  PASS: Boot sequence completed")

        print("\n[TEST 2] GT Type Field Encoding (32-bit)")
        print("-" * 50)
        inform_gt = build_gt(0x100, PERM_MASK_L, gt_type=GT_TYPE_INFORM)
        outform_gt = build_gt(0x200, PERM_MASK_E, gt_type=GT_TYPE_OUTFORM)
        null_gt = build_null_gt()
        abstract_gt = build_gt(0x300, 0, gt_type=GT_TYPE_ABSTRACT)

        gt_type_bits = inform_gt & 0x3
        assert gt_type_bits == GT_TYPE_INFORM, f"Inform type mismatch: {gt_type_bits}"
        gt_type_bits = outform_gt & 0x3
        assert gt_type_bits == GT_TYPE_OUTFORM, f"Outform type mismatch: {gt_type_bits}"
        gt_type_bits = null_gt & 0x3
        assert gt_type_bits == GT_TYPE_NULL, f"NULL type mismatch: {gt_type_bits}"
        gt_type_bits = abstract_gt & 0x3
        assert gt_type_bits == GT_TYPE_ABSTRACT, f"Abstract type mismatch: {gt_type_bits}"
        print("  PASS: GT type field encodes Inform/Outform/NULL/Abstract correctly")

        perms_field = (inform_gt >> 2) & 0x3F
        assert perms_field == PERM_MASK_L, f"Perm mismatch: {perms_field}"
        index_field = (inform_gt >> 8) & 0x1FFFF
        assert index_field == 0x100, f"Index mismatch: {index_field}"
        print("  PASS: GT layout fields (index, perms) at correct bit positions")

        print("\n[TEST 3] Domain Purity Validation")
        print("-" * 50)
        turing_gt = build_gt(0, PERM_MASK_R | PERM_MASK_W | PERM_MASK_X)
        church_gt = build_gt(0, PERM_MASK_L | PERM_MASK_S | PERM_MASK_E)
        mixed_rl = build_gt(0, PERM_MASK_R | PERM_MASK_L)
        mixed_xe = build_gt(0, PERM_MASK_X | PERM_MASK_E)
        mixed_rwxe = build_gt(0, PERM_MASK_R | PERM_MASK_W | PERM_MASK_X | PERM_MASK_E)

        turing_perms = (turing_gt >> 2) & 0x3F
        church_perms = (church_gt >> 2) & 0x3F
        mixed_rl_perms = (mixed_rl >> 2) & 0x3F
        mixed_xe_perms = (mixed_xe >> 2) & 0x3F
        mixed_rwxe_perms = (mixed_rwxe >> 2) & 0x3F

        has_t = (turing_perms & DATA_PERMS) != 0
        has_c = (turing_perms & CAP_PERMS) != 0
        assert has_t and not has_c, "Turing GT should be domain-pure"
        print("  PASS: Turing-only GT (RWX) is domain-pure")

        has_t = (church_perms & DATA_PERMS) != 0
        has_c = (church_perms & CAP_PERMS) != 0
        assert not has_t and has_c, "Church GT should be domain-pure"
        print("  PASS: Church-only GT (LSE) is domain-pure")

        has_t = (mixed_rl_perms & DATA_PERMS) != 0
        has_c = (mixed_rl_perms & CAP_PERMS) != 0
        assert has_t and has_c, "Mixed GT (R+L) should fail domain purity"
        print("  PASS: Mixed GT (R+L) correctly detected as domain-impure")

        has_t = (mixed_xe_perms & DATA_PERMS) != 0
        has_c = (mixed_xe_perms & CAP_PERMS) != 0
        assert has_t and has_c, "Mixed GT (X+E) should fail domain purity"
        print("  PASS: Mixed GT (X+E) correctly detected as domain-impure")

        has_t = (mixed_rwxe_perms & DATA_PERMS) != 0
        has_c = (mixed_rwxe_perms & CAP_PERMS) != 0
        assert has_t and has_c, "Mixed GT (RWXE) should fail domain purity"
        print("  PASS: Mixed GT (RWXE) correctly detected as domain-impure")

        print("\n[TEST 4] M Permission Rules")
        print("-" * 50)
        assert PERM_M == 6, f"PERM_M should be bit 6, got {PERM_M}"
        assert PERM_MASK_M == 64, f"PERM_MASK_M should be 64, got {PERM_MASK_M}"
        no_perm_gt = build_gt(0, 0)
        gt_perms = (no_perm_gt >> 2) & 0x3F
        assert gt_perms == 0, "GT with no perms should have perms=0"
        assert (gt_perms & PERM_MASK_M) == 0, "M should never be in GT perms"
        print("  PASS: M permission (bit 6) exists but never stored in GT")
        print("  PASS: M is transient — elevated by microcode on CR only")

        print("\n[TEST 5] Boot CR Permission Rules")
        print("-" * 50)
        cr15_perms = 0
        cr8_perms = 0
        cr6_perms = PERM_MASK_E
        cr7_perms = PERM_MASK_X
        cr5_perms = PERM_MASK_L | PERM_MASK_S
        print(f"  CR15 (Namespace): perms=0x{cr15_perms:02x} (M only, transient)")
        print(f"  CR8  (Thread):    perms=0x{cr8_perms:02x} (M only, transient)")
        print(f"  CR6  (C-List):    perms=0x{cr6_perms:02x} (E only)")
        print(f"  CR7  (Nucleus):   perms=0x{cr7_perms:02x} (X)")
        print(f"  CR5  (Services):  perms=0x{cr5_perms:02x} (L+S, C-List)")
        assert cr15_perms == 0, "CR15 GT should have no stored perms"
        assert cr8_perms == 0, "CR8 GT should have no stored perms"
        assert cr6_perms == PERM_MASK_E, "CR6 GT should have E only"
        assert cr7_perms == PERM_MASK_X, "CR7 GT should have X"
        assert cr5_perms == (PERM_MASK_L | PERM_MASK_S), "CR5 GT should have L+S (C-List)"
        print("  PASS: All boot CR permissions match design spec")

        print("\n[TEST 6] LAMBDA Opcode & Encoding")
        print("-" * 50)
        assert ChurchOpcode.LAMBDA == 0b0111, f"LAMBDA opcode wrong: {ChurchOpcode.LAMBDA}"
        lambda_instr = encode_church(ChurchOpcode.LAMBDA, cr_dst=2)
        church_field = (lambda_instr >> 12) & 0x7
        assert church_field == ChurchOpcode.LAMBDA, f"Encoded church_op mismatch: {church_field}"
        print(f"  LAMBDA opcode: 0b{ChurchOpcode.LAMBDA:03b} (0x{ChurchOpcode.LAMBDA:02x})")
        print(f"  Encoded LAMBDA instruction: 0x{lambda_instr:08x}")
        print("  PASS: LAMBDA instruction encodes correctly")

        load_instr = encode_church(ChurchOpcode.LOAD, cr_dst=3, cr_src=5, index=42)
        load_church = (load_instr >> 12) & 0x7
        load_dst = (load_instr >> 7) & 0xF
        load_src = (load_instr >> 15) & 0xF
        load_idx = (load_instr >> 20) & 0xFFF
        assert load_church == ChurchOpcode.LOAD, f"LOAD church_op mismatch: {load_church}"
        assert load_dst == 3, f"LOAD cr_dst mismatch: {load_dst}"
        assert load_src == 5, f"LOAD cr_src mismatch: {load_src}"
        assert load_idx == 42, f"LOAD index mismatch: {load_idx}"
        print("  PASS: LOAD encoding preserves cr_src, cr_dst, and index independently")

        print("\n[TEST 7] TPERM Domain Purity (Reserved Presets)")
        print("-" * 50)
        rsv0_mask = TPERM_MASKS[TpermPreset.RSV0]
        rsv1_mask = TPERM_MASKS[TpermPreset.RSV1]
        rsv2_mask = TPERM_MASKS[TpermPreset.RSV2]
        assert rsv0_mask == 0, f"RSV0 should be reserved (0), got 0x{rsv0_mask:04x}"
        assert rsv1_mask == 0, f"RSV1 should be reserved (0), got 0x{rsv1_mask:04x}"
        assert rsv2_mask == 0, f"RSV2 should be reserved (0), got 0x{rsv2_mask:04x}"
        print("  PASS: RSV0/RSV1/RSV2 presets are reserved (domain purity violation)")

        print("\n[TEST 8] Sim-32 Instructions (ADDI, ADD)")
        print("-" * 50)

        for cycle in range(10):
            nia_val = ctx.get(dut.nia)
            instr_idx = (nia_val >> 2) & 0xFF
            if instr_idx < len(imem):
                ctx.set(dut.imem_data, imem[instr_idx])
                ctx.set(dut.imem_valid, 1)
            else:
                ctx.set(dut.imem_data, 0)
                ctx.set(dut.imem_valid, 0)
            await ctx.tick()

        final_nia = ctx.get(dut.nia)
        print(f"  NIA after execution: {final_nia}")
        fault_v = ctx.get(dut.fault_valid)
        fault_t = ctx.get(dut.fault)
        print(f"  Fault valid: {fault_v}, type: {fault_t}")

        print("\n[TEST 9] Fault Aggregation (Invalid Opcode)")
        print("-" * 50)
        ctx.set(dut.imem_data, 0x00000000)
        ctx.set(dut.imem_valid, 1)
        await ctx.tick()
        fault_v = ctx.get(dut.fault_valid)
        print(f"  Invalid opcode fault: valid={fault_v}")

        print("\n[TEST 10] GC Version Bump on Sweep (Version-Based)")
        print("-" * 50)
        gc_gt = build_gt(0x50, PERM_MASK_R, version=1)
        gt_version = (gc_gt >> 25) & 0x7F
        assert gt_version == 1, f"GC GT should have version=1, got {gt_version}"
        reclaimed_gt = build_gt(0x50, 0, gt_type=GT_TYPE_NULL, version=2)
        reclaimed_type = reclaimed_gt & 0x3
        reclaimed_version = (reclaimed_gt >> 25) & 0x7F
        assert reclaimed_type == GT_TYPE_NULL, "Reclaimed GT should be NULL"
        assert reclaimed_version == 2, f"Reclaimed GT version should be bumped to 2, got {reclaimed_version}"
        print("  PASS: GC sweep bumps version, sets NULL type")

        print("\n[TEST 11] Abstract LED GT — Hardware Decode Path (Task #430)")
        print("-" * 50)
        # Replicate the boot image's create_abstract_gt() encoding in-line so the
        # testbench has no dependency on server/.  Layout (hardware/ format):
        #   [31:27] = ab_type   [26] = R   [25] = W   [24:23] = 0b11   [22:16] = gt_seq   [15:0] = ab_data
        # (gt_type at bits[24:23] matches GT_LAYOUT in hardware/layouts.py)
        _AB_TYPE_IO       = 0x00
        _DEVICE_CLASS_LED = 0x01
        for led_idx in range(4):
            ab_data    = (_DEVICE_CLASS_LED << 8) | (led_idx & 0xFF)
            ab_led_gt  = (
                ((_AB_TYPE_IO  & 0x1F) << 27) |
                (1             << 26) |   # R at bit[26]
                (1             << 25) |   # W at bit[25]
                (0b11          << 23) |   # gt_type = ABSTRACT (0b11)
                (ab_data & 0xFFFF)
            )
            hw_gt_type = (ab_led_gt >> 23) & 0x3
            assert hw_gt_type == 3, (
                f"LED[{led_idx}] gt_type should be 0b11 (GT_TYPE_ABSTRACT=3), got {hw_gt_type}"
            )
        print("  PASS: Abstract LED GTs (slots 8-11) have gt_type=0b11 at bits[24:23]")

        for gt_type_val, name in (
            (0x00, "NULL"), (0x01, "INFORM"), (0x02, "OUTFORM"), (0x03, "ABSTRACT")
        ):
            probe     = (gt_type_val & 0x3) << 23
            extracted = (probe >> 23) & 0x3
            assert extracted == gt_type_val, f"{name}: gt_type round-trip via bits[24:23] failed"
        print("  PASS: gt_type extraction from bits[24:23] correct for all four types")
        print("  NOTE: DREAD/DWRITE/CALL on gt_type=0b11 → INVALID_OP fault (hardware stub)")

        print("\n" + "=" * 60)
        print("CTMMCap Amaranth Testbench — All Tests Complete")
        print("=" * 60)

    sim.add_testbench(testbench)

    with sim.write_vcd("ctmm_cap_amaranth/sim_output.vcd"):
        sim.run()


if __name__ == "__main__":
    run_testbench()


# ── #303: mSave and mLoad pipeline unit tests ─────────────────────────────────
#
# CTMMCapMSave and CTMMCapMLoad are standalone pipeline units (not yet wired
# into CTMMCapCore).  Each test drives one module directly with a small Amaranth
# simulator so the internal FSM states and memory buses are fully observable.

from ctmm_cap_amaranth.mload import CTMMCapMLoad
from ctmm_cap_amaranth.msave import CTMMCapMSave
from ctmm_cap_amaranth.types import (
    FNV_OFFSET_32, FNV_PRIME_32,
    PERM_L, PERM_S, PERM_MASK_L, PERM_MASK_S,
    GT_TYPE_INFORM,
)


# ── mSave happy-path ──────────────────────────────────────────────────────────

def test_msave_happy_path():
    """CTMMCapMSave writes src_gt to dst.location + index*4 when all checks pass.

    Setup
    -----
    dst_cap:  GT with S-perm, b_flag=1, location=0x100, limit=16.
    src_gt:   0xDEADBEEF
    index:    3  → write addr = 0x100 + 12 = 0x10C

    States exercised: IDLE → CHECK_BIND → CHECK_S → CHECK_BOUNDS →
                      WRITE_GT (mem_wr_done asserted) → COMPLETE

    Assertion: mem_wr_addr==0x10C, mem_wr_data==0xDEADBEEF, sub_done==1
    """
    # GT_LAYOUT: { gt_type[0:2], perms[2:8], index[8:25], version[25:32] }
    # Amaranth Simulator requires Signal(StructLayout) to be set via a mapping.
    # S-perm in GT_LAYOUT.perms: PERM_S=4 → perms field bit 4 → plain integer 1<<4
    LOCATION   = 0x100
    LIMIT      = 16

    # CAP_REG_LAYOUT: word0_gt=GT_LAYOUT, word1_location=u32,
    #                 word2_limit=u32, word3_seals=u32
    # NS_LIMIT_LAYOUT encoded in word2_limit (u32):
    #   { limit[0:17], reserved[17:29], g_bit[29], f_flag[30], b_flag[31] }
    LIMIT_WORD = LIMIT | (1 << 31)   # b_flag at bit 31 of u32

    DST_CAP = {
        "word0_gt":       {"gt_type": 0, "perms": PERM_MASK_S, "index": 0, "version": 0},
        "word1_location": LOCATION,
        "word2_limit":    LIMIT_WORD,
        "word3_seals":    0,
    }

    SRC_GT = 0xDEADBEEF
    INDEX  = 3
    EXP_WRITE_ADDR = LOCATION + (INDEX << 2)   # = 0x10C

    dut = CTMMCapMSave()

    async def process(ctx):
        ctx.set(dut.sub_dst_cap, DST_CAP)
        ctx.set(dut.sub_src_gt, SRC_GT)
        ctx.set(dut.sub_index, INDEX)
        ctx.set(dut.sub_start, 1)
        await ctx.tick()
        ctx.set(dut.sub_start, 0)

        # ── Wait for WRITE_GT (mem_wr_en asserted) ───────────────────────────
        write_seen = False
        for _ in range(30):
            await ctx.tick()
            if ctx.get(dut.mem_wr_en):
                got_addr = ctx.get(dut.mem_wr_addr)
                got_data = ctx.get(dut.mem_wr_data)
                assert got_addr == EXP_WRITE_ADDR, (
                    f"mSave write addr=0x{got_addr:X}  expected=0x{EXP_WRITE_ADDR:X}"
                )
                assert got_data == SRC_GT, (
                    f"mSave write data=0x{got_data:08X}  expected=0x{SRC_GT:08X}"
                )
                ctx.set(dut.mem_wr_done, 1)
                await ctx.tick()
                ctx.set(dut.mem_wr_done, 0)
                # COMPLETE is now the current state (sub_done=1 combinatorially).
                # The _next_ tick will transition COMPLETE → IDLE, so we must
                # capture sub_done now, before that tick fires.
                done_seen = bool(ctx.get(dut.sub_done))
                write_seen = True
                break
        assert write_seen, "mSave: timed out waiting for WRITE_GT (mem_wr_en)"
        assert done_seen, "mSave: sub_done was not asserted at COMPLETE"

        print(
            f"\n  mSave: wrote 0x{SRC_GT:08X} to addr 0x{EXP_WRITE_ADDR:X}"
        )

    sim = Simulator(dut)
    sim.add_clock(1e-6)
    sim.add_testbench(process)
    with sim.write_vcd("/tmp/msave_happy_path.vcd"):
        sim.run()
    print("PASS: test_msave_happy_path")


# ── mLoad direct-mode + mSave/mLoad round-trip ────────────────────────────────

def test_mload_direct_mode():
    """CTMMCapMLoad loads an NS entry into a cap register (direct-mode).

    Direct mode skips the CR read and L-perm check (FETCH_SRC → CHECK_NS
    directly), so this test exercises the pure NS pipeline:
      CHECK_NS → FETCH_LOC → FETCH_LIMIT → FETCH_SEALS → CHECK_VERSION →
      UPDATE_THREAD → COMPLETE

    The test drives memory responses for the three NS reads and verifies
    that cr_wr_data.word0_gt matches the direct_gt (perms and index intact).

    Setup
    -----
    direct_gt:    type=INFORM, perms=L, index=5, version=3
    cr15_ns:      location=0x200, limit=10  (index 5 < 10 → in bounds)
    NS entry @0x23C:
      FETCH_LOC   → word1_location = LOC_VAL  = 0x2000
      FETCH_LIMIT → word2_limit    = LIMIT_VAL = 0x40
      FETCH_SEALS → word3_seals   = seal | (version << 25)
        where seal = fnv(LOC_VAL, LIMIT_VAL) & 0x1FFFFFF
    """
    GT_INDEX   = 5
    GT_VERSION = 3
    # sub_direct_gt is Signal(32) (plain unsigned), so a plain integer is correct.
    # GT bit layout (GT_LAYOUT StructLayout used only for Amaranth elaboration;
    # plain integer encoding: gt_type[0:2]=0, perms[2:8]=PERM_MASK_L, index[8:25], version[25:32])
    DIRECT_GT = (GT_TYPE_INFORM) | (PERM_MASK_L << 2) | (GT_INDEX << 8) | (GT_VERSION << 25)

    NS_BASE  = 0x200
    NS_LIMIT = 10   # 17-bit limit field; index=5 < 10 → in bounds
    # cr15_namespace is Signal(CAP_REG_LAYOUT) — must be a mapping.
    # word2_limit is unsigned(32), so NS_LIMIT (plain int, 17-bit limit at [0:17]) is fine.
    CR15_NS = {
        "word0_gt":       {"gt_type": 0, "perms": 0, "index": 0, "version": 0},
        "word1_location": NS_BASE,
        "word2_limit":    NS_LIMIT,   # bits [0:17] = limit
        "word3_seals":    0,
    }

    NS_ENTRY_ADDR = NS_BASE + GT_INDEX * 12   # = 0x200 + 60 = 0x23C

    LOC_VAL   = 0x2000
    LIMIT_VAL = 0x40
    # FNV seal: truncated to 32 bits, then masked to 25 bits
    fnv_hash  = (((FNV_OFFSET_32 ^ LOC_VAL) * FNV_PRIME_32) & 0xFFFFFFFF) ^ LIMIT_VAL
    fnv_hash &= 0xFFFFFFFF
    seal      = fnv_hash & 0x1FFFFFF
    SEALS_VAL = seal | (GT_VERSION << 25)   # version must match result_gt.version

    mem_model = {
        NS_ENTRY_ADDR:     LOC_VAL,
        NS_ENTRY_ADDR + 4: LIMIT_VAL,
        NS_ENTRY_ADDR + 8: SEALS_VAL,
    }

    dut = CTMMCapMLoad()

    async def _drive_mem_read(ctx):
        """Wait for mem_rd_en, serve one response, then deassert mem_rd_valid."""
        for _ in range(50):
            await ctx.tick()
            if ctx.get(dut.mem_rd_en):
                addr = ctx.get(dut.mem_addr)
                val  = mem_model.get(addr, 0)
                ctx.set(dut.mem_rd_data, val)
                ctx.set(dut.mem_rd_valid, 1)
                await ctx.tick()
                ctx.set(dut.mem_rd_valid, 0)
                return
        raise AssertionError("mLoad: timed out waiting for mem_rd_en")

    async def process(ctx):
        ctx.set(dut.cr15_namespace, CR15_NS)
        ctx.set(dut.sub_direct, 1)
        ctx.set(dut.sub_direct_gt, DIRECT_GT)
        ctx.set(dut.sub_cr_src, 0)
        ctx.set(dut.sub_cr_dst, 1)   # ≤ 7 → UPDATE_THREAD fires
        ctx.set(dut.sub_index, GT_INDEX)
        ctx.set(dut.sub_start, 1)
        await ctx.tick()
        ctx.set(dut.sub_start, 0)

        # Direct mode: FETCH_SRC skips to CHECK_NS (no clist read).
        # Three NS reads: FETCH_LOC, FETCH_LIMIT, FETCH_SEALS.
        await _drive_mem_read(ctx)   # FETCH_LOC
        await _drive_mem_read(ctx)   # FETCH_LIMIT
        await _drive_mem_read(ctx)   # FETCH_SEALS

        # CHECK_VERSION → UPDATE_THREAD → COMPLETE (3 ticks, no inputs needed)
        done_seen = False
        fault_seen = False
        for _ in range(10):
            await ctx.tick()
            if ctx.get(dut.sub_fault):
                fault_type = ctx.get(dut.sub_fault_type)
                fault_seen = True
                break
            if ctx.get(dut.sub_done):
                wr_data    = ctx.get(dut.cr_wr_data)
                wr_en      = ctx.get(dut.cr_wr_en)
                done_seen  = True
                break

        assert not fault_seen, (
            f"mLoad faulted unexpectedly: fault_type={fault_type}"
        )
        assert done_seen, "mLoad: timed out waiting for sub_done"
        assert wr_en, "mLoad: cr_wr_en not asserted at COMPLETE"

        # cr_wr_data is Signal(CAP_REG_LAYOUT) — a structured Amaranth View.
        # Access individual scalar fields (unsigned) directly; ctx.get() returns int.
        loaded_index = ctx.get(dut.cr_wr_data.word0_gt.index)
        loaded_perms = ctx.get(dut.cr_wr_data.word0_gt.perms)
        assert loaded_index == GT_INDEX, (
            f"mLoad cr_wr.index={loaded_index}  expected={GT_INDEX}"
        )
        assert (loaded_perms >> PERM_L) & 1, (
            f"mLoad cr_wr perms=0x{loaded_perms:02X} — L-bit (bit {PERM_L}) not set"
        )

        print(
            f"\n  mLoad (direct): loaded GT index={loaded_index}, "
            f"perms=0x{loaded_perms:02X}, from NS entry @0x{NS_ENTRY_ADDR:X}"
        )

    sim = Simulator(dut)
    sim.add_clock(1e-6)
    sim.add_testbench(process)
    with sim.write_vcd("/tmp/mload_direct_mode.vcd"):
        sim.run()
    print("PASS: test_mload_direct_mode")


def test_mload_msave_round_trip():
    """Round-trip: mSave writes a GT, mLoad reads it back; perms and index match.

    Two independent simulators share a Python dict as the backing store.
    mSave is run first; its mem_wr_addr/mem_wr_data are captured into the dict.
    mLoad (direct mode) is run second; its FETCH_LOC response comes from the dict
    and the loaded GT must equal the saved GT.
    """
    CAP_GT     = (GT_TYPE_INFORM) | (PERM_MASK_L << 2) | (7 << 8) | (1 << 25)
    CLIST_BASE  = 0x500
    CLIST_LIMIT = 16
    INDEX       = 0
    EXP_WRITE_ADDR = CLIST_BASE + (INDEX << 2)   # = 0x500

    # mSave dst_cap: Signal(CAP_REG_LAYOUT) → must be a mapping.
    # NS_LIMIT_LAYOUT in word2_limit (u32): b_flag at bit 31, limit at bits [0:17].
    CLIST_DST_CAP = {
        "word0_gt":       {"gt_type": 0, "perms": PERM_MASK_S, "index": 0, "version": 0},
        "word1_location": CLIST_BASE,
        "word2_limit":    CLIST_LIMIT | (1 << 31),   # limit=16, b_flag=1
        "word3_seals":    0,
    }

    # ── Step 1: mSave ─────────────────────────────────────────────────────────
    backing_store: dict = {}   # addr → data, filled by mSave

    dut_save = CTMMCapMSave()

    async def save_process(ctx):
        ctx.set(dut_save.sub_dst_cap, CLIST_DST_CAP)
        ctx.set(dut_save.sub_src_gt, CAP_GT)
        ctx.set(dut_save.sub_index, INDEX)
        ctx.set(dut_save.sub_start, 1)
        await ctx.tick()
        ctx.set(dut_save.sub_start, 0)
        for _ in range(30):
            await ctx.tick()
            if ctx.get(dut_save.mem_wr_en):
                backing_store[ctx.get(dut_save.mem_wr_addr)] = ctx.get(dut_save.mem_wr_data)
                ctx.set(dut_save.mem_wr_done, 1)
                await ctx.tick()
                ctx.set(dut_save.mem_wr_done, 0)
                break
        for _ in range(10):
            await ctx.tick()
            if ctx.get(dut_save.sub_done):
                break

    sim_save = Simulator(dut_save)
    sim_save.add_clock(1e-6)
    sim_save.add_testbench(save_process)
    with sim_save.write_vcd("/tmp/round_trip_save.vcd"):
        sim_save.run()

    assert EXP_WRITE_ADDR in backing_store, (
        f"mSave did not write to 0x{EXP_WRITE_ADDR:X}; got: {backing_store}"
    )
    assert backing_store[EXP_WRITE_ADDR] == CAP_GT, (
        f"mSave wrote 0x{backing_store[EXP_WRITE_ADDR]:08X}  expected=0x{CAP_GT:08X}"
    )

    # ── Step 2: mLoad (direct mode; NS entry maps clist slot → CLIST_BASE) ───
    # Direct GT has same cap_gt so index=7, version=1, type=INFORM.
    GT_INDEX   = (CAP_GT >> 8) & 0x1FFFF   # = 7
    GT_VERSION = (CAP_GT >> 25) & 0x7F     # = 1

    NS_BASE  = 0x300
    NS_LIMIT = 16
    # cr15_namespace is Signal(CAP_REG_LAYOUT) — must be a mapping.
    CR15_NS = {
        "word0_gt":       {"gt_type": 0, "perms": 0, "index": 0, "version": 0},
        "word1_location": NS_BASE,
        "word2_limit":    NS_LIMIT,   # bits [0:17] = limit
        "word3_seals":    0,
    }
    NS_ENTRY_ADDR = NS_BASE + GT_INDEX * 12

    # NS entry gives location=CLIST_BASE, limit=CLIST_LIMIT
    LOC_VAL   = CLIST_BASE
    LIMIT_VAL = CLIST_LIMIT
    fnv_hash  = (((FNV_OFFSET_32 ^ LOC_VAL) * FNV_PRIME_32) & 0xFFFFFFFF) ^ LIMIT_VAL
    fnv_hash &= 0xFFFFFFFF
    seal      = fnv_hash & 0x1FFFFFF
    SEALS_VAL = seal | (GT_VERSION << 25)

    mem_model = {
        NS_ENTRY_ADDR:     LOC_VAL,
        NS_ENTRY_ADDR + 4: LIMIT_VAL,
        NS_ENTRY_ADDR + 8: SEALS_VAL,
    }

    dut_load = CTMMCapMLoad()

    async def load_process(ctx):
        ctx.set(dut_load.cr15_namespace, CR15_NS)
        ctx.set(dut_load.sub_direct, 1)
        ctx.set(dut_load.sub_direct_gt, CAP_GT)
        ctx.set(dut_load.sub_cr_src, 0)
        ctx.set(dut_load.sub_cr_dst, 2)
        ctx.set(dut_load.sub_index, GT_INDEX)
        ctx.set(dut_load.sub_start, 1)
        await ctx.tick()
        ctx.set(dut_load.sub_start, 0)

        async def drive_read():
            for _ in range(50):
                await ctx.tick()
                if ctx.get(dut_load.mem_rd_en):
                    addr = ctx.get(dut_load.mem_addr)
                    val  = mem_model.get(addr, 0)
                    ctx.set(dut_load.mem_rd_data, val)
                    ctx.set(dut_load.mem_rd_valid, 1)
                    await ctx.tick()
                    ctx.set(dut_load.mem_rd_valid, 0)
                    return
            raise AssertionError("round-trip mLoad: timed out waiting for mem_rd_en")

        await drive_read()   # FETCH_LOC
        await drive_read()   # FETCH_LIMIT
        await drive_read()   # FETCH_SEALS

        done_seen = False
        for _ in range(10):
            await ctx.tick()
            if ctx.get(dut_load.sub_fault):
                raise AssertionError(
                    f"round-trip mLoad faulted: type={ctx.get(dut_load.sub_fault_type)}"
                )
            if ctx.get(dut_load.sub_done):
                wr_data   = ctx.get(dut_load.cr_wr_data)
                done_seen = True
                break
        assert done_seen, "round-trip mLoad: timed out waiting for sub_done"

        # Verify loaded GT index and type match the saved CAP_GT via field access.
        loaded_index = ctx.get(dut_load.cr_wr_data.word0_gt.index)
        loaded_perms = ctx.get(dut_load.cr_wr_data.word0_gt.perms)
        loaded_type  = ctx.get(dut_load.cr_wr_data.word0_gt.gt_type)
        exp_index    = (CAP_GT >> 8) & 0x1FFFF
        exp_perms    = (CAP_GT >> 2) & 0x3F
        exp_type     = CAP_GT & 0x3
        assert loaded_index == exp_index, (
            f"round-trip: index={loaded_index}  expected={exp_index}"
        )
        assert loaded_perms == exp_perms, (
            f"round-trip: perms=0x{loaded_perms:02X}  expected=0x{exp_perms:02X}"
        )
        assert loaded_type == exp_type, (
            f"round-trip: gt_type={loaded_type}  expected={exp_type}"
        )
        print(
            f"\n  round-trip: mSave wrote GT index={exp_index}, perms=0x{exp_perms:02X} → "
            f"mLoad recovered index={loaded_index}, perms=0x{loaded_perms:02X} ✓"
        )

    sim_load = Simulator(dut_load)
    sim_load.add_clock(1e-6)
    sim_load.add_testbench(load_process)
    with sim_load.write_vcd("/tmp/round_trip_load.vcd"):
        sim_load.run()
    print("PASS: test_mload_msave_round_trip")
