###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# condition : PN553 --> eSE disabled
#
# 20190730 : Sample version for FW 11.1.1D
#          : Remove BLK1~6 because it is default value of FW
#          : make BLK1 for antenna tuning parameter
###################################################################################


## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547)
## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547)

###############################################################################
# Application options
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01
# ANDROID_LOG_DEBUG          0x03
# ANDROID_LOG_WARN           0x02
# ANDROID_LOG_ERROR          0x01
# ANDROID_LOG_SILENT         0x00
#
NXPLOG_EXTNS_LOGLEVEL=0x03
NXPLOG_NCIHAL_LOGLEVEL=0x03
NXPLOG_NCIX_LOGLEVEL=0x03
NXPLOG_NCIR_LOGLEVEL=0x03
NXPLOG_FWDNLD_LOGLEVEL=0x03
NXPLOG_TML_LOGLEVEL=0x03

###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/pn547"

###############################################################################
# File name for Firmware
#NXP_FW_NAME="libpn553_fw.so"

###############################################################################
# System clock source selection configuration
#    CLK_SRC_XTAL     - 0x01
#    CLK_SRC_PLL      - 0x02
NXP_SYS_CLK_SRC_SEL=0x01

###############################################################################
# System clock frequency selection configuration for PLL
#    CLK_FREQ_13MHZ   - 0x01
#    CLK_FREQ_19_2MHZ - 0x02
#    CLK_FREQ_24MHZ   - 0x03
#    CLK_FREQ_26MHZ   - 0x04
#    CLK_FREQ_38_4MHZ - 0x05
#    CLK_FREQ_52MHZ   - 0x06
NXP_SYS_CLK_FREQ_SEL=0x00

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# NXP TVDD configurations settings
# Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
# out of them only one can be configured at a time.
NXP_EXT_TVDD_CFG=0x01

###############################################################################
#config1:SLALM, 3.3V for both RM and CM
NXP_EXT_TVDD_CFG_1={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, 01, 01, 00, 00, 00, 81, 00, 10, 0C}

# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1C ***
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# New Features were added since FW10.1.13
# A0, 0D, 06, 70, 44, A3, 90, 03, 00,                   RF_CLIF_CFG_BR_212_T_RXA    CLIF_ANA_RX_REG
# A0, 0D, 06, 74, 44, A3, 90, 03, 00                    RF_CLIF_CFG_BR_424_T_RXA        CLIF_ANA_RX_REG
# A0, 0D, 06, 8E, 44, 12, 90, 03, 00,                   RF_CLIF_CFG_BR_212_T_RXF    CLIF_ANA_RX_REG
# A0, 0D, 06, 94, 44, 12, 90, 03, 00,                   RF_CLIF_CFG_BR_424_T_RXF    CLIF_ANA_RX_REG
# A0, 0D, 03, 24, 41, 40,                                               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 06, 24, 42, 00, 02, FF, FF,                   RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 28, 41, 40,                                               RF_CLIF_CFG_TECHNO_T_TXB    CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 06, 28, 42, 00, 02, FF, FF,                   RF_CLIF_CFG_TECHNO_T_TXB    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 8A, 41, 40,                                               RF_CLIF_CFG_BR_212_T_TXF_P  CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 03, 90, 41, 40,                                               RF_CLIF_CFG_BR_424_T_TXF_P  CLIF_ANA_TX_CLK_CONTROL_REG

# legacy RF parameters.
# A0, 0D, 03, 06, 37, 08,                                               RF_CLIF_CFG_TARGET          CLIF_TX_CONTROL_REG
# A0, 0D, 06, 32, 42, F8, 20, FF, FF,                   RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 06, 42, 00, 03, F2, F4,                   RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 32, 4A, 33, 07, 00, 1C,                   RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 1D, 11, 55, ...                                                   CLK_MAN_Power ON
# A0, 1E, 11, 1D, ...                                                   CLK_MAN_Power OFF
# A0, 0D, 04, 06, 03, 00, 71,                                   RF_CLIF_CFG_TARGET          CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 03, 00, 40, 05                                                RF_CLIF_CFG_BOOT            CLIF_ANA_NFCLD_REG
# A0, 0D, 06, 9A, 42, 00, 00, FF, FF,                   RF_CLIF_CFG_GTM_FELICA      CLIF_ANA_TX_AMPLITUDE_REG
##############################################################################################################

##############################################################################################################
# Please be noticed that below registers has to be set as same value !!!!!
# x value should be set to 0x0
# y value should be set as same value.
#       A0, 0D, 06, 06, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 24, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 98, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 9A, 42, 00, 0x, Fy, F3,
##############################################################################################################

##############################################################################################################
# Below were added by MyungHwan Cho as requested. - 2015/07/07
#    A0, 0D, 06, 34, 2D, 24, 77, 0C, 00    RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#    A0, 0D, 04, 34, 44, 21, 00            RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG(21,22,23)
##############################################################################################################
NXP_RF_CONF_BLK_1={ 20, 02, B1, 15,
    A0, 0D, 06, 06, 37, 08, 76, 00, 00,
    A0, 38, 04, 14, 0B, 0B, 00,
    A0, 0D, 03, 24, 03, 80,
    A0, 0D, 06, 06, 42, 00, 00, F2, F3,
    A0, 0D, 04, 32, 42, FC, 40,
    A0, 0D, 04, 46, 42, 68, 40,
    A0, 0D, 04, 56, 42, 78, 40,
    A0, 0D, 04, 5C, 42, 80, 40,
    A0, 0D, 06, 34, 44, 66, 0A, 00, 00,
    A0, 0D, 06, 48, 44, 65, 0A, 00, 00,
    A0, 0D, 06, 58, 44, 55, 08, 00, 00,
    A0, 0D, 06, 5E, 44, 55, 08, 00, 00,
    A0, 0D, 06, 34, 2D, DC, 60, 04, 00,
    A0, 0D, 06, 48, 2D, 15, 34, 1F, 01,
    A0, 0D, 06, 58, 2D, 0D, 48, 0C, 01,
    A0, 0D, 06, 5E, 2D, 0D, 5A, 0C, 01,
    A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,
    A0, 0D, 06, 46, 4A, 33, 07, 00, 07,
    A0, 0D, 06, 56, 4A, 43, 07, 00, 07,
    A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,
    A0, 0D, 06, 04, 42, F8, 40, FF, FF
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2={ 20, 02, 26, 02,
    A0, 3A, 08, A5, 00, A5, 00, A5, 00, A5, 00,
    A0, 29, 17, 1C, 02, 00, 1F, 00, 02, 00, 1F, 00, 02, 00, 40, F3, F3, 00, 43, F3, F3, 38, 70, 00, 00, 01
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3={20, 02, D6, 01,
    A0, 34, D2, 23, 04, 18,
    07,
    00,
    00, 20, 40, 00,
    2D, 20, 40, 00,
    32, 20, 40, 00,
    3B, 20, 40, 00,
    5C, 20, 40, 00,
    9A, 00, 60, 00,
    AE, 00, 70, 00,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 48, 01,
    00, 00, 08, 03,
    00, 00, 08, 01,
    00, 00, C8, 02,
    00, 00, C8, 00,
    00, 00, 88, 02,
    00, 00, 48, 02,
    00, 00, B8, 00,
    00, 00, 68, 00,
    00, 00, 18, 00,
    00, 00, 08, 02,
    00, 00, 00, 00,
    00, 00, 00, 00,
    00,
    00, 20, 40, 00,
    2D, 20, 40, 00,
    32, 20, 40, 00,
    3B, 20, 40, 00,
    5C, 20, 40, 00,
    9A, 00, 60, 00,
    AE, 00, 70, 00,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 48, 01,
    00, 00, 08, 03,
    00, 00, 08, 01,
    00, 00, C8, 02,
    00, 00, C8, 00,
    00, 00, 88, 02,
    00, 00, 48, 02,
    00, 00, B8, 00,
    00, 00, 68, 00,
    00, 00, 18, 00,
    00, 00, 08, 02,
    00, 00, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4={ 20, 02, 5B, 01,
    A0, 0B, 57, 08, 05, 90, 96, 0F, 4E, 00, 36, 95,
    00, 00, 36, 9F, 00, 00, 46, 9F, 00, 00, 4E, 9F,
    00, 00, 50, 9F, 00, 00, 58, 9F, 00, 00, 59, 9F,
    00, 00, 61, 9F, 00, 00, 64, 9F, 00, 00, 6B, 9F,
    00, 00, 6C, 9F, 00, 00, 74, 9F, 00, 00, 76, 9F,
    00, 00, 7E, 9F, 00, 00, 80, 9F, 00, 00, 88, 9F,
    00, 00, 8E, 9F, 00, 00, 93, 9F, 00, 00, 9B, 1F,
    00, 00, A3, 1F, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}

###############################################################################
# Core configuration extensions
# It includes
# A002      - Clock Request
#             0x00 - Disabled
#             0x01 - Enabled
# A003      - Clock Selection
#             Please refer to User Manual
# A004      - Clock Time Out
#             Defined in ms
# A006      - Vbat Monitor
#             0x00 - Enable
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2.75
# A00E      - Load Modulation Mode
#             0x00 - PLM
#             0x01 - ALM
# A012      - SWP interface 2 configuration
#             0x00 - SWP
#             0x02 - DWP
#             Please refer to User Manual
# A040-A043 - Ultra Low Power Tag Detector
#             Please refer to Application Note of ULPTD
# A05E      - Jewel Reader
#             Please refer to User Manual
# A080      - Restart polling Time Out
#             Defined in ms
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2
# A0CD      - SWP S1 line behavior
#             Defined S1 High time out during Activation sequence
# A0EC      - SWP1 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A0ED      - SWP2 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A09A      - LG Gemalto Issue enable
#             0x00 - Disabled
#             0x01 - Enabled
# A0F7      - Delay before Sending RSET (1.19us per 1 step)

NXP_CORE_CONF_EXTN_PM={20, 02, 4A, 0F,
    A0, 03, 01, 11,
    A0, 04, 01, 06,
    A0, 06, 01, 01,
    A0, 80, 02, E8, 03,
    A0, 11, 04, CD, 67, 22, 01,
    A0, 5E, 01, 01,
    A0, CD, 01, 1F,
    A0, EC, 01, 01,
    A0, ED, 01, 00,
    A0, CB, 01, 0F,
    A0, 68, 01, 01,
    A0, C3, 01, 02,
    A0, 69, 09, 02, CC, 80, 00, 00, 07, 40, 00, 00,
    A0, 9A, 01, 01,
    A0, F7, 02, C8, 02
}

NXP_CORE_CONF_EXTN_XTAL={20, 02, 51, 11,
    A0, 02, 01, 01,
    A0, 03, 01, 08,
    A0, 04, 01, 06,
    A0, 06, 01, 03,
    A0, 11, 04, 14, B8, 0B, 14,
    A0, 12, 01, 02,
    A0, 37, 01, 35,
    A0, 5E, 01, 01,
    A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
    A0, 80, 02, 84, 03,
    A0, C3, 01, 04,
    A0, CB, 01, 25,
    A0, EC, 01, 01,
    A0, ED, 01, 00,
    A0, 7B, 01, 03,
    A0, 84, 01, 01,
    A0, 86, 01, 77
}

NXP_CORE_CONF_EXTN={20, 02, 25, 09,
    A0, EC, 01, 01,
    A0, ED, 01, 01,
    A0, 5E, 01, 01,
    A0, 12, 01, 02,
    A0, 40, 01, 01,
    A0, DD, 01, 2D,
    A0, D1, 01, 02,
    A0, D4, 01, 01,
    A0, 37, 01, 11
}

###############################################################################
# apply Low Power Polling(LPM) Algorithm, detecting RF field using short-term single carrier
# NORMAL Polling : {20, 02, 11, 04, A0, 40, 01, 00, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 50}
# LPM Polling    : {20, 02, 11, 04, A0, 40, 01, 01, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 00}
# HYBRID Polling : {20, 02, 11, 04, A0, 40, 01, 01, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 04}
# ADVANCED LPCD Polling : {20, 02, 11, 04, A0, 40, 01, 05, A0, 41, 01, 04, A0, 42, 01, 19, A0, 43, 01, 04}

NXP_POLLING_MODE={20, 02, 11, 04,
    A0, 40, 01, 01,
    A0, 41, 01, 03,
    A0, 42, 01, 19,
    A0, 43, 01, 04
}

###############################################################################
# Core configuration settings
NXP_CORE_CONF={ 20, 02, 2E, 0E,
    28, 01, 00,
    21, 01, 00,
    30, 01, 08,
    31, 01, 03,
    32, 01, 20,
    38, 01, 01,
    33, 04, 01, 02, 03, 04,
    54, 01, 06,
    50, 01, 02,
    5B, 01, 00,
    80, 01, 01,
    81, 01, 01,
    82, 01, 0E,
    18, 01, 01
}

###############################################################################
# Default SE Options
# No secure element 0x00
# eSE               0x01
# UICC              0x02
# UICC2             0x04
NXP_DEFAULT_SE=0x02

###############################################################################
#Enable SWP full power mode when phone is power off
NXP_SWP_FULL_PWR_ON=0x00

###############################################################################
#### Select the CHIP ####
#PN547C2            0x01
#PN65T              0x02
#PN548AD            0x03
#PN66T              0x04
#PN551              0x05
#PN67T              0x06
#PN553              0x07
#PN80T              0x08
NXP_NFC_CHIP=0x07

###############################################################################
#Set the default AID route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_AID_ROUTE=0x02

###############################################################################
#Set the Mifare Desfire route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_DESFIRE_ROUTE=0x02

###############################################################################
#Set the Mifare CLT route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x04
DEFAULT_MIFARE_CLT_ROUTE=0x02

###############################################################################
#Set the Felica CLT route Location :
#This settings will be used when application does not set this parameter
# eSE  0x01
# UICC 0x02
# UICC2 0x04
DEFAULT_FELICA_CLT_ROUTE=0x02

