
/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/../vpr/vpr vpr_6_4_10_10_96_x8_y8.xml multi_consumer --blif_file multi_consumer.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --route_chan_width 96 --nodisp --cluster_seed_type timing --sdc_file /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Jul  5 2014.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Circuit name: multi_consumer.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.01 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 3 LUT buffers.
Sweeped away 5 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	4 LUTs of size 1
	9 LUTs of size 2
	12 LUTs of size 3
	19 LUTs of size 4
	13 LUTs of size 5
	10 LUTs of size 6
	16 of type input
	64 of type output
	0 of type latch
	67 of type names
Timing analysis: ON
Circuit netlist file: multi_consumer.net
Circuit placement file: multi_consumer.place
Circuit routing file: multi_consumer.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 96
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'multi_consumer.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 147, total nets: 83, total inputs: 16, total outputs: 64
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 1: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 2: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 3: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 4: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 5: cb.n103, type: clb
	...
Passed route at end.
Complex block 6: cb.n93, type: clb
	...
Passed route at end.
Complex block 7: cb.n140, type: clb
	...
Passed route at end.
Complex block 8: cb.n134, type: clb
	...
Passed route at end.
Complex block 9: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out_7~11, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out_7~14, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out_1~13, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out_2~13, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out_4~13, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out_4~14, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out_2~14, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out_4~15, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out_7~15, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out_1~14, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out_7~12, type: io
	
Passed route at end.
Complex block 21: cb.out:top^d_out_2~15, type: io
	
Passed route at end.
Complex block 22: cb.out:top^d_out_7~13, type: io
	
Passed route at end.
Complex block 23: cb.out:top^d_out_1~15, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 24: cb.top^d_out_2~13, type: clb
	...
Passed route at end.
Complex block 25: cb.top^d_out_4~15, type: clb
	...
Passed route at end.
Complex block 26: cb.top^d_out_7~14, type: clb
	...
Passed route at end.
Complex block 27: cb.out:top^d_out_4~12, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out_1~11, type: io
	
Passed route at end.
Complex block 29: cb.out:top^d_out_1~9, type: io
	
Passed route at end.
Complex block 30: cb.out:top^d_out_2~11, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out_1~10, type: io
	
Passed route at end.
Complex block 32: cb.out:top^d_out_2~12, type: io
	
Passed route at end.
Complex block 33: cb.out:top^d_out_4~11, type: io
	
Passed route at end.
Complex block 34: cb.out:top^d_out_1~12, type: io
	
Passed route at end.
Complex block 35: cb.top^d_out_1~12, type: clb
	...
Passed route at end.
Complex block 36: cb.top^d_out_1~10, type: clb
	...
Passed route at end.
Complex block 37: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 38: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 39: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 40: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 41: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 42: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 43: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 44: cb.out:top^d_out_7~8, type: io
	
Passed route at end.
Complex block 45: cb.out:top^d_out_7~10, type: io
	
Passed route at end.
Complex block 46: cb.out:top^d_out_7~9, type: io
	
Passed route at end.
Complex block 47: cb.out:top^d_out_7~7, type: io
	
Passed route at end.
Complex block 48: cb.out:top^d_out_7~6, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 49: cb.top^d_out_7~10, type: clb
	...
Passed route at end.
Complex block 50: cb.out:top^d_out_4~10, type: io
	
Passed route at end.
Complex block 51: cb.out:top^d_out_4~9, type: io
	
Passed route at end.
Complex block 52: cb.out:top^d_out_4~8, type: io
	
Passed route at end.
Complex block 53: cb.out:top^d_out_4~7, type: io
	
Passed route at end.
Complex block 54: cb.out:top^d_out_1~7, type: io
	
Passed route at end.
Complex block 55: cb.out:top^d_out_1~8, type: io
	
Passed route at end.
Complex block 56: cb.out:top^d_out_1~6, type: io
	
Passed route at end.
Complex block 57: cb.out:top^d_out_2~10, type: io
	
Passed route at end.
Complex block 58: cb.out:top^d_out_2~9, type: io
	
Passed route at end.
Complex block 59: cb.out:top^d_out_2~8, type: io
	
Passed route at end.
Complex block 60: cb.out:top^d_out_2~7, type: io
	
Passed route at end.
Complex block 61: cb.top^d_out_2~8, type: clb
	...
Passed route at end.
Complex block 62: cb.top^d_out_1~6, type: clb
	...
Passed route at end.
Complex block 63: cb.out:top^d_out_1~5, type: io
	
Passed route at end.
Complex block 64: cb.top^d_out_1~5, type: clb
	...
Passed route at end.
Complex block 65: cb.out:top^d_out_1~4, type: io
	
Passed route at end.
Complex block 66: cb.top^d_out_1~4, type: clb
	...
Passed route at end.
Complex block 67: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 68: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 69: cb.out:top^d_out_2~6, type: io
	
Passed route at end.
Complex block 70: cb.out:top^d_out_7~5, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out_4~6, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out_2~5, type: io
	
Passed route at end.
Complex block 73: cb.out:top^d_out_7~4, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out_4~5, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out_1~3, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out_2~4, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out_7~3, type: io
	
Passed route at end.
Complex block 78: cb.top^d_out_1~3, type: clb
	...
Passed route at end.
Complex block 79: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out_4~4, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out_2~3, type: io
	
Passed route at end.
Complex block 82: cb.out:top^d_out_1~2, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out_7~2, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out_4~3, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out_2~2, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out_7~1, type: io
	
Passed route at end.
Complex block 87: cb.out:top^d_out_1~1, type: io
	
Passed route at end.
Complex block 88: cb.top^d_out_4~3, type: clb
	...
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Complex block 89: cb.top^d_out_1~1, type: clb
	..
Passed route at end.
Complex block 90: cb.out:top^d_out_4~2, type: io
	
Passed route at end.
Complex block 91: cb.out:top^d_out_2~1, type: io
	
Passed route at end.
Complex block 92: cb.out:top^d_out_1~0, type: io
	
Passed route at end.
Complex block 93: cb.out:top^d_out_7~0, type: io
	
Passed route at end.
Complex block 94: cb.out:top^d_out_4~1, type: io
	
Passed route at end.
Complex block 95: cb.out:top^d_out_4~0, type: io
	
Passed route at end.
Complex block 96: cb.out:top^d_out_2~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 80, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 17, average # input + clock pins used: 6.52941, average # output pins used: 3.88235
Absorbed logical nets 1 out of 83 nets, 82 nets not absorbed.

Netlist conversion complete.

Packing took 0.03 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'multi_consumer.net'.

Netlist num_nets: 82
Netlist num_blocks: 97
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 17.
Netlist inputs pins: 16
Netlist output pins: 64

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      80	blocks of type: io
	Architecture 256	blocks of type: io
	Netlist      17	blocks of type: clb
	Architecture 64	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 175 point to point connections in this circuit.

Initial placement cost: 0.97709 bb_cost: 8.09202 td_cost: 4.34347e-08 delay_cost: 6.96749e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.21771    1.0204     8.35535 3.98627e-08 7.13064e-08 3.98142e-10   2.8404   0.9926  0.0221  9.0000  1.0000      4456  0.5000
  0.10886    0.9781      8.3587 4.52677e-08 7.13152e-08 4.18142e-10   2.5404   0.9899  0.0227  9.0000  1.0000      8912  0.5000
  0.05443    1.0459     8.25778 4.65646e-08 7.10922e-08 3.91284e-10   2.3394   0.9675  0.0263  9.0000  1.0000     13368  0.5000
  0.02721    1.0073      8.0966  4.7113e-08 7.07877e-08 3.90142e-10   2.3404   0.9313  0.0251  9.0000  1.0000     17824  0.9000
  0.02449    1.0105     8.08742 4.71208e-08 7.06141e-08 4.02142e-10   2.3404   0.9338  0.0242  9.0000  1.0000     22280  0.9000
  0.02204     1.014     8.08262 4.57598e-08 7.00626e-08 3.86714e-10   2.3404   0.9273  0.0251  9.0000  1.0000     26736  0.9000
  0.01984    0.9641     8.10513 4.25596e-08 7.03545e-08 4.07286e-10   2.6404   0.9082  0.0214  9.0000  1.0000     31192  0.9000
  0.01786   0.99034     8.02274 4.64909e-08 7.02084e-08 4.19285e-10   2.4404   0.8936  0.0251  9.0000  1.0000     35648  0.9000
  0.01607   0.98103     7.99632  4.5446e-08 7.00046e-08 4.07286e-10   2.4394   0.8945  0.0225  9.0000  1.0000     40104  0.9000
  0.01446   0.94385     8.00616 4.46959e-08 7.02398e-08  4.1643e-10   2.5404   0.8878  0.0200  9.0000  1.0000     44560  0.9000
  0.01302    1.0131     7.84409 4.44553e-08 6.98568e-08    3.97e-10   2.4394   0.8636  0.0250  9.0000  1.0000     49016  0.9000
  0.01171   0.96084     7.83208 4.57679e-08 6.94916e-08 4.01572e-10   2.3404   0.8566  0.0215  9.0000  1.0000     53472  0.9000
  0.01054   0.95687     7.75155 4.57889e-08 6.92778e-08 4.03285e-10   2.3404   0.8431  0.0270  9.0000  1.0000     57928  0.9000
  0.00949    1.0154     7.67891 4.47309e-08 6.92359e-08 3.78713e-10   2.3404   0.8232  0.0279  9.0000  1.0000     62384  0.9000
  0.00854   0.97773     7.67826 4.43371e-08 6.85789e-08 4.04428e-10   2.4394   0.8009  0.0208  9.0000  1.0000     66840  0.9000
  0.00769   0.96988     7.54314 4.56548e-08 6.84744e-08 4.00428e-10   2.3404   0.7875  0.0205  9.0000  1.0000     71296  0.9500
  0.00730   0.97756     7.57309 4.47689e-08 6.84502e-08 3.95856e-10   2.3404   0.7803  0.0207  9.0000  1.0000     75752  0.9500
  0.00694   0.98883     7.44615 4.34419e-08 6.82141e-08 3.96427e-10   2.4404   0.7455  0.0252  9.0000  1.0000     80208  0.9500
  0.00659    1.0082     7.40455 4.58384e-08 6.81553e-08 3.83284e-10   2.2404   0.7325  0.0223  9.0000  1.0000     84664  0.9500
  0.00626   0.97321     7.35209 3.92751e-08 6.73721e-08 3.89571e-10   2.6404   0.7188  0.0216  9.0000  1.0000     89120  0.9500
  0.00595   0.96895     7.28878  4.2617e-08 6.75394e-08 3.98141e-10   2.4404   0.7161  0.0251  9.0000  1.0000     93576  0.9500
  0.00565   0.98062     7.20546 4.32121e-08 6.69804e-08 3.88427e-10   2.3404   0.6977  0.0223  9.0000  1.0000     98032  0.9500
  0.00537    1.0136     7.16442 4.24014e-08 6.70107e-08    3.89e-10   2.4404   0.6827  0.0216  9.0000  1.0000    102488  0.9500
  0.00510    1.0205     7.16582 4.24088e-08 6.72293e-08 3.84428e-10   2.4404   0.6692  0.0229  9.0000  1.0000    106944  0.9500
  0.00484   0.96585     7.03864 4.09805e-08 6.69291e-08 3.94142e-10   2.5404   0.6546  0.0212  9.0000  1.0000    111400  0.9500
  0.00460    1.0007     6.98859 4.32718e-08 6.54176e-08 3.70138e-10   2.2404   0.6111  0.0265  9.0000  1.0000    115856  0.9500
  0.00437    1.0345      6.8968 4.22511e-08  6.5086e-08 3.50142e-10   2.2404   0.5965  0.0303  9.0000  1.0000    120312  0.9500
  0.00415   0.95103     6.76155 4.25871e-08 6.39161e-08 3.89001e-10   2.2404   0.5864  0.0238  9.0000  1.0000    124768  0.9500
  0.00395    1.0283     6.62478 3.89627e-08 6.32742e-08 3.49572e-10   2.3404   0.5359  0.0200  9.0000  1.0000    129224  0.9500
  0.00375   0.99717     6.48936 4.37285e-08 6.40083e-08 3.59856e-10   2.1404   0.5390  0.0188  9.0000  1.0000    133680  0.9500
  0.00356    0.9757     6.78332 4.08656e-08 6.45634e-08 3.82713e-10   2.4404   0.5644  0.0206  9.0000  1.0000    138136  0.9500
  0.00338   0.96464      6.6758 4.09506e-08 6.35902e-08 3.66137e-10   2.2404   0.5361  0.0195  9.0000  1.0000    142592  0.9500
  0.00321   0.93641      6.2418 4.07395e-08 6.09332e-08 3.75858e-10   2.2404   0.4522  0.0247  9.0000  1.0000    147048  0.9500
  0.00305   0.99579     6.15429 3.81506e-08 6.03836e-08 3.41571e-10   2.2404   0.4351  0.0225  9.0000  1.0000    151504  0.9500
  0.00290   0.99165     5.92185 3.83506e-08 5.85591e-08    3.37e-10   2.1404   0.4181  0.0266  8.9563  1.0382    155960  0.9500
  0.00276     1.013     5.82951 3.47846e-08 5.81417e-08 3.27286e-10   2.0404   0.4015  0.0173  8.7600  1.2100    160416  0.9500
  0.00262   0.97192     5.65658 2.95588e-08  5.6269e-08    3.25e-10   2.1404   0.3649  0.0315  8.4226  1.5052    164872  0.9500
  0.00249   0.97777     5.42777 2.24141e-08 5.55366e-08 3.07286e-10   2.1404   0.3449  0.0173  7.7901  2.0587    169328  0.9500
  0.00236   0.96321     5.16723 2.03398e-08 5.41903e-08    3.09e-10   2.0394   0.3092  0.0223  7.0495  2.7067    173784  0.9500
  0.00224    1.0223      5.2749 1.64509e-08 5.50067e-08 2.98714e-10   1.9404   0.3411  0.0183  6.1277  3.5132    178240  0.9500
  0.00213   0.94159     4.94688 1.42904e-08 5.31362e-08 3.07285e-10   1.9394   0.3373  0.0293  5.5218  4.0435    182696  0.9500
  0.00203   0.96676     4.81705 1.09851e-08 5.25785e-08 3.01565e-10   1.9404   0.3633  0.0192  4.9547  4.5397    187152  0.9500
  0.00192   0.97549     4.67585 1.13112e-08 5.09439e-08 2.93565e-10   1.8404   0.3079  0.0167  4.5748  4.8720    191608  0.9500
  0.00183   0.93553     4.52988 1.12098e-08 5.10038e-08 2.88994e-10   1.8404   0.3330  0.0217  3.9705  5.4008    196064  0.9500
  0.00174   0.96589     4.33262  8.9295e-09 5.07491e-08 2.92428e-10   1.8394   0.3173  0.0166  3.5458  5.7725    200520  0.9500
  0.00165    0.9623     4.32637 6.69504e-09 5.07076e-08    2.85e-10   1.9394   0.3119  0.0147  3.1108  6.1531    204976  0.9500
  0.00157    0.9439     4.14463 1.03399e-08 5.02672e-08 2.84428e-10   1.7394   0.3508  0.0193  2.7124  6.5016    209432  0.9500
  0.00149    0.9578     4.02043 6.48071e-09 5.04046e-08    2.81e-10   1.8404   0.3458  0.0167  2.4704  6.7134    213888  0.9500
  0.00141   0.93331     3.86806 9.81722e-09 4.97554e-08 2.87285e-10   1.7394   0.2956  0.0201  2.2377  6.9170    218344  0.9500
  0.00134   0.97628     3.97166 6.37927e-09 5.03546e-08 2.88999e-10   1.8394   0.3472  0.0086  1.9145  7.1998    222800  0.9500
  0.00128   0.94804     3.79445 7.78861e-09 4.99828e-08 2.89571e-10   1.7394   0.3009  0.0174  1.7368  7.3553    227256  0.9500
  0.00121   0.94776     3.91916 5.61959e-09 5.06509e-08 2.91285e-10   1.8394   0.3119  0.0096  1.4953  7.5666    231712  0.9500
  0.00115   0.96853     3.71705 7.68058e-09  4.9911e-08 2.78142e-10   1.7394   0.2864  0.0086  1.3038  7.7342    236168  0.9500
  0.00109   0.96791     3.82305  8.0081e-09 4.93944e-08 2.83285e-10   1.7394   0.2956  0.0104  1.1035  7.9095    240624  0.9500
  0.00104   0.96979     3.67643 8.23872e-09 4.98438e-08    2.81e-10   1.7394   0.2749  0.0103  1.0000  8.0000    245080  0.9500
  0.00099   0.98632     3.59579 5.48592e-09 4.99491e-08 2.79857e-10   1.8394   0.2603  0.0064  1.0000  8.0000    249536  0.9500
  0.00094   0.99782     3.65069 7.17304e-09 4.91205e-08 2.81571e-10   1.7394   0.2516  0.0054  1.0000  8.0000    253992  0.9500
  0.00089   0.98756     3.65367 7.75182e-09 4.96264e-08 2.83856e-10   1.7394   0.2276  0.0058  1.0000  8.0000    258448  0.9500
  0.00085   0.98955     3.62513 7.01454e-09 4.86954e-08 2.76428e-10   1.7394   0.2116  0.0083  1.0000  8.0000    262904  0.9500
  0.00080   0.99473     3.56998 6.95778e-09 4.88673e-08 2.78143e-10   1.7394   0.1847  0.0055  1.0000  8.0000    267360  0.9500
  0.00076   0.99399     3.55411 7.65646e-09 4.94474e-08 2.78714e-10   1.7394   0.1869  0.0055  1.0000  8.0000    271816  0.9500
  0.00073   0.95403     3.61739 8.17707e-09 4.89137e-08 2.90714e-10   1.7394   0.1658  0.0090  1.0000  8.0000    276272  0.9500
  0.00069   0.97931     3.60983 7.96369e-09 4.93762e-08 2.79285e-10   1.7394   0.1914  0.0071  1.0000  8.0000    280728  0.9500
  0.00066   0.93867     3.55272 8.31344e-09 4.92078e-08 2.81571e-10   1.7394   0.1753  0.0170  1.0000  8.0000    285184  0.9500
  0.00062   0.99391      3.5368 7.39554e-09 4.83564e-08 2.79857e-10   1.7394   0.1645  0.0044  1.0000  8.0000    289640  0.9500
  0.00059    0.9532     3.50746 7.27641e-09 4.85812e-08 2.80428e-10   1.7394   0.1481  0.0100  1.0000  8.0000    294096  0.8000
  0.00047   0.98333     3.45908 6.74668e-09 4.84954e-08 2.79286e-10   1.7394   0.1140  0.0037  1.0000  8.0000    298552  0.8000
  0.00038   0.98788     3.41236 6.65746e-09 4.85056e-08 2.69565e-10   1.7394   0.0819  0.0046  1.0000  8.0000    303008  0.8000
  0.00030   0.99512     3.40895 6.88497e-09 4.86428e-08 2.78137e-10   1.7394   0.0646  0.0018  1.0000  8.0000    307464  0.8000
  0.00024   0.99518     3.38827 6.83236e-09 4.84115e-08 2.75857e-10   1.7394   0.0453  0.0017  1.0000  8.0000    311920  0.8000
  0.00019   0.99666     3.37137 6.84203e-09 4.85708e-08 2.78137e-10   1.7394   0.0503  0.0007  1.0000  8.0000    316376  0.8000
  0.00016   0.99953     3.37017 6.79784e-09  4.8852e-08 2.77571e-10   1.7394   0.0500  0.0003  1.0000  8.0000    320832  0.8000
  0.00012   0.99707     3.36404 6.88238e-09 4.87339e-08 2.79285e-10   1.7394   0.0350  0.0006  1.0000  8.0000    325288  0.8000
  0.00010    1.0005     3.36228 6.74201e-09 4.89841e-08 2.79857e-10   1.7394   0.0390  0.0004  1.0000  8.0000    329744  0.8000
  0.00008   0.99783     3.36059 6.88055e-09 4.90966e-08    2.81e-10   1.7394   0.0373  0.0006  1.0000  8.0000    334200  0.8000
  0.00006    0.9998      3.3577 6.75169e-09 4.89737e-08 2.79857e-10   1.7394   0.0361  0.0002  1.0000  8.0000    338656  0.8000
  0.00000   0.99843     3.35981 6.83337e-09 4.85152e-08 2.79857e-10            0.0162  0.0002  1.0000  8.0000    343112

BB estimate of min-dist (placement) wirelength: 336
bb_cost recomputed from scratch: 3.35981
timing_cost recomputed from scratch: 6.83279e-09
delay_cost recomputed from scratch: 4.8475e-08

Completed placement consistency check successfully.

Swaps called: 343209

Placement estimated critical path delay: 1.73937 ns
Placement cost: 0.998382, bb_cost: 3.35981, td_cost: 6.83278e-09, delay_cost: 4.8475e-08
Placement total # of swap attempts: 343209
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.62 seconds.
Build rr_graph took 0.14 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 990, total available wire length 13824, ratio 0.0716146
Critical path: 2.34037 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 3
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 4
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 5
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 6
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 7
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 8
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 9
Critical path: 2.34037 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 2.34037 ns
Routing iteration took 0.02 seconds.

Routing iteration: 11
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 12
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 13
Critical path: 2.34037 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 15
Critical path: 2.34037 ns
Routing iteration took 0.01 seconds.

Routing iteration: 16
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -13348750
Circuit successfully routed with a channel width factor of 96.


Average number of bends per net: 2.67073  Maximum # of bends: 14

Number of routed nets (nonglobal): 82
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 1061, average net length: 12.9390
	Maximum net length: 66

Wirelength results in terms of physical segments...
	Total wiring segments used: 350, average wire segments per net: 4.26829
	Maximum segments used by a net: 21
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	22	12.5000  	96
1	15	7.25000  	96
2	16	8.25000  	96
3	15	6.25000  	96
4	20	6.37500  	96
5	20	7.12500  	96
6	11	4.50000  	96
7	11	4.37500  	96
8	12	4.12500  	96

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	96
1	2	0.375000 	96
2	1	0.375000 	96
3	2	0.750000 	96
4	5	2.62500  	96
5	11	6.25000  	96
6	13	9.25000  	96
7	16	13.1250  	96
8	53	39.1250  	96

Total tracks in x-direction: 864, in y-direction: 864

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 512000
	Total used logic block area: 136000

Routing area (in minimum width transistor areas)...
	Total routing area: 591186., per logic tile: 9237.27

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0737

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0737

Nets on critical path: 4 normal, 0 global.
Total logic delay: 8.3637e-10 (s), total net delay: 1.504e-09 (s)
Final critical path: 2.34037 ns
f_max: 427.283 MHz

Least slack in design: -2.34037 ns

Routing took 0.38 seconds.
The entire flow of VPR took 1.13 seconds.
