# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl" \
"../../../../octave_main.srcs/sources_1/ip/FFT_transform/sim/FFT_transform.vhd" \
"../../../../octave_main.srcs/sources_1/ip/FFT_transform/demo_tb/tb_FFT_transform.vhd" \
"../../../../octave_main.srcs/sources_1/ip/freq_short_memo/freq_short_memo_sim_netlist.vhdl" \
"../../../../octave_main.srcs/sources_1/ip/out_long_memo/out_long_memo_sim_netlist.vhdl" \
"../../../../octave_main.srcs/sources_1/new/project_trunk.vhd" \
"../../../../octave_main.srcs/sources_1/new/sampling.vhd" \
"../../../../octave_main.srcs/sources_1/new/shift_register.vhd" \
"../../../../octave_main.srcs/sources_1/new/master_controller.vhd" \
"../../../../octave_main.srcs/sources_1/new/display_interface.vhd" \
"../../../../octave_main.srcs/sources_1/new/display_counter.vhd" \
"../../../../octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd" \
"../../../../octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd" \
"../../../../octave_main.srcs/sources_1/new/window_controller.vhd" \
"../../../../octave_main.srcs/sources_1/new/fsm_global.vhd" \
"../../../../octave_main.srcs/sources_1/new/fsm_control.vhd" \
"../../../../octave_main.srcs/sources_1/new/transform_controller.vhd" \
"../../../../octave_main.srcs/sources_1/new/manager_memo.vhd" \
"../../../../octave_main.srcs/sources_1/new/man_out_memo.vhd" \
"../../../../octave_main.srcs/sim_1/new/main_tb.vhd" \
"../../../../octave_main.srcs/sim_1/new/display_test.vhd" \
"../../../../octave_main.srcs/sim_1/new/window_tb.vhd" \
"../../../../octave_main.srcs/sim_1/new/tb_transform.vhd" \

# Do not sort compile order
nosort
