true_dual_port
pack_mode
a_data_width
a_data_flow_thru
a_fast_write
a_outclr_en
a_addclr_en
a_output_sel
a_dmy_pwdwn
a_wr_timer_pulse
a_wl_delay
b_dmy_delay
a_sa_wren_delay
a_saen_delay
a_outen_delay
a_outen_pulse
a_fast_read
b_data_width
b_data_flow_thru
b_fast_write
b_outclr_en
b_addclr_en
b_output_sel
b_dmy_pwdwn
b_wr_timer_pulse
b_wl_delay
b_dmy_delay
b_sa_wren_delay
b_saen_delay
b_outen_delay
b_outen_pulse
b_fast_read
disable_unused
bist_mode
ram
top_r_sel
top_r_inv
top_w_sel
top_w_inv
top_clr_sel
top_clr_inv
top_clk_sel
top_clk_inv
top_ce0_sel
top_ce0_inv
top_ce1_sel
top_ce1_inv
top_coreclk_sel
top_inclk_sel
top_outclk_sel
top_addclr_sel
top_outclr_sel
bot_r_sel
bot_r_inv
bot_w_sel
bot_w_inv
bot_clr_sel
bot_clr_inv
bot_clk_sel
bot_clk_inv
bot_ce0_sel
bot_ce0_inv
bot_ce1_sel
bot_ce1_inv
bot_coreclk_sel
bot_inclk_sel
bot_outclk_sel
bot_1_addclr_sel
bot_1_outclr_sel
bot_1_coreclk_sel
bot_1_inclk_sel
bot_1_outclk_sel
itg_lfsr
tdf_atpg
pr_en
test_mode_off
