# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB7.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../ECE524_PRELAB7.srcs/sources_1/new/package.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB7.srcs/sources_1/new/Serial_Implementation_FIR.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB7.srcs/sources_1/new/rounder.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB7.srcs/sim_Serial_FIR/new/Serial_FIR_tb.vhd"

# Do not sort compile order
nosort
