sourcing C:\lscc\diamond\3.5\synpbase\lib\message_override.tcl
Running in Lattice mode

Starting:    C:\lscc\diamond\3.5\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.5\synpbase
Hostname:    DESKTOP-990B5R6
Date:        Sun Jul 03 11:20:52 2022
Version:     J-2015.03L

Arguments:   -product synplify_pro -tcl C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo/launch_synplify.tcl"
log file: "C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srr"
Running: clkdivtwo in foreground

Running clkdivtwo_syn|clkdivtwo

Running: compile (Compile) on clkdivtwo_syn|clkdivtwo

Running: compile_flow (Compile Process) on clkdivtwo_syn|clkdivtwo

Running: compiler (Compile Input) on clkdivtwo_syn|clkdivtwo
Copied C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_comp.srs to C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srs

compiler Completed
Return Code: 0
Run Time:0h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on clkdivtwo_syn|clkdivtwo
Copied C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_comp.srs to C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_mult.srs to C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srs
Complete: Compile Process on clkdivtwo_syn|clkdivtwo

Running: premap (Pre-mapping) on clkdivtwo_syn|clkdivtwo

premap Completed
Return Code: 0
Run Time:0h:00m:01s
Complete: Compile on clkdivtwo_syn|clkdivtwo

Running: map (Map) on clkdivtwo_syn|clkdivtwo

Running: fpga_mapper (Map & Optimize) on clkdivtwo_syn|clkdivtwo
Copied C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_m.srm to C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srm

fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:02s
Complete: Map on clkdivtwo_syn|clkdivtwo
Complete: Logic Synthesis on clkdivtwo_syn|clkdivtwo
Copied C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srr to C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\backup\clkdivtwo.srr
log file: "C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srr"
Running: timing in foreground

running timing analysis on C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\clkdivtwo.srd

Running: timing (Timing Analysis) on clkdivtwo_syn|clkdivtwo

timing Completed
Return Code: 0
Run Time:0h:00m:01s
exit status=0
