0.7
2020.1
May 27 2020
20:09:33
D:/CPU_design/lab/lab3/cache_test/cache_test.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sim_1/new/cache_tb.v,1693642591,verilog,,,,cache_tb,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/sim/BRAM.v,1698921069,verilog,,D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v,,BRAM,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/axi/sim/axi.v,1693642695,verilog,,D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/sim/BRAM.v,,axi,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v,1699167937,verilog,,D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v,,cache,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v,1699146278,verilog,,D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v,,getPCaddr,,,,,,,,
D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v,1699097858,verilog,,D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sim_1/new/cache_tb.v,,icache_tagv_table,,,,,,,,
