
---------- Begin Simulation Statistics ----------
final_tick                                11478044375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    311                       # Simulator instruction rate (inst/s)
host_mem_usage                                7999408                       # Number of bytes of host memory used
host_op_rate                                      319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23555.29                       # Real time elapsed on the host
host_tick_rate                                 242164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7328009                       # Number of instructions simulated
sim_ops                                       7518331                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005704                       # Number of seconds simulated
sim_ticks                                  5704240000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.473712                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   40665                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56110                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3911                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             52972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              718                       # Number of indirect misses.
system.cpu.branchPred.lookups                   94310                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15157                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      597562                       # Number of instructions committed
system.cpu.committedOps                        639497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.523427                       # CPI: cycles per instruction
system.cpu.discardedOps                         11778                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             449962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83908                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          803411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396287                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      492                       # number of quiesce instructions executed
system.cpu.numCycles                          1507904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       492                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  484941     75.83%     75.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1209      0.19%     76.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91070     14.24%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62277      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   639497                       # Class of committed instruction
system.cpu.quiesceCycles                      7618880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704493                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              226796                       # Transaction distribution
system.membus.trans_dist::ReadResp             227281                       # Transaction distribution
system.membus.trans_dist::WriteReq             134416                       # Transaction distribution
system.membus.trans_dist::WriteResp            134416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       712704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       712704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22877480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007051                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362055                       # Request fanout histogram
system.membus.reqLayer6.occupancy           979680500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9828000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              429093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1938000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7838730                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1406918050                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1073000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       260096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       260096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       456484                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       456484                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1433160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22817352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2462268250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1578259                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1967449186                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1236772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       226304                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       226304                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       130048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       130048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       438179                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       438179    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       438179                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1059355750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1261568000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24576000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14483456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23920640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4323328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       452608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2811904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2849271419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1459102703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4308374122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1654415663                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2539068482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4193484145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4503687082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3998171185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8501858267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          214                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2401021                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       201955                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2602976                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2401021                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2401021                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2401021                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       201955                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2602976                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14510144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8337728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       226304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2539068482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4678625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2543747107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2569317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1459102703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1461672019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2569317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3998171185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4678625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4005419127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    356207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160390250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130277                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130277                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7307909135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1132860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13255424135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32254.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58504.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   211382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  200274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    370                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.269900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.953916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.335868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          428      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          622      2.58%      4.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          306      1.27%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.49%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          399      1.66%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          327      1.36%     10.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          389      1.62%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          386      1.60%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20868     86.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1770.445312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1516.881980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    625.251430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2      1.56%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      2.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           38     29.69%     32.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.78%     32.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.78%     33.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     59.38%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      3.12%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      3.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.859375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.939985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.280830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          122     95.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14500608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8338304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14510144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8337728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2542.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1461.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2543.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1461.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5704099375                       # Total gap between requests
system.mem_ctrls.avgGap                      15977.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14474176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8322112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2537441622.372129917145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4633746.125688960776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2838590.241644811351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1458934406.686955690384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       226304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          229                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13239443490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15980645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2509112630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 107870407375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58502.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38322.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10956823.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    829466.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11885127.975000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8294185.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        412094193.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       181064968.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54593475.300001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113824174.687499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28330932.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       810087058.012502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.014897                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1433661035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3963127625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 984                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           492                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9678853.150407                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2445936.229229                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          492    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5684125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             492                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6716048625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4761995750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       189740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           189740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       189740                       # number of overall hits
system.cpu.icache.overall_hits::total          189740                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          214                       # number of overall misses
system.cpu.icache.overall_misses::total           214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       189954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       189954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189954                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          214                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8950750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8950750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001127                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001127                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41825.934579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41825.934579                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       189740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          189740                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       189954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41825.934579                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.146880                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2070.725000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.146880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            380122                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           380122                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149134                       # number of overall hits
system.cpu.dcache.overall_hits::total          149134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          587                       # number of overall misses
system.cpu.dcache.overall_misses::total           587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42221500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42221500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42221500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42221500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003921                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71927.597956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71927.597956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71927.597956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71927.597956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          229                       # number of writebacks
system.cpu.dcache.writebacks::total               229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4860                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4860                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30352000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30352000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10699375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10699375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002905                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69774.712644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69774.712644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69774.712644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69774.712644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.517490                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.517490                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19054375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19054375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70311.346863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70311.346863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18624125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18624125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10699375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10699375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68723.708487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68723.708487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.697154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.697154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23167125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23167125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73313.686709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73313.686709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4368                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4368                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11727875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11727875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71511.432927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71511.432927                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           379.178442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            482.520249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   379.178442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.740583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.740583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            599319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           599319                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11478044375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11478129375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    311                       # Simulator instruction rate (inst/s)
host_mem_usage                                7999408                       # Number of bytes of host memory used
host_op_rate                                      319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23555.43                       # Real time elapsed on the host
host_tick_rate                                 242166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7328018                       # Number of instructions simulated
sim_ops                                       7518346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005704                       # Number of seconds simulated
sim_ticks                                  5704325000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.466454                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   40666                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56117                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                595                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3913                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             52972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              718                       # Number of indirect misses.
system.cpu.branchPred.lookups                   94319                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      597571                       # Number of instructions committed
system.cpu.committedOps                        639512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.523616                       # CPI: cycles per instruction
system.cpu.discardedOps                         11783                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             449983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83908                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40488                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          803500                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.396257                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      492                       # number of quiesce instructions executed
system.cpu.numCycles                          1508040                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       492                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  484949     75.83%     75.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1209      0.19%     76.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91076     14.24%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 62277      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   639512                       # Class of committed instruction
system.cpu.quiesceCycles                      7618880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704540                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              226796                       # Transaction distribution
system.membus.trans_dist::ReadResp             227282                       # Transaction distribution
system.membus.trans_dist::WriteReq             134416                       # Transaction distribution
system.membus.trans_dist::WriteResp            134416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          230                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           272                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       712704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       712704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22877608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362056                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007051                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362038    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362056                       # Request fanout histogram
system.membus.reqLayer6.occupancy           979687750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9828000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              429093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1938000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7844480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1406918050                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1073000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       260096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       260096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       456484                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       456484                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1433160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22817352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2462268250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1578259                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1967449186                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1236772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       226304                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       226304                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       130048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       130048                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       438179                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       438179    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       438179                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1059355750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1261568000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24576000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14483456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23920640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4323328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       452608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2811904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2849228962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1459080960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4308309923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1654391010                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2539030648                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4193421658                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4503619973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3998111608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8501731581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          214                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2400985                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       201952                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2602937                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2400985                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2400985                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2400985                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       201952                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2602937                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14510208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8337792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       226304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          230                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2539030648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4689775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2543720423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2580498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1459080960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1461661459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2580498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3998111608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4689775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4005381881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    356207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160390250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      226722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130278                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7307909135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1132865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13255450385                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32254.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58504.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   211383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  200274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    370                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.269900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.953916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.335868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          428      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          622      2.58%      4.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          306      1.27%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.49%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          399      1.66%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          327      1.36%     10.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          389      1.62%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          386      1.60%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20868     86.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1770.445312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1516.881980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    625.251430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2      1.56%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      2.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           38     29.69%     32.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.78%     32.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.78%     33.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     59.38%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      3.12%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      3.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.859375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.939985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.280830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          122     95.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14500672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8338304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14510208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8337792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2542.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1461.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2543.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1461.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5704354375                       # Total gap between requests
system.mem_ctrls.avgGap                      15978.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14474176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8322112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2537403812.019827365875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4644896.635447665118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2838547.943884684239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1458912667.142913579941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       226304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          230                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13239443490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16006895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2509112630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 107870407375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58502.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38294.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10909185.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    829466.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11885127.975000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8294185.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        412096012.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       181064968.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54593475.300001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113826472.237499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28330932.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       810091174.312502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.013503                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1433661035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3963212625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 984                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           492                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9678853.150407                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2445936.229229                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          492    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5684125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             492                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6716133625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4761995750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       189752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           189752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       189752                       # number of overall hits
system.cpu.icache.overall_hits::total          189752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          214                       # number of overall misses
system.cpu.icache.overall_misses::total           214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       189966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189966                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       189966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189966                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          214                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8950750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8950750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8950750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001127                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001127                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41825.934579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41825.934579                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       189752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          189752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       189966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8950750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41825.934579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41825.934579                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.146953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2268023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5968.481579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.146953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            380146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           380146                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149138                       # number of overall hits
system.cpu.dcache.overall_hits::total          149138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          588                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            588                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          588                       # number of overall misses
system.cpu.dcache.overall_misses::total           588                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42281500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42281500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42281500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42281500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71907.312925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71907.312925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71907.312925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71907.312925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          230                       # number of writebacks
system.cpu.dcache.writebacks::total               230                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4860                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4860                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30410750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30410750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30410750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30410750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10699375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10699375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002912                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69749.426606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69749.426606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69749.426606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69749.426606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.517490                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.517490                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19114375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19114375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70273.437500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70273.437500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18682875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18682875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10699375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10699375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68687.040441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68687.040441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21746.697154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21746.697154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23167125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23167125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        57521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        57521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73313.686709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73313.686709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4368                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4368                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11727875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11727875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71511.432927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71511.432927                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           379.178946                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              299353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            407.282993                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   379.178946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.740584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.740584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            599340                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           599340                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11478129375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
