[2025-09-18 02:13:13] START suite=qualcomm_srv trace=srv447_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2576250 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4995511 heartbeat IPC: 4.133 cumulative IPC: 4.004 (Simulation time: 00 hr 00 min 51 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4995511 cumulative IPC: 4.004 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4995511 cumulative IPC: 4.004 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13443111 heartbeat IPC: 1.184 cumulative IPC: 1.184 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21899535 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30274635 heartbeat IPC: 1.194 cumulative IPC: 1.187 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38632794 heartbeat IPC: 1.196 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 46943574 heartbeat IPC: 1.203 cumulative IPC: 1.192 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55305274 heartbeat IPC: 1.196 cumulative IPC: 1.193 (Simulation time: 00 hr 06 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 63747535 heartbeat IPC: 1.185 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 72231531 heartbeat IPC: 1.179 cumulative IPC: 1.19 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 80775523 heartbeat IPC: 1.17 cumulative IPC: 1.188 (Simulation time: 00 hr 09 min 53 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84267141 cumulative IPC: 1.187 (Simulation time: 00 hr 11 min 00 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84267141 cumulative IPC: 1.187 (Simulation time: 00 hr 11 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.187 instructions: 100000004 cycles: 84267141
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.21 Average ROB Occupancy at Mispredict: 29.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0859
BRANCH_INDIRECT: 0.3702
BRANCH_CONDITIONAL: 11.38
BRANCH_DIRECT_CALL: 0.4217
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4063


====Backend Stall Breakdown====
ROB_STALL: 8003
LQ_STALL: 0
SQ_STALL: 31802


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 209
REPLAY_LOAD: 84
NON_REPLAY_LOAD: 3.5655656

== Total ==
ADDR_TRANS: 627
REPLAY_LOAD: 252
NON_REPLAY_LOAD: 7124

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 1998

cpu0->cpu0_STLB TOTAL        ACCESS:    2120066 HIT:    2119318 MISS:        748 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120066 HIT:    2119318 MISS:        748 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9633030 HIT:    8713391 MISS:     919639 MSHR_MERGE:      39151
cpu0->cpu0_L2C LOAD         ACCESS:    7743044 HIT:    6969362 MISS:     773682 MSHR_MERGE:        494
cpu0->cpu0_L2C RFO          ACCESS:     580239 HIT:     524684 MISS:      55555 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     160355 HIT:     104028 MISS:      56327 MSHR_MERGE:      38657
cpu0->cpu0_L2C WRITE        ACCESS:    1148035 HIT:    1114777 MISS:      33258 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1357 HIT:        540 MISS:        817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     111417 ISSUED:     104400 USEFUL:       1608 USELESS:       5260
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15831270 HIT:    7728253 MISS:    8103017 MSHR_MERGE:    1992323
cpu0->cpu0_L1I LOAD         ACCESS:   15831270 HIT:    7728253 MISS:    8103017 MSHR_MERGE:    1992323
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30953196 HIT:   26981937 MISS:    3971259 MSHR_MERGE:    1701254
cpu0->cpu0_L1D LOAD         ACCESS:   16722982 HIT:   14600238 MISS:    2122744 MSHR_MERGE:     490392
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     338780 HIT:     244487 MISS:      94293 MSHR_MERGE:      38238
cpu0->cpu0_L1D WRITE        ACCESS:   13889917 HIT:   12137084 MISS:    1752833 MSHR_MERGE:    1172592
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1517 HIT:        128 MISS:       1389 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:     534171 ISSUED:     338780 USEFUL:      11684 USELESS:      34518
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12966946 HIT:   10686134 MISS:    2280812 MSHR_MERGE:    1149344
cpu0->cpu0_ITLB LOAD         ACCESS:   12966946 HIT:   10686134 MISS:    2280812 MSHR_MERGE:    1149344
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.027 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29077626 HIT:   27741528 MISS:    1336098 MSHR_MERGE:     347499
cpu0->cpu0_DTLB LOAD         ACCESS:   29077626 HIT:   27741528 MISS:    1336098 MSHR_MERGE:     347499
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.108 cycles
cpu0->LLC TOTAL        ACCESS:     986983 HIT:     975645 MISS:      11338 MSHR_MERGE:        338
cpu0->LLC LOAD         ACCESS:     773188 HIT:     764928 MISS:       8260 MSHR_MERGE:         53
cpu0->LLC RFO          ACCESS:      55555 HIT:      55521 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17670 HIT:      14947 MISS:       2723 MSHR_MERGE:        285
cpu0->LLC WRITE        ACCESS:     139753 HIT:     139737 MISS:         16 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        817 HIT:        512 MISS:        305 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        106
  ROW_BUFFER_MISS:      10878
  AVG DBUS CONGESTED CYCLE: 3.013
Channel 0 WQ ROW_BUFFER_HIT:          3
  ROW_BUFFER_MISS:         18
  FULL:          0
Channel 0 REFRESHES ISSUED:       7022

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543244       544426        57310          613
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           53           43           27
  STLB miss resolved @ L2C                0           55          272          275           35
  STLB miss resolved @ LLC                0           15          162          297           62
  STLB miss resolved @ MEM                0            1           84          127          152

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201153        51605      1526923       142422           51
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           11            8           13
  STLB miss resolved @ L2C                0            5           21            4            0
  STLB miss resolved @ LLC                0           13           34           27           12
  STLB miss resolved @ MEM                0            0            0           12           49
[2025-09-18 02:24:13] END   suite=qualcomm_srv trace=srv447_ap (rc=0)
