v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_50_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_48_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_49_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_11_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_12_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_13_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_14_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_15_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_18_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_22_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_25_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_26_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_30_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_31_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_33_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_34_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_35_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_37_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_38_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_39_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_40_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_41_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_42_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_43_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_44_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_45_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_46_component|mult_udu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,firip:u0|firip_0002:firip_inst|firip_0002_ast:firip_0002_ast_inst|firip_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_47_component|mult_udu:auto_generated|mac_out2,
