--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ns3elapsedtime.twx ns3elapsedtime.ncd -o ns3elapsedtime.twr
ns3elapsedtime.pcf -ucf ns3elapsedtime.ucf

Design file:              ns3elapsedtime.ncd
Physical constraint file: ns3elapsedtime.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1905781 paths analyzed, 319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.829ns.
--------------------------------------------------------------------------------

Paths for end point M1/lcdstate_0 (SLICE_X11Y46.A1), 105908 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdstate_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.260 - 0.262)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X13Y42.B6      net (fanout=7)        0.141   M1/_n1634
    SLICE_X13Y42.B       Tilo                  0.259   N160
                                                       M1/Mmux__n0358101
    SLICE_X11Y46.B1      net (fanout=3)        1.041   M1/_n0358<18>
    SLICE_X11Y46.B       Tilo                  0.259   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150_SW0
    SLICE_X11Y46.A1      net (fanout=1)        0.763   N158
    SLICE_X11Y46.CLK     Tas                   0.322   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150
                                                       M1/lcdstate_0
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (3.516ns logic, 6.276ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdstate_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 14)
  Clock Path Skew:      -0.002ns (0.260 - 0.262)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.COUT    Tbyp                  0.076   M3/initlcd
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.AMUX    Tcina                 0.177   M1/lcdcount[23]_GND_3_o_add_2_OUT<23>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<23>
    SLICE_X13Y45.C6      net (fanout=4)        0.882   M1/lcdcount[23]_GND_3_o_add_2_OUT<20>
    SLICE_X13Y45.C       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_SW1
    SLICE_X13Y45.A2      net (fanout=10)       0.459   N75
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X13Y42.B6      net (fanout=7)        0.141   M1/_n1634
    SLICE_X13Y42.B       Tilo                  0.259   N160
                                                       M1/Mmux__n0358101
    SLICE_X11Y46.B1      net (fanout=3)        1.041   M1/_n0358<18>
    SLICE_X11Y46.B       Tilo                  0.259   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150_SW0
    SLICE_X11Y46.A1      net (fanout=1)        0.763   N158
    SLICE_X11Y46.CLK     Tas                   0.322   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150
                                                       M1/lcdstate_0
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (3.649ns logic, 6.058ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_6 (FF)
  Destination:          M1/lcdstate_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 11)
  Clock Path Skew:      -0.005ns (0.260 - 0.265)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_6 to M1/lcdstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DMUX    Tshcko                0.461   M1/lcdcount<7>
                                                       M1/lcdcount_6
    SLICE_X12Y44.C4      net (fanout=1)        0.506   M1/lcdcount<6>
    SLICE_X12Y44.COUT    Topcyc                0.295   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<6>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X13Y42.B6      net (fanout=7)        0.141   M1/_n1634
    SLICE_X13Y42.B       Tilo                  0.259   N160
                                                       M1/Mmux__n0358101
    SLICE_X11Y46.B1      net (fanout=3)        1.041   M1/_n0358<18>
    SLICE_X11Y46.B       Tilo                  0.259   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150_SW0
    SLICE_X11Y46.A1      net (fanout=1)        0.763   N158
    SLICE_X11Y46.CLK     Tas                   0.322   M1/lcdstate<3>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT150
                                                       M1/lcdstate_0
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (3.422ns logic, 6.228ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point M1/lcdcount_12 (SLICE_X15Y46.C2), 20373 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdcount_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.554ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.252 - 0.262)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X15Y46.C2      net (fanout=12)       1.420   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X15Y46.CLK     Tas                   0.322   M1/lcdcount<13>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT41
                                                       M1/lcdcount_12
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (3.257ns logic, 6.297ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdcount_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 13)
  Clock Path Skew:      -0.010ns (0.252 - 0.262)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.COUT    Tbyp                  0.076   M3/initlcd
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.AMUX    Tcina                 0.177   M1/lcdcount[23]_GND_3_o_add_2_OUT<23>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<23>
    SLICE_X13Y45.C6      net (fanout=4)        0.882   M1/lcdcount[23]_GND_3_o_add_2_OUT<20>
    SLICE_X13Y45.C       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_SW1
    SLICE_X13Y45.A2      net (fanout=10)       0.459   N75
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X15Y46.C2      net (fanout=12)       1.420   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X15Y46.CLK     Tas                   0.322   M1/lcdcount<13>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT41
                                                       M1/lcdcount_12
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (3.390ns logic, 6.079ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_6 (FF)
  Destination:          M1/lcdcount_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.412ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.252 - 0.265)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_6 to M1/lcdcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DMUX    Tshcko                0.461   M1/lcdcount<7>
                                                       M1/lcdcount_6
    SLICE_X12Y44.C4      net (fanout=1)        0.506   M1/lcdcount<6>
    SLICE_X12Y44.COUT    Topcyc                0.295   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<6>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X15Y46.C2      net (fanout=12)       1.420   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X15Y46.CLK     Tas                   0.322   M1/lcdcount<13>
                                                       M1/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT41
                                                       M1/lcdcount_12
    -------------------------------------------------  ---------------------------
    Total                                      9.412ns (3.163ns logic, 6.249ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point M1/lcdd_7 (SLICE_X13Y46.CE), 68598 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.435ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X8Y46.D5       net (fanout=12)       0.622   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X8Y46.D        Tilo                  0.205   M1/_n1102_inv
                                                       M1/_n1102_inv3
    SLICE_X13Y46.CE      net (fanout=3)        0.456   M1/_n1102_inv
    SLICE_X13Y46.CLK     Tceck                 0.340   M1/lcdd<7>
                                                       M1/lcdd_7
    -------------------------------------------------  ---------------------------
    Total                                      9.435ns (3.480ns logic, 5.955ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_4 (FF)
  Destination:          M1/lcdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.350ns (Levels of Logic = 13)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_4 to M1/lcdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.455   M1/lcdcount<23>
                                                       M1/lcdcount_4
    SLICE_X12Y44.A5      net (fanout=1)        0.554   M1/lcdcount<4>
    SLICE_X12Y44.COUT    Topcya                0.395   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<4>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X12Y46.COUT    Tbyp                  0.076   M3/initlcd
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X12Y47.COUT    Tbyp                  0.076   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X12Y48.AMUX    Tcina                 0.177   M1/lcdcount[23]_GND_3_o_add_2_OUT<23>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<23>
    SLICE_X13Y45.C6      net (fanout=4)        0.882   M1/lcdcount[23]_GND_3_o_add_2_OUT<20>
    SLICE_X13Y45.C       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_SW1
    SLICE_X13Y45.A2      net (fanout=10)       0.459   N75
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X8Y46.D5       net (fanout=12)       0.622   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X8Y46.D        Tilo                  0.205   M1/_n1102_inv
                                                       M1/_n1102_inv3
    SLICE_X13Y46.CE      net (fanout=3)        0.456   M1/_n1102_inv
    SLICE_X13Y46.CLK     Tceck                 0.340   M1/lcdd<7>
                                                       M1/lcdd_7
    -------------------------------------------------  ---------------------------
    Total                                      9.350ns (3.613ns logic, 5.737ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M1/lcdcount_6 (FF)
  Destination:          M1/lcdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.293ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M1/lcdcount_6 to M1/lcdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DMUX    Tshcko                0.461   M1/lcdcount<7>
                                                       M1/lcdcount_6
    SLICE_X12Y44.C4      net (fanout=1)        0.506   M1/lcdcount<6>
    SLICE_X12Y44.COUT    Topcyc                0.295   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
                                                       M1/lcdcount<6>_rt
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X12Y45.DMUX    Tcind                 0.272   M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
                                                       M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X13Y44.B2      net (fanout=2)        1.251   M1/lcdcount[23]_GND_3_o_add_2_OUT<11>
    SLICE_X13Y44.B       Tilo                  0.259   M1/_n0418
                                                       M1/_n1270<0>115_SW0
    SLICE_X13Y45.A6      net (fanout=12)       0.317   N73
    SLICE_X13Y45.A       Tilo                  0.259   M1/_n1270<0>113
                                                       M1/_n1270<0>115_1
    SLICE_X9Y44.B6       net (fanout=3)        0.693   M1/_n1270<0>115
    SLICE_X9Y44.B        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105_SW0
    SLICE_X9Y44.A5       net (fanout=1)        0.187   N28
    SLICE_X9Y44.A        Tilo                  0.259   M1/_n1608<0>1
                                                       M1/Mmux__n03451105
    SLICE_X11Y42.D4      net (fanout=15)       0.674   M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X11Y42.D       Tilo                  0.259   M1/_n0386<20>
                                                       M1/Mmux__n038613
    SLICE_X13Y42.A2      net (fanout=6)        0.652   M1/_n0386<20>
    SLICE_X13Y42.A       Tilo                  0.259   N160
                                                       M1/_n1634<0>1
    SLICE_X9Y42.C4       net (fanout=7)        0.546   M1/_n1634
    SLICE_X9Y42.C        Tilo                  0.259   N131
                                                       M1/Mmux__n03581111
    SLICE_X8Y46.D5       net (fanout=12)       0.622   M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>
    SLICE_X8Y46.D        Tilo                  0.205   M1/_n1102_inv
                                                       M1/_n1102_inv3
    SLICE_X13Y46.CE      net (fanout=3)        0.456   M1/_n1102_inv
    SLICE_X13Y46.CLK     Tceck                 0.340   M1/lcdd<7>
                                                       M1/lcdd_7
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (3.386ns logic, 5.907ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M1/lcddata (SLICE_X9Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/lcddata (FF)
  Destination:          M1/lcddata (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/lcddata to M1/lcddata
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.198   M1/lcddata
                                                       M1/lcddata
    SLICE_X9Y41.A6       net (fanout=15)       0.025   M1/lcddata
    SLICE_X9Y41.CLK      Tah         (-Th)    -0.215   M1/lcddata
                                                       M1/Mmux_lcddata_GND_3_o_MUX_98_o11
                                                       M1/lcddata
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point M1/rslcd (SLICE_X15Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/rslcd (FF)
  Destination:          M1/rslcd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/rslcd to M1/rslcd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.198   M1/rslcd
                                                       M1/rslcd
    SLICE_X15Y47.A6      net (fanout=2)        0.025   M1/rslcd
    SLICE_X15Y47.CLK     Tah         (-Th)    -0.215   M1/rslcd
                                                       M1/rslcd_glue_set
                                                       M1/rslcd
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point M3/gstate_FSM_FFd5 (SLICE_X16Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/gstate_FSM_FFd5 (FF)
  Destination:          M3/gstate_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/gstate_FSM_FFd5 to M3/gstate_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.CQ      Tcko                  0.200   M3/gstate_FSM_FFd5
                                                       M3/gstate_FSM_FFd5
    SLICE_X16Y47.C5      net (fanout=11)       0.086   M3/gstate_FSM_FFd5
    SLICE_X16Y47.CLK     Tah         (-Th)    -0.190   M3/gstate_FSM_FFd5
                                                       M3/gstate_FSM_FFd5-In3
                                                       M3/gstate_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.390ns logic, 0.086ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: M3/clearlcd/CLK
  Logical resource: M3/clearlcd/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: M1/lcdcount<23>/CLK
  Logical resource: M1/lcdcount_21/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.829|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1905781 paths, 0 nets, and 1206 connections

Design statistics:
   Minimum period:   9.829ns{1}   (Maximum frequency: 101.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 16:19:53 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



