#--------------------------------------------------------------------------------
# Auto-generated by LiteX (dd54d77db) on 2025-05-27 16:25:11
#--------------------------------------------------------------------------------
csr_base,ctrl,0xf0008800,,
csr_base,ddrphy,0xf0009000,,
csr_base,ethphy,0xf0009800,,
csr_base,identifier_mem,0xf000a000,,
csr_base,main,0xf000a800,,
csr_base,sdram,0xf000b000,,
csr_base,timer0,0xf000b800,,
csr_base,uart,0xf000c000,,
csr_register,ctrl_reset,0xf0008800,1,rw
csr_register,ctrl_scratch,0xf0008804,1,rw
csr_register,ctrl_bus_errors,0xf0008808,1,ro
csr_register,ddrphy_rst,0xf0009000,1,rw
csr_register,ddrphy_dly_sel,0xf0009004,1,rw
csr_register,ddrphy_half_sys8x_taps,0xf0009008,1,rw
csr_register,ddrphy_wlevel_en,0xf000900c,1,rw
csr_register,ddrphy_wlevel_strobe,0xf0009010,1,rw
csr_register,ddrphy_rdly_dq_rst,0xf0009014,1,rw
csr_register,ddrphy_rdly_dq_inc,0xf0009018,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0xf000901c,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xf0009020,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0xf0009024,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0xf0009028,1,rw
csr_register,ddrphy_rdphase,0xf000902c,1,rw
csr_register,ddrphy_wrphase,0xf0009030,1,rw
csr_register,ethphy_crg_reset,0xf0009800,1,rw
csr_register,ethphy_mdio_w,0xf0009804,1,rw
csr_register,ethphy_mdio_r,0xf0009808,1,ro
csr_register,main_bypass_en,0xf000a800,1,rw
csr_register,main_mux_sel,0xf000a804,1,rw
csr_register,main_method_sel,0xf000a808,1,rw
csr_register,main_cordic_tx_phase,0xf000a80c,1,rw
csr_register,main_cordic_rx_phase,0xf000a810,1,rw
csr_register,main_gain0,0xf000a814,1,rw
csr_register,main_gain1,0xf000a818,1,rw
csr_register,main_gain2,0xf000a81c,1,rw
csr_register,main_gain3,0xf000a820,1,rw
csr_register,main_gain4,0xf000a824,1,rw
csr_register,main_hs_dbg_addr,0xf000a828,1,rw
csr_register,main_hs_dbg_wdata,0xf000a82c,1,rw
csr_register,main_hs_dbg_rdata,0xf000a830,1,ro
csr_register,main_ls_dbg_addr,0xf000a834,1,rw
csr_register,main_ls_dbg_wdata,0xf000a838,1,rw
csr_register,main_ls_dbg_rdata,0xf000a83c,1,ro
csr_register,main_phase_inc,0xf000a840,1,rw
csr_register,sdram_dfii_control,0xf000b000,1,rw
csr_register,sdram_dfii_pi0_command,0xf000b004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xf000b008,1,rw
csr_register,sdram_dfii_pi0_address,0xf000b00c,1,rw
csr_register,sdram_dfii_pi0_baddress,0xf000b010,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xf000b014,2,rw
csr_register,sdram_dfii_pi0_rddata,0xf000b01c,2,ro
csr_register,sdram_dfii_pi1_command,0xf000b024,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xf000b028,1,rw
csr_register,sdram_dfii_pi1_address,0xf000b02c,1,rw
csr_register,sdram_dfii_pi1_baddress,0xf000b030,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xf000b034,2,rw
csr_register,sdram_dfii_pi1_rddata,0xf000b03c,2,ro
csr_register,sdram_dfii_pi2_command,0xf000b044,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xf000b048,1,rw
csr_register,sdram_dfii_pi2_address,0xf000b04c,1,rw
csr_register,sdram_dfii_pi2_baddress,0xf000b050,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xf000b054,2,rw
csr_register,sdram_dfii_pi2_rddata,0xf000b05c,2,ro
csr_register,sdram_dfii_pi3_command,0xf000b064,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xf000b068,1,rw
csr_register,sdram_dfii_pi3_address,0xf000b06c,1,rw
csr_register,sdram_dfii_pi3_baddress,0xf000b070,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xf000b074,2,rw
csr_register,sdram_dfii_pi3_rddata,0xf000b07c,2,ro
csr_register,timer0_load,0xf000b800,1,rw
csr_register,timer0_reload,0xf000b804,1,rw
csr_register,timer0_en,0xf000b808,1,rw
csr_register,timer0_update_value,0xf000b80c,1,rw
csr_register,timer0_value,0xf000b810,1,ro
csr_register,timer0_ev_status,0xf000b814,1,ro
csr_register,timer0_ev_pending,0xf000b818,1,rw
csr_register,timer0_ev_enable,0xf000b81c,1,rw
csr_register,uart_rxtx,0xf000c000,1,rw
csr_register,uart_txfull,0xf000c004,1,ro
csr_register,uart_rxempty,0xf000c008,1,ro
csr_register,uart_ev_status,0xf000c00c,1,ro
csr_register,uart_ev_pending,0xf000c010,1,rw
csr_register,uart_ev_enable,0xf000c014,1,rw
csr_register,uart_txempty,0xf000c018,1,ro
csr_register,uart_rxfull,0xf000c01c,1,ro
constant,config_platform_name,alinx_ax7203,,
constant,config_clock_frequency,50000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_has_dcache,None,,
constant,config_cpu_has_icache,None,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_family,riscv,,
constant,config_cpu_name,vexriscv,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_identifier,litex soc on alinx ax7203 2025-05-27 16:25:11,,
constant,config_l2_size,8192,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,config_cpu_interrupts,2,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,131072,cached
memory_region,sram,0x10000000,8192,cached
memory_region,main_ram,0x40000000,1073741824,cached
memory_region,csr,0xf0000000,65536,io
