V3 24
FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/decoder.vhd" 2019/11/30.11:34:43 P.20131013
EN work/decoder 1575103327 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/decoder.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/decoder/Behavioral 1575103328 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/decoder.vhd" \
      EN work/decoder 1575103327
FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/driver.vhd" 2019/11/29.11:58:49 P.20131013
EN work/driver 1575103325 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/driver.vhd" \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181 PB ieee/std_logic_arith 1381692177
AR work/driver/Behavioral 1575103326 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/driver.vhd" \
      EN work/driver 1575103325
FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/main.vhd" 2019/11/30.11:41:56 P.20131013
EN work/main 1575103331 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/main.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/main/Behavioral 1575103332 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/main.vhd" \
      EN work/main 1575103331 CP sevenSegment
FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/sevenSegment.vhd" 2019/11/29.12:00:23 P.20131013
EN work/sevenSegment 1575103329 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/sevenSegment.vhd" \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/sevenSegment/Behavioral 1575103330 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/sevenSegment.vhd" \
      EN work/sevenSegment 1575103329 CP work/slowerClock CP work/driver \
      CP work/decoder
FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/slowerClock.vhd" 2019/11/29.11:16:19 P.20131013
EN work/slowerClock 1575103323 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/slowerClock.vhd" \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181
AR work/slowerClock/Behavioral 1575103324 \
      FL "C:/Elec 204 digital design/sevensegtest/sevensegtest/slowerClock.vhd" \
      EN work/slowerClock 1575103323
FL C:/Users/yalat17/Desktop/project/project/project/sevensegtest/decoder.vhd 2019/11/29.11:59:39 P.20131013
FL C:/Users/yalat17/Desktop/project/project/project/sevensegtest/driver.vhd 2019/11/29.11:58:49 P.20131013
FL C:/Users/yalat17/Desktop/project/project/project/sevensegtest/main.vhd 2019/11/29.12:08:39 P.20131013
FL C:/Users/yalat17/Desktop/project/project/project/sevensegtest/sevenSegment.vhd 2019/11/29.12:00:23 P.20131013
FL C:/Users/yalat17/Desktop/project/project/project/sevensegtest/slowerClock.vhd 2019/11/29.11:16:19 P.20131013
