Loading plugins phase: Elapsed time ==> 0s.207ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.439ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.049ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 08 11:35:31 2023


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 08 11:35:31 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Design01.v (line 1410, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 08 11:35:32 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 08 11:35:33 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:reset_sr\
	Net_335
	Net_331
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_328
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\PWM_Motor:PWMUDB:km_run\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor:PWMUDB:capt_rising\
	\PWM_Motor:PWMUDB:capt_falling\
	\PWM_Motor:PWMUDB:trig_rise\
	\PWM_Motor:PWMUDB:trig_fall\
	\PWM_Motor:PWMUDB:sc_kill\
	\PWM_Motor:PWMUDB:min_kill\
	\PWM_Motor:PWMUDB:km_tc\
	\PWM_Motor:PWMUDB:db_tc\
	\PWM_Motor:PWMUDB:dith_sel\
	\PWM_Motor:PWMUDB:compare2\
	\PWM_Motor:Net_101\
	Net_2581
	Net_2582
	\PWM_Motor:PWMUDB:MODULE_7:b_31\
	\PWM_Motor:PWMUDB:MODULE_7:b_30\
	\PWM_Motor:PWMUDB:MODULE_7:b_29\
	\PWM_Motor:PWMUDB:MODULE_7:b_28\
	\PWM_Motor:PWMUDB:MODULE_7:b_27\
	\PWM_Motor:PWMUDB:MODULE_7:b_26\
	\PWM_Motor:PWMUDB:MODULE_7:b_25\
	\PWM_Motor:PWMUDB:MODULE_7:b_24\
	\PWM_Motor:PWMUDB:MODULE_7:b_23\
	\PWM_Motor:PWMUDB:MODULE_7:b_22\
	\PWM_Motor:PWMUDB:MODULE_7:b_21\
	\PWM_Motor:PWMUDB:MODULE_7:b_20\
	\PWM_Motor:PWMUDB:MODULE_7:b_19\
	\PWM_Motor:PWMUDB:MODULE_7:b_18\
	\PWM_Motor:PWMUDB:MODULE_7:b_17\
	\PWM_Motor:PWMUDB:MODULE_7:b_16\
	\PWM_Motor:PWMUDB:MODULE_7:b_15\
	\PWM_Motor:PWMUDB:MODULE_7:b_14\
	\PWM_Motor:PWMUDB:MODULE_7:b_13\
	\PWM_Motor:PWMUDB:MODULE_7:b_12\
	\PWM_Motor:PWMUDB:MODULE_7:b_11\
	\PWM_Motor:PWMUDB:MODULE_7:b_10\
	\PWM_Motor:PWMUDB:MODULE_7:b_9\
	\PWM_Motor:PWMUDB:MODULE_7:b_8\
	\PWM_Motor:PWMUDB:MODULE_7:b_7\
	\PWM_Motor:PWMUDB:MODULE_7:b_6\
	\PWM_Motor:PWMUDB:MODULE_7:b_5\
	\PWM_Motor:PWMUDB:MODULE_7:b_4\
	\PWM_Motor:PWMUDB:MODULE_7:b_3\
	\PWM_Motor:PWMUDB:MODULE_7:b_2\
	\PWM_Motor:PWMUDB:MODULE_7:b_1\
	\PWM_Motor:PWMUDB:MODULE_7:b_0\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2577
	Net_2584
	\PWM_Motor:Net_113\
	\PWM_Motor:Net_107\
	\PWM_Motor:Net_114\
	\Timer_Motor:Net_260\
	Net_2622
	\Timer_Motor:Net_53\
	\Timer_Motor:TimerUDB:ctrl_ten\
	\Timer_Motor:TimerUDB:ctrl_cmode_0\
	\Timer_Motor:TimerUDB:ctrl_tmode_1\
	\Timer_Motor:TimerUDB:ctrl_tmode_0\
	\Timer_Motor:TimerUDB:ctrl_ic_1\
	\Timer_Motor:TimerUDB:ctrl_ic_0\
	Net_2619
	\Timer_Motor:TimerUDB:zeros_3\
	\Timer_Motor:TimerUDB:zeros_2\
	\Timer_Motor:Net_102\
	\Timer_Motor:Net_266\
	\Timer_Edge:Net_260\
	Net_419
	\Timer_Edge:Net_53\
	\Timer_Edge:TimerUDB:ctrl_ten\
	\Timer_Edge:TimerUDB:ctrl_tmode_1\
	\Timer_Edge:TimerUDB:ctrl_tmode_0\
	Net_417
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Timer_Edge:TimerUDB:zeros_3\
	\Timer_Edge:TimerUDB:zeros_2\
	\Timer_Edge:Net_102\
	\Timer_Edge:Net_266\
	\Comp_Black:Net_9\
	\PWM_Servo:PWMUDB:km_run\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo:PWMUDB:capt_rising\
	\PWM_Servo:PWMUDB:capt_falling\
	\PWM_Servo:PWMUDB:trig_rise\
	\PWM_Servo:PWMUDB:trig_fall\
	\PWM_Servo:PWMUDB:sc_kill\
	\PWM_Servo:PWMUDB:min_kill\
	\PWM_Servo:PWMUDB:km_tc\
	\PWM_Servo:PWMUDB:db_tc\
	\PWM_Servo:PWMUDB:dith_sel\
	\PWM_Servo:PWMUDB:compare2\
	\PWM_Servo:Net_101\
	Net_257
	Net_258
	\PWM_Servo:PWMUDB:MODULE_10:b_31\
	\PWM_Servo:PWMUDB:MODULE_10:b_30\
	\PWM_Servo:PWMUDB:MODULE_10:b_29\
	\PWM_Servo:PWMUDB:MODULE_10:b_28\
	\PWM_Servo:PWMUDB:MODULE_10:b_27\
	\PWM_Servo:PWMUDB:MODULE_10:b_26\
	\PWM_Servo:PWMUDB:MODULE_10:b_25\
	\PWM_Servo:PWMUDB:MODULE_10:b_24\
	\PWM_Servo:PWMUDB:MODULE_10:b_23\
	\PWM_Servo:PWMUDB:MODULE_10:b_22\
	\PWM_Servo:PWMUDB:MODULE_10:b_21\
	\PWM_Servo:PWMUDB:MODULE_10:b_20\
	\PWM_Servo:PWMUDB:MODULE_10:b_19\
	\PWM_Servo:PWMUDB:MODULE_10:b_18\
	\PWM_Servo:PWMUDB:MODULE_10:b_17\
	\PWM_Servo:PWMUDB:MODULE_10:b_16\
	\PWM_Servo:PWMUDB:MODULE_10:b_15\
	\PWM_Servo:PWMUDB:MODULE_10:b_14\
	\PWM_Servo:PWMUDB:MODULE_10:b_13\
	\PWM_Servo:PWMUDB:MODULE_10:b_12\
	\PWM_Servo:PWMUDB:MODULE_10:b_11\
	\PWM_Servo:PWMUDB:MODULE_10:b_10\
	\PWM_Servo:PWMUDB:MODULE_10:b_9\
	\PWM_Servo:PWMUDB:MODULE_10:b_8\
	\PWM_Servo:PWMUDB:MODULE_10:b_7\
	\PWM_Servo:PWMUDB:MODULE_10:b_6\
	\PWM_Servo:PWMUDB:MODULE_10:b_5\
	\PWM_Servo:PWMUDB:MODULE_10:b_4\
	\PWM_Servo:PWMUDB:MODULE_10:b_3\
	\PWM_Servo:PWMUDB:MODULE_10:b_2\
	\PWM_Servo:PWMUDB:MODULE_10:b_1\
	\PWM_Servo:PWMUDB:MODULE_10:b_0\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_252
	Net_260
	\PWM_Servo:Net_113\
	\PWM_Servo:Net_107\
	\PWM_Servo:Net_114\
	\PWM_IRServo:PWMUDB:km_run\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_IRServo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_IRServo:PWMUDB:capt_rising\
	\PWM_IRServo:PWMUDB:capt_falling\
	\PWM_IRServo:PWMUDB:trig_rise\
	\PWM_IRServo:PWMUDB:trig_fall\
	\PWM_IRServo:PWMUDB:sc_kill\
	\PWM_IRServo:PWMUDB:min_kill\
	\PWM_IRServo:PWMUDB:km_tc\
	\PWM_IRServo:PWMUDB:db_tc\
	\PWM_IRServo:PWMUDB:dith_sel\
	\PWM_IRServo:PWMUDB:compare2\
	\PWM_IRServo:Net_101\
	Net_2208
	Net_2209
	\PWM_IRServo:PWMUDB:MODULE_11:b_31\
	\PWM_IRServo:PWMUDB:MODULE_11:b_30\
	\PWM_IRServo:PWMUDB:MODULE_11:b_29\
	\PWM_IRServo:PWMUDB:MODULE_11:b_28\
	\PWM_IRServo:PWMUDB:MODULE_11:b_27\
	\PWM_IRServo:PWMUDB:MODULE_11:b_26\
	\PWM_IRServo:PWMUDB:MODULE_11:b_25\
	\PWM_IRServo:PWMUDB:MODULE_11:b_24\
	\PWM_IRServo:PWMUDB:MODULE_11:b_23\
	\PWM_IRServo:PWMUDB:MODULE_11:b_22\
	\PWM_IRServo:PWMUDB:MODULE_11:b_21\
	\PWM_IRServo:PWMUDB:MODULE_11:b_20\
	\PWM_IRServo:PWMUDB:MODULE_11:b_19\
	\PWM_IRServo:PWMUDB:MODULE_11:b_18\
	\PWM_IRServo:PWMUDB:MODULE_11:b_17\
	\PWM_IRServo:PWMUDB:MODULE_11:b_16\
	\PWM_IRServo:PWMUDB:MODULE_11:b_15\
	\PWM_IRServo:PWMUDB:MODULE_11:b_14\
	\PWM_IRServo:PWMUDB:MODULE_11:b_13\
	\PWM_IRServo:PWMUDB:MODULE_11:b_12\
	\PWM_IRServo:PWMUDB:MODULE_11:b_11\
	\PWM_IRServo:PWMUDB:MODULE_11:b_10\
	\PWM_IRServo:PWMUDB:MODULE_11:b_9\
	\PWM_IRServo:PWMUDB:MODULE_11:b_8\
	\PWM_IRServo:PWMUDB:MODULE_11:b_7\
	\PWM_IRServo:PWMUDB:MODULE_11:b_6\
	\PWM_IRServo:PWMUDB:MODULE_11:b_5\
	\PWM_IRServo:PWMUDB:MODULE_11:b_4\
	\PWM_IRServo:PWMUDB:MODULE_11:b_3\
	\PWM_IRServo:PWMUDB:MODULE_11:b_2\
	\PWM_IRServo:PWMUDB:MODULE_11:b_1\
	\PWM_IRServo:PWMUDB:MODULE_11:b_0\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2203
	Net_2211
	\PWM_IRServo:Net_113\
	\PWM_IRServo:Net_107\
	\PWM_IRServo:Net_114\
	\PWM_Fan:PWMUDB:km_run\
	\PWM_Fan:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Fan:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Fan:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Fan:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Fan:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Fan:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Fan:PWMUDB:capt_rising\
	\PWM_Fan:PWMUDB:capt_falling\
	\PWM_Fan:PWMUDB:trig_rise\
	\PWM_Fan:PWMUDB:trig_fall\
	\PWM_Fan:PWMUDB:sc_kill\
	\PWM_Fan:PWMUDB:min_kill\
	\PWM_Fan:PWMUDB:km_tc\
	\PWM_Fan:PWMUDB:db_tc\
	\PWM_Fan:PWMUDB:dith_sel\
	\PWM_Fan:Net_101\
	\PWM_Fan:Net_96\
	\PWM_Fan:PWMUDB:MODULE_12:b_31\
	\PWM_Fan:PWMUDB:MODULE_12:b_30\
	\PWM_Fan:PWMUDB:MODULE_12:b_29\
	\PWM_Fan:PWMUDB:MODULE_12:b_28\
	\PWM_Fan:PWMUDB:MODULE_12:b_27\
	\PWM_Fan:PWMUDB:MODULE_12:b_26\
	\PWM_Fan:PWMUDB:MODULE_12:b_25\
	\PWM_Fan:PWMUDB:MODULE_12:b_24\
	\PWM_Fan:PWMUDB:MODULE_12:b_23\
	\PWM_Fan:PWMUDB:MODULE_12:b_22\
	\PWM_Fan:PWMUDB:MODULE_12:b_21\
	\PWM_Fan:PWMUDB:MODULE_12:b_20\
	\PWM_Fan:PWMUDB:MODULE_12:b_19\
	\PWM_Fan:PWMUDB:MODULE_12:b_18\
	\PWM_Fan:PWMUDB:MODULE_12:b_17\
	\PWM_Fan:PWMUDB:MODULE_12:b_16\
	\PWM_Fan:PWMUDB:MODULE_12:b_15\
	\PWM_Fan:PWMUDB:MODULE_12:b_14\
	\PWM_Fan:PWMUDB:MODULE_12:b_13\
	\PWM_Fan:PWMUDB:MODULE_12:b_12\
	\PWM_Fan:PWMUDB:MODULE_12:b_11\
	\PWM_Fan:PWMUDB:MODULE_12:b_10\
	\PWM_Fan:PWMUDB:MODULE_12:b_9\
	\PWM_Fan:PWMUDB:MODULE_12:b_8\
	\PWM_Fan:PWMUDB:MODULE_12:b_7\
	\PWM_Fan:PWMUDB:MODULE_12:b_6\
	\PWM_Fan:PWMUDB:MODULE_12:b_5\
	\PWM_Fan:PWMUDB:MODULE_12:b_4\
	\PWM_Fan:PWMUDB:MODULE_12:b_3\
	\PWM_Fan:PWMUDB:MODULE_12:b_2\
	\PWM_Fan:PWMUDB:MODULE_12:b_1\
	\PWM_Fan:PWMUDB:MODULE_12:b_0\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_31\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_30\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_29\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_28\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_27\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_26\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_25\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_24\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_31\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_30\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_29\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_28\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_27\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_26\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_25\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_24\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_23\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_22\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_21\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_20\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_19\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_18\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_17\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_16\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_15\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_14\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_13\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_12\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_11\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_10\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_9\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_8\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_7\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_6\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_5\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_4\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_3\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_2\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_1\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:b_0\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_31\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_30\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_29\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_28\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_27\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_26\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_25\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_24\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_23\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_22\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_21\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_20\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_19\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_18\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_17\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_16\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_15\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_14\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_13\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_12\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_11\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_10\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_9\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_8\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_7\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_6\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_5\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_4\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_3\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_2\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2593
	Net_2589
	Net_2595
	\PWM_Fan:Net_113\
	\PWM_Fan:Net_107\
	\PWM_Fan:Net_114\
	\PWM_FanServos:PWMUDB:km_run\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode2_2\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode2_1\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode2_0\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode1_2\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode1_1\
	\PWM_FanServos:PWMUDB:ctrl_cmpmode1_0\
	\PWM_FanServos:PWMUDB:capt_rising\
	\PWM_FanServos:PWMUDB:capt_falling\
	\PWM_FanServos:PWMUDB:trig_rise\
	\PWM_FanServos:PWMUDB:trig_fall\
	\PWM_FanServos:PWMUDB:sc_kill\
	\PWM_FanServos:PWMUDB:min_kill\
	\PWM_FanServos:PWMUDB:km_tc\
	\PWM_FanServos:PWMUDB:db_tc\
	\PWM_FanServos:PWMUDB:dith_sel\
	\PWM_FanServos:Net_101\
	\PWM_FanServos:Net_96\
	\PWM_FanServos:PWMUDB:MODULE_13:b_31\
	\PWM_FanServos:PWMUDB:MODULE_13:b_30\
	\PWM_FanServos:PWMUDB:MODULE_13:b_29\
	\PWM_FanServos:PWMUDB:MODULE_13:b_28\
	\PWM_FanServos:PWMUDB:MODULE_13:b_27\
	\PWM_FanServos:PWMUDB:MODULE_13:b_26\
	\PWM_FanServos:PWMUDB:MODULE_13:b_25\
	\PWM_FanServos:PWMUDB:MODULE_13:b_24\
	\PWM_FanServos:PWMUDB:MODULE_13:b_23\
	\PWM_FanServos:PWMUDB:MODULE_13:b_22\
	\PWM_FanServos:PWMUDB:MODULE_13:b_21\
	\PWM_FanServos:PWMUDB:MODULE_13:b_20\
	\PWM_FanServos:PWMUDB:MODULE_13:b_19\
	\PWM_FanServos:PWMUDB:MODULE_13:b_18\
	\PWM_FanServos:PWMUDB:MODULE_13:b_17\
	\PWM_FanServos:PWMUDB:MODULE_13:b_16\
	\PWM_FanServos:PWMUDB:MODULE_13:b_15\
	\PWM_FanServos:PWMUDB:MODULE_13:b_14\
	\PWM_FanServos:PWMUDB:MODULE_13:b_13\
	\PWM_FanServos:PWMUDB:MODULE_13:b_12\
	\PWM_FanServos:PWMUDB:MODULE_13:b_11\
	\PWM_FanServos:PWMUDB:MODULE_13:b_10\
	\PWM_FanServos:PWMUDB:MODULE_13:b_9\
	\PWM_FanServos:PWMUDB:MODULE_13:b_8\
	\PWM_FanServos:PWMUDB:MODULE_13:b_7\
	\PWM_FanServos:PWMUDB:MODULE_13:b_6\
	\PWM_FanServos:PWMUDB:MODULE_13:b_5\
	\PWM_FanServos:PWMUDB:MODULE_13:b_4\
	\PWM_FanServos:PWMUDB:MODULE_13:b_3\
	\PWM_FanServos:PWMUDB:MODULE_13:b_2\
	\PWM_FanServos:PWMUDB:MODULE_13:b_1\
	\PWM_FanServos:PWMUDB:MODULE_13:b_0\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_31\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_30\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_29\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_28\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_27\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_26\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_25\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_24\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_31\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_30\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_29\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_28\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_27\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_26\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_25\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_24\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_23\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_22\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_21\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_20\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_19\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_18\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_17\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_16\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_15\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_14\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_13\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_12\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_11\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_10\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_9\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_8\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_7\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_6\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_5\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_4\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_3\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_2\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_1\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:b_0\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_31\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_30\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_29\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_28\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_27\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_26\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_25\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_24\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_23\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_22\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_21\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_20\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_19\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_18\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_17\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_16\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_15\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_14\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_13\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_12\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_11\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_10\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_9\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_8\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_7\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_6\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_5\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_4\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_3\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_2\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1398
	Net_1394
	Net_1400
	\PWM_FanServos:Net_113\
	\PWM_FanServos:Net_107\
	\PWM_FanServos:Net_114\
	\UART_Mega:BUART:reset_sr\
	Net_2612
	\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:b_1\
	\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:b_0\
	\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_0\
	\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\
	Net_2603
	\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:albi_1\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:agbi_1\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:lt_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:gt_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:lti_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:gti_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:albi_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:agbi_0\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xeq\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xlt\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xlte\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xgt\
	\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xgte\
	\UART_Mega:BUART:sRX:MODULE_18:lt\
	\UART_Mega:BUART:sRX:MODULE_18:eq\
	\UART_Mega:BUART:sRX:MODULE_18:gt\
	\UART_Mega:BUART:sRX:MODULE_18:gte\
	\UART_Mega:BUART:sRX:MODULE_18:lte\
	\MODULE_19:g1:a0:gx:u0:albi_3\
	\MODULE_19:g1:a0:gx:u0:agbi_3\
	\MODULE_19:g1:a0:gx:u0:albi_2\
	\MODULE_19:g1:a0:gx:u0:agbi_2\
	\MODULE_19:g1:a0:gx:u0:albi_1\
	\MODULE_19:g1:a0:gx:u0:agbi_1\
	\MODULE_19:g1:a0:gx:u0:albi_0\
	\MODULE_19:g1:a0:gx:u0:agbi_0\
	\MODULE_19:g1:a0:xneq\
	\MODULE_19:g1:a0:xlt\
	\MODULE_19:g1:a0:xlte\
	\MODULE_19:g1:a0:xgt\
	\MODULE_19:g1:a0:xgte\
	\MODULE_19:lt\
	\MODULE_19:gt\
	\MODULE_19:gte\
	\MODULE_19:lte\
	\MODULE_19:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_2_31\
	\BasicCounter_1:add_vi_vv_MODGEN_2_30\
	\BasicCounter_1:add_vi_vv_MODGEN_2_29\
	\BasicCounter_1:add_vi_vv_MODGEN_2_28\
	\BasicCounter_1:add_vi_vv_MODGEN_2_27\
	\BasicCounter_1:add_vi_vv_MODGEN_2_26\
	\BasicCounter_1:add_vi_vv_MODGEN_2_25\
	\BasicCounter_1:add_vi_vv_MODGEN_2_24\
	\BasicCounter_1:add_vi_vv_MODGEN_2_23\
	\BasicCounter_1:add_vi_vv_MODGEN_2_22\
	\BasicCounter_1:add_vi_vv_MODGEN_2_21\
	\BasicCounter_1:add_vi_vv_MODGEN_2_20\
	\BasicCounter_1:add_vi_vv_MODGEN_2_19\
	\BasicCounter_1:add_vi_vv_MODGEN_2_18\
	\BasicCounter_1:add_vi_vv_MODGEN_2_17\
	\BasicCounter_1:add_vi_vv_MODGEN_2_16\
	\BasicCounter_1:add_vi_vv_MODGEN_2_15\
	\BasicCounter_1:add_vi_vv_MODGEN_2_14\
	\BasicCounter_1:add_vi_vv_MODGEN_2_13\
	\BasicCounter_1:add_vi_vv_MODGEN_2_12\
	\BasicCounter_1:add_vi_vv_MODGEN_2_11\
	\BasicCounter_1:add_vi_vv_MODGEN_2_10\
	\BasicCounter_1:add_vi_vv_MODGEN_2_9\
	\BasicCounter_1:add_vi_vv_MODGEN_2_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_2\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_31\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_30\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_29\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_28\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_27\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_26\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_25\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_24\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_23\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_22\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_21\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_20\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_19\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_18\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_17\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_16\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_15\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_14\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_13\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_12\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_11\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_10\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_9\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_8\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_7\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_6\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_5\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_4\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_3\
	\PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_2\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_31\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_30\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_29\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_28\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_27\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_26\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_25\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_24\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_23\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_22\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_21\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_20\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_19\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_18\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_17\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_16\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_15\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_14\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_13\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_12\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_11\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_10\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_9\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_8\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_7\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_6\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_5\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_4\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_3\
	\PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_2\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_31\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_30\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_29\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_28\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_27\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_26\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_25\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_24\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_23\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_22\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_21\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_20\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_19\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_18\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_17\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_16\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_15\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_14\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_13\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_12\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_11\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_10\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_9\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_8\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_7\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_6\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_5\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_4\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_3\
	\PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_2\

Deleted 890 User equations/components.
Deleted 174 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_389_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_389_6 to zero
Aliasing Net_389_5 to zero
Aliasing Net_389_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_389_3 to zero
Aliasing Net_389_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_389_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_389_0 to zero
Aliasing Net_463 to zero
Aliasing Net_410 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN3_1 to MODIN2_1
Aliasing MODIN3_0 to MODIN2_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:reset\ to zero
Aliasing \PWM_Motor:PWMUDB:status_6\ to zero
Aliasing \PWM_Motor:PWMUDB:status_4\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Motor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_12 to zero
Aliasing \Timer_Motor:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Motor:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Motor:TimerUDB:status_6\ to zero
Aliasing \Timer_Motor:TimerUDB:status_5\ to zero
Aliasing \Timer_Motor:TimerUDB:status_4\ to zero
Aliasing \Timer_Motor:TimerUDB:status_0\ to \Timer_Motor:TimerUDB:tc_i\
Aliasing tmpOE__Video_Out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Vert_Sync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Edge:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Edge:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Edge:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Edge:TimerUDB:sIntCapCount:MODIN9_1\ to \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_1\
Aliasing \Timer_Edge:TimerUDB:sIntCapCount:MODIN9_0\ to \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_0\
Aliasing \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Edge:TimerUDB:status_6\ to zero
Aliasing \Timer_Edge:TimerUDB:status_5\ to zero
Aliasing \Timer_Edge:TimerUDB:status_4\ to zero
Aliasing \Timer_Edge:TimerUDB:status_0\ to \Timer_Edge:TimerUDB:tc_i\
Aliasing \Comp_Black:clock\ to zero
Aliasing \Ref:Net_83\ to zero
Aliasing \Ref:Net_81\ to zero
Aliasing \Ref:Net_82\ to zero
Aliasing tmpOE__Video_in_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:reset\ to zero
Aliasing \PWM_Servo:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Horiz_Sync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__IRServo_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_IRServo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_IRServo:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_IRServo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_IRServo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:reset\ to zero
Aliasing \PWM_IRServo:PWMUDB:status_6\ to zero
Aliasing \PWM_IRServo:PWMUDB:status_4\ to zero
Aliasing \PWM_IRServo:PWMUDB:cmp2\ to zero
Aliasing \PWM_IRServo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_IRServo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_IRServo:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_IRServo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_IRServo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Fan_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Fan:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Fan:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Fan:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Fan:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:reset\ to zero
Aliasing \PWM_Fan:PWMUDB:status_6\ to zero
Aliasing \PWM_Fan:PWMUDB:status_4\ to zero
Aliasing \PWM_Fan:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Fan:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Fan:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Fan:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_23\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_22\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_21\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_20\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_19\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_18\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_17\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_16\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_15\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_14\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_13\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_12\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_11\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_10\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_9\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_8\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_7\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_6\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_5\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_4\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_3\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_2\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Fan_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_FanServos:PWMUDB:hwCapture\ to zero
Aliasing \PWM_FanServos:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_FanServos:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_FanServos:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:reset\ to zero
Aliasing \PWM_FanServos:PWMUDB:status_6\ to zero
Aliasing \PWM_FanServos:PWMUDB:status_4\ to zero
Aliasing \PWM_FanServos:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_FanServos:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_FanServos:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_FanServos:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_23\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_22\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_21\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_20\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_19\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_18\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_17\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_16\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_15\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_14\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_13\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_12\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_11\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_10\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_9\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_8\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_7\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_6\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_5\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_4\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_3\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_2\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Mega:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Mega:BUART:FinalParityType_1\ to zero
Aliasing \UART_Mega:BUART:FinalParityType_0\ to zero
Aliasing \UART_Mega:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Mega:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Mega:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Mega:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Mega:BUART:tx_status_6\ to zero
Aliasing \UART_Mega:BUART:tx_status_5\ to zero
Aliasing \UART_Mega:BUART:tx_status_4\ to zero
Aliasing \UART_Mega:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODIN15_1\ to \UART_Mega:BUART:sRX:s23Poll:MODIN14_1\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODIN15_0\ to \UART_Mega:BUART:sRX:s23Poll:MODIN14_0\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\ to zero
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODIN16_1\ to \UART_Mega:BUART:sRX:s23Poll:MODIN14_1\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODIN16_0\ to \UART_Mega:BUART:sRX:s23Poll:MODIN14_0\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ to zero
Aliasing \UART_Mega:BUART:rx_status_1\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_6\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_5\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_4\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_6\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_5\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_4\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_3\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_0\ to zero
Aliasing \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Mega_Rx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Mega_Tx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN18_7 to \BasicCounter_1:MODIN1_7\
Aliasing MODIN18_6 to \BasicCounter_1:MODIN1_6\
Aliasing MODIN18_5 to \BasicCounter_1:MODIN1_5\
Aliasing MODIN18_4 to \BasicCounter_1:MODIN1_4\
Aliasing MODIN18_3 to \BasicCounter_1:MODIN1_3\
Aliasing MODIN18_2 to \BasicCounter_1:MODIN1_2\
Aliasing MODIN18_1 to \BasicCounter_1:MODIN1_1\
Aliasing MODIN18_0 to \BasicCounter_1:MODIN1_0\
Aliasing \MODULE_19:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:prevCompare1\\D\ to \PWM_Motor:PWMUDB:pwm_temp\
Aliasing \PWM_Motor:PWMUDB:tc_i_reg\\D\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \Timer_Motor:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Motor:TimerUDB:capture_out_reg_i\\D\ to \Timer_Motor:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_Edge:TimerUDB:hwEnable_reg\\D\ to \Timer_Edge:TimerUDB:run_mode\
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:prevCompare1\\D\ to \PWM_Servo:PWMUDB:pwm_temp\
Aliasing \PWM_Servo:PWMUDB:tc_i_reg\\D\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_IRServo:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_IRServo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_IRServo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_IRServo:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_IRServo:PWMUDB:prevCompare1\\D\ to \PWM_IRServo:PWMUDB:pwm_temp\
Aliasing \PWM_IRServo:PWMUDB:tc_i_reg\\D\ to \PWM_IRServo:PWMUDB:status_2\
Aliasing \PWM_Fan:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Fan:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Fan:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Fan:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Fan:PWMUDB:tc_i_reg\\D\ to \PWM_Fan:PWMUDB:status_2\
Aliasing \PWM_FanServos:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_FanServos:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_FanServos:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_FanServos:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_FanServos:PWMUDB:tc_i_reg\\D\ to \PWM_FanServos:PWMUDB:status_2\
Aliasing \UART_Mega:BUART:reset_reg\\D\ to zero
Aliasing \UART_Mega:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire Net_389_7[26] = one[24]
Removing Lhs of wire Net_389_6[27] = zero[8]
Removing Lhs of wire Net_389_5[28] = zero[8]
Removing Lhs of wire Net_389_4[29] = one[24]
Removing Lhs of wire Net_389_3[30] = zero[8]
Removing Lhs of wire Net_389_2[31] = one[24]
Removing Lhs of wire Net_389_1[32] = one[24]
Removing Lhs of wire Net_389_0[33] = zero[8]
Removing Lhs of wire Net_463[34] = zero[8]
Removing Rhs of wire Net_499[35] = cmp_vv_vv_MODGEN_1[36]
Removing Rhs of wire Net_499[35] = \MODULE_19:g1:a0:xeq\[3111]
Removing Rhs of wire Net_499[35] = \MODULE_19:g1:a0:gx:u0:aeqb_1\[3074]
Removing Lhs of wire Net_410[41] = one[24]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_7\[42] = \BasicCounter_1:MODULE_1:g2:a0:s_7\[209]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_6\[44] = \BasicCounter_1:MODULE_1:g2:a0:s_6\[210]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_5\[46] = \BasicCounter_1:MODULE_1:g2:a0:s_5\[211]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_4\[48] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[212]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_3\[50] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[213]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_2\[52] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[214]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_1\[54] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[215]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_0\[56] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[216]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[97] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[98] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[99] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[100] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[101] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[102] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[103] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[104] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[105] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[106] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[107] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[108] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[109] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[110] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[111] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[112] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[113] = \BasicCounter_1:MODIN1_7\[114]
Removing Lhs of wire \BasicCounter_1:MODIN1_7\[114] = Net_362_7[39]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[115] = \BasicCounter_1:MODIN1_6\[116]
Removing Lhs of wire \BasicCounter_1:MODIN1_6\[116] = Net_362_6[43]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[117] = \BasicCounter_1:MODIN1_5\[118]
Removing Lhs of wire \BasicCounter_1:MODIN1_5\[118] = Net_362_5[45]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[119] = \BasicCounter_1:MODIN1_4\[120]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[120] = Net_362_4[47]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[121] = \BasicCounter_1:MODIN1_3\[122]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[122] = Net_362_3[49]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[123] = \BasicCounter_1:MODIN1_2\[124]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[124] = Net_362_2[51]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[125] = \BasicCounter_1:MODIN1_1\[126]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[126] = Net_362_1[53]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[127] = \BasicCounter_1:MODIN1_0\[128]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[128] = Net_362_0[55]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[254] = one[24]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[255] = one[24]
Removing Rhs of wire Net_2621[257] = \Timer_Motor:Net_55\[940]
Removing Rhs of wire Net_462[262] = \Comp_Black:Net_1\[1292]
Removing Rhs of wire Net_428[264] = \GlitchFilter_1:state_0\[261]
Removing Lhs of wire \UART:Net_61\[299] = \UART:Net_9\[298]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[303] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[304] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[305] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[306] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[307] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[308] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[309] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[310] = zero[8]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[322] = \UART:BUART:tx_bitclk_dp\[358]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[368] = \UART:BUART:tx_counter_dp\[359]
Removing Lhs of wire \UART:BUART:tx_status_6\[369] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[370] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[371] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[373] = \UART:BUART:tx_fifo_empty\[336]
Removing Lhs of wire \UART:BUART:tx_status_3\[375] = \UART:BUART:tx_fifo_notfull\[335]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[435] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[443] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[454]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[445] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[455]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[446] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[471]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[447] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[485]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[448] = MODIN2_1[449]
Removing Rhs of wire MODIN2_1[449] = \UART:BUART:pollcount_1\[441]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[450] = MODIN2_0[451]
Removing Rhs of wire MODIN2_0[451] = \UART:BUART:pollcount_0\[444]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[457] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[458] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[459] = MODIN2_1[449]
Removing Lhs of wire MODIN3_1[460] = MODIN2_1[449]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[461] = MODIN2_0[451]
Removing Lhs of wire MODIN3_0[462] = MODIN2_0[451]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[463] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[464] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[465] = MODIN2_1[449]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[466] = MODIN2_0[451]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[467] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[468] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[473] = MODIN2_1[449]
Removing Lhs of wire MODIN4_1[474] = MODIN2_1[449]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[475] = MODIN2_0[451]
Removing Lhs of wire MODIN4_0[476] = MODIN2_0[451]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[477] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[478] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[479] = MODIN2_1[449]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[480] = MODIN2_0[451]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[481] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[482] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[489] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[490] = \UART:BUART:rx_parity_error_status\[491]
Removing Rhs of wire \UART:BUART:rx_status_3\[492] = \UART:BUART:rx_stop_bit_error\[493]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[503] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[552]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[507] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[574]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[508] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[509] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[510] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[511] = MODIN5_6[512]
Removing Rhs of wire MODIN5_6[512] = \UART:BUART:rx_count_6\[430]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[513] = MODIN5_5[514]
Removing Rhs of wire MODIN5_5[514] = \UART:BUART:rx_count_5\[431]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[515] = MODIN5_4[516]
Removing Rhs of wire MODIN5_4[516] = \UART:BUART:rx_count_4\[432]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[517] = MODIN5_3[518]
Removing Rhs of wire MODIN5_3[518] = \UART:BUART:rx_count_3\[433]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[519] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[520] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[521] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[522] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[523] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[524] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[525] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[526] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[527] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[528] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[529] = MODIN5_6[512]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[530] = MODIN5_5[514]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[531] = MODIN5_4[516]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[532] = MODIN5_3[518]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[533] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[534] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[535] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[536] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[537] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[538] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[539] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[554] = \UART:BUART:rx_postpoll\[389]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[555] = \UART:BUART:rx_parity_bit\[506]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[556] = \UART:BUART:rx_postpoll\[389]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[557] = \UART:BUART:rx_parity_bit\[506]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[558] = \UART:BUART:rx_postpoll\[389]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[559] = \UART:BUART:rx_parity_bit\[506]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[561] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[562] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[560]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[563] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[560]
Removing Lhs of wire tmpOE__Rx_1_net_0[585] = one[24]
Removing Lhs of wire tmpOE__Tx_1_net_0[590] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:ctrl_enable\[612] = \PWM_Motor:PWMUDB:control_7\[604]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwCapture\[622] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwEnable\[623] = \PWM_Motor:PWMUDB:control_7\[604]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_out\[627] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\R\[629] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\S\[630] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_enable\[631] = \PWM_Motor:PWMUDB:runmode_enable\[628]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\R\[635] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\S\[636] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\R\[637] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\S\[638] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill\[641] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_1\[645] = \PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_1\[885]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_8_0\[647] = \PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_0\[886]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\R\[648] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\S\[649] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\R\[650] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\S\[651] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:reset\[654] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_6\[655] = zero[8]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_5\[656] = \PWM_Motor:PWMUDB:final_kill_reg\[670]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_4\[657] = zero[8]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_3\[658] = \PWM_Motor:PWMUDB:fifo_full\[677]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_1\[660] = \PWM_Motor:PWMUDB:cmp2_status_reg\[669]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_0\[661] = \PWM_Motor:PWMUDB:cmp1_status_reg\[668]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status\[666] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2\[667] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\R\[671] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\S\[672] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\R\[673] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\S\[674] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\R\[675] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\S\[676] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_2\[678] = \PWM_Motor:PWMUDB:tc_i\[633]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_1\[679] = \PWM_Motor:PWMUDB:runmode_enable\[628]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_0\[680] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:compare1\[713] = \PWM_Motor:PWMUDB:cmp1_less\[684]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i\[718] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i\[720] = zero[8]
Removing Rhs of wire \PWM_Motor:Net_96\[723] = \PWM_Motor:PWMUDB:pwm_i_reg\[715]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_temp\[726] = \PWM_Motor:PWMUDB:cmp1\[664]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_23\[767] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_22\[768] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_21\[769] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_20\[770] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_19\[771] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_18\[772] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_17\[773] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_16\[774] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_15\[775] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_14\[776] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_13\[777] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_12\[778] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_11\[779] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_10\[780] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_9\[781] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_8\[782] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_7\[783] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_6\[784] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_5\[785] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_4\[786] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_3\[787] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_2\[788] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_1\[789] = \PWM_Motor:PWMUDB:MODIN6_1\[790]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN6_1\[790] = \PWM_Motor:PWMUDB:dith_count_1\[644]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:a_0\[791] = \PWM_Motor:PWMUDB:MODIN6_0\[792]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN6_0\[792] = \PWM_Motor:PWMUDB:dith_count_0\[646]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[924] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[925] = one[24]
Removing Rhs of wire Net_124[926] = \PWM_Motor:Net_96\[723]
Removing Lhs of wire tmpOE__Motor_net_0[933] = one[24]
Removing Lhs of wire Net_12[938] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:ctrl_enable\[956] = \Timer_Motor:TimerUDB:control_7\[948]
Removing Lhs of wire \Timer_Motor:TimerUDB:ctrl_cmode_1\[958] = zero[8]
Removing Rhs of wire \Timer_Motor:TimerUDB:timer_enable\[967] = \Timer_Motor:TimerUDB:runmode_enable\[979]
Removing Rhs of wire \Timer_Motor:TimerUDB:run_mode\[968] = \Timer_Motor:TimerUDB:hwEnable_reg\[969]
Removing Lhs of wire \Timer_Motor:TimerUDB:trigger_enable\[971] = one[24]
Removing Lhs of wire \Timer_Motor:TimerUDB:tc_i\[973] = \Timer_Motor:TimerUDB:status_tc\[970]
Removing Lhs of wire \Timer_Motor:TimerUDB:hwEnable\[975] = \Timer_Motor:TimerUDB:control_7\[948]
Removing Lhs of wire \Timer_Motor:TimerUDB:capt_fifo_load_int\[978] = \Timer_Motor:TimerUDB:capt_fifo_load\[966]
Removing Lhs of wire \Timer_Motor:TimerUDB:status_6\[982] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:status_5\[983] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:status_4\[984] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:status_0\[985] = \Timer_Motor:TimerUDB:status_tc\[970]
Removing Lhs of wire \Timer_Motor:TimerUDB:status_1\[986] = \Timer_Motor:TimerUDB:capt_fifo_load\[966]
Removing Rhs of wire \Timer_Motor:TimerUDB:status_2\[987] = \Timer_Motor:TimerUDB:fifo_full\[988]
Removing Rhs of wire \Timer_Motor:TimerUDB:status_3\[989] = \Timer_Motor:TimerUDB:fifo_nempty\[990]
Removing Lhs of wire \Timer_Motor:TimerUDB:cs_addr_2\[992] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:cs_addr_1\[993] = \Timer_Motor:TimerUDB:trig_reg\[981]
Removing Lhs of wire \Timer_Motor:TimerUDB:cs_addr_0\[994] = \Timer_Motor:TimerUDB:per_zero\[972]
Removing Lhs of wire tmpOE__Video_Out_net_0[1078] = one[24]
Removing Rhs of wire Net_175[1079] = \Timer_Edge:Net_55\[1091]
Removing Lhs of wire tmpOE__Vert_Sync_net_0[1085] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:ctrl_enable\[1107] = \Timer_Edge:TimerUDB:control_7\[1099]
Removing Lhs of wire \Timer_Edge:TimerUDB:ctrl_cmode_1\[1109] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:ctrl_cmode_0\[1110] = zero[8]
Removing Lhs of wire \Timer_Edge:TimerUDB:ctrl_ic_1\[1113] = \Timer_Edge:TimerUDB:control_1\[1105]
Removing Lhs of wire \Timer_Edge:TimerUDB:ctrl_ic_0\[1114] = \Timer_Edge:TimerUDB:control_0\[1106]
Removing Rhs of wire \Timer_Edge:TimerUDB:timer_enable\[1118] = \Timer_Edge:TimerUDB:runmode_enable\[1191]
Removing Rhs of wire \Timer_Edge:TimerUDB:run_mode\[1119] = \Timer_Edge:TimerUDB:hwEnable\[1120]
Removing Lhs of wire \Timer_Edge:TimerUDB:run_mode\[1119] = \Timer_Edge:TimerUDB:control_7\[1099]
Removing Lhs of wire \Timer_Edge:TimerUDB:trigger_enable\[1122] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:tc_i\[1124] = \Timer_Edge:TimerUDB:status_tc\[1121]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_9\[1130] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1169]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_10_1\[1131] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1186]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_10_0\[1133] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1187]
Removing Lhs of wire \Timer_Edge:TimerUDB:capt_fifo_load_int\[1135] = \Timer_Edge:TimerUDB:capt_int_temp\[1134]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1136] = \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_1\[1137]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_1\[1137] = \Timer_Edge:TimerUDB:int_capt_count_1\[1129]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1138] = \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_0\[1139]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN7_0\[1139] = \Timer_Edge:TimerUDB:int_capt_count_0\[1132]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1140] = \Timer_Edge:TimerUDB:sIntCapCount:MODIN8_1\[1141]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN8_1\[1141] = \Timer_Edge:TimerUDB:control_1\[1105]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1142] = \Timer_Edge:TimerUDB:sIntCapCount:MODIN8_0\[1143]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN8_0\[1143] = \Timer_Edge:TimerUDB:control_0\[1106]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1144] = \Timer_Edge:TimerUDB:int_capt_count_1\[1129]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1145] = \Timer_Edge:TimerUDB:int_capt_count_0\[1132]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1146] = \Timer_Edge:TimerUDB:control_1\[1105]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1147] = \Timer_Edge:TimerUDB:control_0\[1106]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1148] = \Timer_Edge:TimerUDB:int_capt_count_1\[1129]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1149] = \Timer_Edge:TimerUDB:int_capt_count_0\[1132]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1150] = \Timer_Edge:TimerUDB:control_1\[1105]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1151] = \Timer_Edge:TimerUDB:control_0\[1106]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1154] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1155] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1153]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1157] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1156]
Removing Rhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1169] = \Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1158]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1180] = \Timer_Edge:TimerUDB:int_capt_count_1\[1129]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN9_1\[1181] = \Timer_Edge:TimerUDB:int_capt_count_1\[1129]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1182] = \Timer_Edge:TimerUDB:int_capt_count_0\[1132]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODIN9_0\[1183] = \Timer_Edge:TimerUDB:int_capt_count_0\[1132]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1189] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1190] = one[24]
Removing Lhs of wire \Timer_Edge:TimerUDB:status_6\[1193] = zero[8]
Removing Lhs of wire \Timer_Edge:TimerUDB:status_5\[1194] = zero[8]
Removing Lhs of wire \Timer_Edge:TimerUDB:status_4\[1195] = zero[8]
Removing Lhs of wire \Timer_Edge:TimerUDB:status_0\[1196] = \Timer_Edge:TimerUDB:status_tc\[1121]
Removing Lhs of wire \Timer_Edge:TimerUDB:status_1\[1197] = \Timer_Edge:TimerUDB:capt_int_temp\[1134]
Removing Rhs of wire \Timer_Edge:TimerUDB:status_2\[1198] = \Timer_Edge:TimerUDB:fifo_full\[1199]
Removing Rhs of wire \Timer_Edge:TimerUDB:status_3\[1200] = \Timer_Edge:TimerUDB:fifo_nempty\[1201]
Removing Lhs of wire \Timer_Edge:TimerUDB:cs_addr_2\[1203] = Net_359[37]
Removing Lhs of wire \Timer_Edge:TimerUDB:cs_addr_1\[1204] = \Timer_Edge:TimerUDB:trig_reg\[1192]
Removing Lhs of wire \Timer_Edge:TimerUDB:cs_addr_0\[1205] = \Timer_Edge:TimerUDB:per_zero\[1123]
Removing Lhs of wire \Comp_Black:clock\[1291] = zero[8]
Removing Lhs of wire \Ref:Net_83\[1295] = zero[8]
Removing Lhs of wire \Ref:Net_81\[1296] = zero[8]
Removing Lhs of wire \Ref:Net_82\[1297] = zero[8]
Removing Lhs of wire tmpOE__Video_in_net_0[1301] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:ctrl_enable\[1321] = \PWM_Servo:PWMUDB:control_7\[1313]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwCapture\[1331] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwEnable\[1332] = \PWM_Servo:PWMUDB:control_7\[1313]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_out\[1336] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\R\[1338] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\S\[1339] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_enable\[1340] = \PWM_Servo:PWMUDB:runmode_enable\[1337]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\R\[1344] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\S\[1345] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\R\[1346] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\S\[1347] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill\[1350] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_1\[1354] = \PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_1\[1594]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_11_0\[1356] = \PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_0\[1595]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\R\[1357] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\S\[1358] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\R\[1359] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\S\[1360] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:reset\[1363] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_6\[1364] = zero[8]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_5\[1365] = \PWM_Servo:PWMUDB:final_kill_reg\[1379]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_4\[1366] = zero[8]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_3\[1367] = \PWM_Servo:PWMUDB:fifo_full\[1386]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_1\[1369] = \PWM_Servo:PWMUDB:cmp2_status_reg\[1378]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_0\[1370] = \PWM_Servo:PWMUDB:cmp1_status_reg\[1377]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status\[1375] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2\[1376] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\R\[1380] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\S\[1381] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\R\[1382] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\S\[1383] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\R\[1384] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\S\[1385] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_2\[1387] = \PWM_Servo:PWMUDB:tc_i\[1342]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_1\[1388] = \PWM_Servo:PWMUDB:runmode_enable\[1337]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_0\[1389] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:compare1\[1422] = \PWM_Servo:PWMUDB:cmp1_less\[1393]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i\[1427] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i\[1429] = zero[8]
Removing Rhs of wire \PWM_Servo:Net_96\[1432] = \PWM_Servo:PWMUDB:pwm_i_reg\[1424]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_temp\[1435] = \PWM_Servo:PWMUDB:cmp1\[1373]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_23\[1476] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_22\[1477] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_21\[1478] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_20\[1479] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_19\[1480] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_18\[1481] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_17\[1482] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_16\[1483] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_15\[1484] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_14\[1485] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_13\[1486] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_12\[1487] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_11\[1488] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_10\[1489] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_9\[1490] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_8\[1491] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_7\[1492] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_6\[1493] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_5\[1494] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_4\[1495] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_3\[1496] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_2\[1497] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_1\[1498] = \PWM_Servo:PWMUDB:MODIN10_1\[1499]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN10_1\[1499] = \PWM_Servo:PWMUDB:dith_count_1\[1353]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:a_0\[1500] = \PWM_Servo:PWMUDB:MODIN10_0\[1501]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN10_0\[1501] = \PWM_Servo:PWMUDB:dith_count_0\[1355]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1633] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1634] = one[24]
Removing Rhs of wire Net_2627[1635] = \PWM_Servo:Net_96\[1432]
Removing Lhs of wire tmpOE__Servo_net_0[1642] = one[24]
Removing Lhs of wire tmpOE__Horiz_Sync_net_0[1650] = one[24]
Removing Lhs of wire tmpOE__Pin_1_net_0[1655] = one[24]
Removing Lhs of wire tmpOE__IRServo_net_0[1661] = one[24]
Removing Rhs of wire Net_2207[1662] = \PWM_IRServo:Net_96\[1791]
Removing Rhs of wire Net_2207[1662] = \PWM_IRServo:PWMUDB:pwm_i_reg\[1783]
Removing Lhs of wire \PWM_IRServo:PWMUDB:ctrl_enable\[1680] = \PWM_IRServo:PWMUDB:control_7\[1672]
Removing Lhs of wire \PWM_IRServo:PWMUDB:hwCapture\[1690] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:hwEnable\[1691] = \PWM_IRServo:PWMUDB:control_7\[1672]
Removing Lhs of wire \PWM_IRServo:PWMUDB:trig_out\[1695] = one[24]
Removing Lhs of wire \PWM_IRServo:PWMUDB:runmode_enable\\R\[1697] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:runmode_enable\\S\[1698] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_enable\[1699] = \PWM_IRServo:PWMUDB:runmode_enable\[1696]
Removing Lhs of wire \PWM_IRServo:PWMUDB:ltch_kill_reg\\R\[1703] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:ltch_kill_reg\\S\[1704] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:min_kill_reg\\R\[1705] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:min_kill_reg\\S\[1706] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_kill\[1709] = one[24]
Removing Lhs of wire \PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_1\[1713] = \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_1\[1953]
Removing Lhs of wire \PWM_IRServo:PWMUDB:add_vi_vv_MODGEN_12_0\[1715] = \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_0\[1954]
Removing Lhs of wire \PWM_IRServo:PWMUDB:dith_count_1\\R\[1716] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:dith_count_1\\S\[1717] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:dith_count_0\\R\[1718] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:dith_count_0\\S\[1719] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:reset\[1722] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:status_6\[1723] = zero[8]
Removing Rhs of wire \PWM_IRServo:PWMUDB:status_5\[1724] = \PWM_IRServo:PWMUDB:final_kill_reg\[1738]
Removing Lhs of wire \PWM_IRServo:PWMUDB:status_4\[1725] = zero[8]
Removing Rhs of wire \PWM_IRServo:PWMUDB:status_3\[1726] = \PWM_IRServo:PWMUDB:fifo_full\[1745]
Removing Rhs of wire \PWM_IRServo:PWMUDB:status_1\[1728] = \PWM_IRServo:PWMUDB:cmp2_status_reg\[1737]
Removing Rhs of wire \PWM_IRServo:PWMUDB:status_0\[1729] = \PWM_IRServo:PWMUDB:cmp1_status_reg\[1736]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp2_status\[1734] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp2\[1735] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp1_status_reg\\R\[1739] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp1_status_reg\\S\[1740] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp2_status_reg\\R\[1741] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp2_status_reg\\S\[1742] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_kill_reg\\R\[1743] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_kill_reg\\S\[1744] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cs_addr_2\[1746] = \PWM_IRServo:PWMUDB:tc_i\[1701]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cs_addr_1\[1747] = \PWM_IRServo:PWMUDB:runmode_enable\[1696]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cs_addr_0\[1748] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:compare1\[1781] = \PWM_IRServo:PWMUDB:cmp1_less\[1752]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm1_i\[1786] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm2_i\[1788] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm_temp\[1794] = \PWM_IRServo:PWMUDB:cmp1\[1732]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_23\[1835] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_22\[1836] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_21\[1837] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_20\[1838] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_19\[1839] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_18\[1840] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_17\[1841] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_16\[1842] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_15\[1843] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_14\[1844] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_13\[1845] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_12\[1846] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_11\[1847] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_10\[1848] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_9\[1849] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_8\[1850] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_7\[1851] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_6\[1852] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_5\[1853] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_4\[1854] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_3\[1855] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_2\[1856] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_1\[1857] = \PWM_IRServo:PWMUDB:MODIN11_1\[1858]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODIN11_1\[1858] = \PWM_IRServo:PWMUDB:dith_count_1\[1712]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:a_0\[1859] = \PWM_IRServo:PWMUDB:MODIN11_0\[1860]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODIN11_0\[1860] = \PWM_IRServo:PWMUDB:dith_count_0\[1714]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1992] = one[24]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1993] = one[24]
Removing Lhs of wire tmpOE__Fan_1_net_0[2002] = one[24]
Removing Rhs of wire Net_550[2003] = \PWM_Fan:PWMUDB:pwm1_i_reg\[2127]
Removing Lhs of wire \PWM_Fan:PWMUDB:ctrl_enable\[2021] = \PWM_Fan:PWMUDB:control_7\[2013]
Removing Lhs of wire \PWM_Fan:PWMUDB:hwCapture\[2031] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:hwEnable\[2032] = \PWM_Fan:PWMUDB:control_7\[2013]
Removing Lhs of wire \PWM_Fan:PWMUDB:trig_out\[2036] = one[24]
Removing Lhs of wire \PWM_Fan:PWMUDB:runmode_enable\\R\[2038] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:runmode_enable\\S\[2039] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_enable\[2040] = \PWM_Fan:PWMUDB:runmode_enable\[2037]
Removing Lhs of wire \PWM_Fan:PWMUDB:ltch_kill_reg\\R\[2044] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:ltch_kill_reg\\S\[2045] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:min_kill_reg\\R\[2046] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:min_kill_reg\\S\[2047] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_kill\[2050] = one[24]
Removing Lhs of wire \PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_1\[2054] = \PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_1\[2294]
Removing Lhs of wire \PWM_Fan:PWMUDB:add_vi_vv_MODGEN_13_0\[2056] = \PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_0\[2295]
Removing Lhs of wire \PWM_Fan:PWMUDB:dith_count_1\\R\[2057] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:dith_count_1\\S\[2058] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:dith_count_0\\R\[2059] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:dith_count_0\\S\[2060] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:reset\[2063] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:status_6\[2064] = zero[8]
Removing Rhs of wire \PWM_Fan:PWMUDB:status_5\[2065] = \PWM_Fan:PWMUDB:final_kill_reg\[2080]
Removing Lhs of wire \PWM_Fan:PWMUDB:status_4\[2066] = zero[8]
Removing Rhs of wire \PWM_Fan:PWMUDB:status_3\[2067] = \PWM_Fan:PWMUDB:fifo_full\[2087]
Removing Rhs of wire \PWM_Fan:PWMUDB:status_1\[2069] = \PWM_Fan:PWMUDB:cmp2_status_reg\[2079]
Removing Rhs of wire \PWM_Fan:PWMUDB:status_0\[2070] = \PWM_Fan:PWMUDB:cmp1_status_reg\[2078]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp1_status_reg\\R\[2081] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp1_status_reg\\S\[2082] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp2_status_reg\\R\[2083] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp2_status_reg\\S\[2084] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_kill_reg\\R\[2085] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_kill_reg\\S\[2086] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:cs_addr_2\[2088] = \PWM_Fan:PWMUDB:tc_i\[2042]
Removing Lhs of wire \PWM_Fan:PWMUDB:cs_addr_1\[2089] = \PWM_Fan:PWMUDB:runmode_enable\[2037]
Removing Lhs of wire \PWM_Fan:PWMUDB:cs_addr_0\[2090] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:compare1\[2123] = \PWM_Fan:PWMUDB:cmp1_less\[2094]
Removing Lhs of wire \PWM_Fan:PWMUDB:compare2\[2124] = \PWM_Fan:PWMUDB:cmp2_less\[2097]
Removing Rhs of wire Net_604[2134] = \PWM_Fan:PWMUDB:pwm2_i_reg\[2129]
Removing Lhs of wire \PWM_Fan:PWMUDB:pwm_temp\[2135] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_23\[2176] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_22\[2177] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_21\[2178] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_20\[2179] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_19\[2180] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_18\[2181] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_17\[2182] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_16\[2183] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_15\[2184] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_14\[2185] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_13\[2186] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_12\[2187] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_11\[2188] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_10\[2189] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_9\[2190] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_8\[2191] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_7\[2192] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_6\[2193] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_5\[2194] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_4\[2195] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_3\[2196] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_2\[2197] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_1\[2198] = \PWM_Fan:PWMUDB:MODIN12_1\[2199]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODIN12_1\[2199] = \PWM_Fan:PWMUDB:dith_count_1\[2053]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:a_0\[2200] = \PWM_Fan:PWMUDB:MODIN12_0\[2201]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODIN12_0\[2201] = \PWM_Fan:PWMUDB:dith_count_0\[2055]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2333] = one[24]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2334] = one[24]
Removing Lhs of wire tmpOE__Fan_2_net_0[2342] = one[24]
Removing Lhs of wire tmpOE__Servo_1_net_0[2348] = one[24]
Removing Rhs of wire Net_1026[2349] = \PWM_FanServos:PWMUDB:pwm1_i_reg\[2480]
Removing Lhs of wire tmpOE__Servo_2_net_0[2355] = one[24]
Removing Rhs of wire Net_1119[2356] = \PWM_FanServos:PWMUDB:pwm2_i_reg\[2482]
Removing Lhs of wire \PWM_FanServos:PWMUDB:ctrl_enable\[2374] = \PWM_FanServos:PWMUDB:control_7\[2366]
Removing Lhs of wire \PWM_FanServos:PWMUDB:hwCapture\[2384] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:hwEnable\[2385] = \PWM_FanServos:PWMUDB:control_7\[2366]
Removing Lhs of wire \PWM_FanServos:PWMUDB:trig_out\[2389] = one[24]
Removing Lhs of wire \PWM_FanServos:PWMUDB:runmode_enable\\R\[2391] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:runmode_enable\\S\[2392] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_enable\[2393] = \PWM_FanServos:PWMUDB:runmode_enable\[2390]
Removing Lhs of wire \PWM_FanServos:PWMUDB:ltch_kill_reg\\R\[2397] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:ltch_kill_reg\\S\[2398] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:min_kill_reg\\R\[2399] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:min_kill_reg\\S\[2400] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_kill\[2403] = one[24]
Removing Lhs of wire \PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_1\[2407] = \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_1\[2646]
Removing Lhs of wire \PWM_FanServos:PWMUDB:add_vi_vv_MODGEN_14_0\[2409] = \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_0\[2647]
Removing Lhs of wire \PWM_FanServos:PWMUDB:dith_count_1\\R\[2410] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:dith_count_1\\S\[2411] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:dith_count_0\\R\[2412] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:dith_count_0\\S\[2413] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:reset\[2416] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:status_6\[2417] = zero[8]
Removing Rhs of wire \PWM_FanServos:PWMUDB:status_5\[2418] = \PWM_FanServos:PWMUDB:final_kill_reg\[2433]
Removing Lhs of wire \PWM_FanServos:PWMUDB:status_4\[2419] = zero[8]
Removing Rhs of wire \PWM_FanServos:PWMUDB:status_3\[2420] = \PWM_FanServos:PWMUDB:fifo_full\[2440]
Removing Rhs of wire \PWM_FanServos:PWMUDB:status_1\[2422] = \PWM_FanServos:PWMUDB:cmp2_status_reg\[2432]
Removing Rhs of wire \PWM_FanServos:PWMUDB:status_0\[2423] = \PWM_FanServos:PWMUDB:cmp1_status_reg\[2431]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp1_status_reg\\R\[2434] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp1_status_reg\\S\[2435] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp2_status_reg\\R\[2436] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp2_status_reg\\S\[2437] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_kill_reg\\R\[2438] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_kill_reg\\S\[2439] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cs_addr_2\[2441] = \PWM_FanServos:PWMUDB:tc_i\[2395]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cs_addr_1\[2442] = \PWM_FanServos:PWMUDB:runmode_enable\[2390]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cs_addr_0\[2443] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:compare1\[2476] = \PWM_FanServos:PWMUDB:cmp1_less\[2447]
Removing Lhs of wire \PWM_FanServos:PWMUDB:compare2\[2477] = \PWM_FanServos:PWMUDB:cmp2_less\[2450]
Removing Lhs of wire \PWM_FanServos:PWMUDB:pwm_temp\[2487] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_23\[2528] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_22\[2529] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_21\[2530] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_20\[2531] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_19\[2532] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_18\[2533] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_17\[2534] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_16\[2535] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_15\[2536] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_14\[2537] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_13\[2538] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_12\[2539] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_11\[2540] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_10\[2541] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_9\[2542] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_8\[2543] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_7\[2544] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_6\[2545] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_5\[2546] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_4\[2547] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_3\[2548] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_2\[2549] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_1\[2550] = \PWM_FanServos:PWMUDB:MODIN13_1\[2551]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODIN13_1\[2551] = \PWM_FanServos:PWMUDB:dith_count_1\[2406]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:a_0\[2552] = \PWM_FanServos:PWMUDB:MODIN13_0\[2553]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODIN13_0\[2553] = \PWM_FanServos:PWMUDB:dith_count_0\[2408]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[2685] = one[24]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[2686] = one[24]
Removing Rhs of wire Net_2607[2694] = \UART_Mega:BUART:rx_interrupt_out\[2715]
Removing Lhs of wire \UART_Mega:Net_61\[2697] = \UART_Mega:Net_9\[2696]
Removing Lhs of wire \UART_Mega:BUART:tx_hd_send_break\[2701] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:HalfDuplexSend\[2702] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:FinalParityType_1\[2703] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:FinalParityType_0\[2704] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:FinalAddrMode_2\[2705] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:FinalAddrMode_1\[2706] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:FinalAddrMode_0\[2707] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:tx_ctrl_mark\[2708] = zero[8]
Removing Rhs of wire \UART_Mega:BUART:tx_bitclk_enable_pre\[2719] = \UART_Mega:BUART:tx_bitclk_dp\[2755]
Removing Lhs of wire \UART_Mega:BUART:tx_counter_tc\[2765] = \UART_Mega:BUART:tx_counter_dp\[2756]
Removing Lhs of wire \UART_Mega:BUART:tx_status_6\[2766] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:tx_status_5\[2767] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:tx_status_4\[2768] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:tx_status_1\[2770] = \UART_Mega:BUART:tx_fifo_empty\[2733]
Removing Lhs of wire \UART_Mega:BUART:tx_status_3\[2772] = \UART_Mega:BUART:tx_fifo_notfull\[2732]
Removing Lhs of wire \UART_Mega:BUART:rx_count7_bit8_wire\[2832] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_1\[2840] = \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_1\[2851]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_0\[2842] = \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_0\[2852]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_16\[2843] = \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\[2868]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[2844] = \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\[2882]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:a_1\[2845] = \UART_Mega:BUART:sRX:s23Poll:MODIN14_1\[2846]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN14_1\[2846] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:a_0\[2847] = \UART_Mega:BUART:sRX:s23Poll:MODIN14_0\[2848]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN14_0\[2848] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[2854] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[2855] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_1\[2856] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN15_1\[2857] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newa_0\[2858] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN15_0\[2859] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_1\[2860] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:newb_0\[2861] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_1\[2862] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:dataa_0\[2863] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_1\[2864] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:datab_0\[2865] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\[2870] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN16_1\[2871] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\[2872] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODIN16_0\[2873] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\[2874] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\[2875] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\[2876] = \UART_Mega:BUART:pollcount_1\[2838]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\[2877] = \UART_Mega:BUART:pollcount_0\[2841]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\[2878] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\[2879] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_status_1\[2886] = zero[8]
Removing Rhs of wire \UART_Mega:BUART:rx_status_2\[2887] = \UART_Mega:BUART:rx_parity_error_status\[2888]
Removing Rhs of wire \UART_Mega:BUART:rx_status_3\[2889] = \UART_Mega:BUART:rx_stop_bit_error\[2890]
Removing Lhs of wire \UART_Mega:BUART:sRX:cmp_vv_vv_MODGEN_18\[2900] = \UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_0\[2949]
Removing Lhs of wire \UART_Mega:BUART:sRX:cmp_vv_vv_MODGEN_19\[2904] = \UART_Mega:BUART:sRX:MODULE_18:g1:a0:xneq\[2971]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_6\[2905] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_5\[2906] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_4\[2907] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_3\[2908] = \UART_Mega:BUART:sRX:MODIN17_6\[2909]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODIN17_6\[2909] = \UART_Mega:BUART:rx_count_6\[2827]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_2\[2910] = \UART_Mega:BUART:sRX:MODIN17_5\[2911]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODIN17_5\[2911] = \UART_Mega:BUART:rx_count_5\[2828]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_1\[2912] = \UART_Mega:BUART:sRX:MODIN17_4\[2913]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODIN17_4\[2913] = \UART_Mega:BUART:rx_count_4\[2829]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newa_0\[2914] = \UART_Mega:BUART:sRX:MODIN17_3\[2915]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODIN17_3\[2915] = \UART_Mega:BUART:rx_count_3\[2830]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_6\[2916] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_5\[2917] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_4\[2918] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_3\[2919] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_2\[2920] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_1\[2921] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:newb_0\[2922] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_6\[2923] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_5\[2924] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_4\[2925] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_3\[2926] = \UART_Mega:BUART:rx_count_6\[2827]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_2\[2927] = \UART_Mega:BUART:rx_count_5\[2828]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_1\[2928] = \UART_Mega:BUART:rx_count_4\[2829]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:dataa_0\[2929] = \UART_Mega:BUART:rx_count_3\[2830]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_6\[2930] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_5\[2931] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_4\[2932] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_3\[2933] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_2\[2934] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_1\[2935] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_17:g2:a0:datab_0\[2936] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:newa_0\[2951] = \UART_Mega:BUART:rx_postpoll\[2786]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:newb_0\[2952] = \UART_Mega:BUART:rx_parity_bit\[2903]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:dataa_0\[2953] = \UART_Mega:BUART:rx_postpoll\[2786]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:datab_0\[2954] = \UART_Mega:BUART:rx_parity_bit\[2903]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:a_0\[2955] = \UART_Mega:BUART:rx_postpoll\[2786]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:b_0\[2956] = \UART_Mega:BUART:rx_parity_bit\[2903]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:aeqb_0\[2958] = one[24]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:eq_0\[2959] = \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:xnor_array_0\[2957]
Removing Lhs of wire \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:eqi_0\[2960] = \UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:xnor_array_0\[2957]
Removing Lhs of wire tmpOE__Mega_Rx_net_0[2982] = one[24]
Removing Lhs of wire tmpOE__Mega_Tx_net_0[2987] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newa_7\[2992] = Net_362_7[39]
Removing Lhs of wire MODIN18_7[2993] = Net_362_7[39]
Removing Lhs of wire \MODULE_19:g1:a0:newa_6\[2994] = Net_362_6[43]
Removing Lhs of wire MODIN18_6[2995] = Net_362_6[43]
Removing Lhs of wire \MODULE_19:g1:a0:newa_5\[2996] = Net_362_5[45]
Removing Lhs of wire MODIN18_5[2997] = Net_362_5[45]
Removing Lhs of wire \MODULE_19:g1:a0:newa_4\[2998] = Net_362_4[47]
Removing Lhs of wire MODIN18_4[2999] = Net_362_4[47]
Removing Lhs of wire \MODULE_19:g1:a0:newa_3\[3000] = Net_362_3[49]
Removing Lhs of wire MODIN18_3[3001] = Net_362_3[49]
Removing Lhs of wire \MODULE_19:g1:a0:newa_2\[3002] = Net_362_2[51]
Removing Lhs of wire MODIN18_2[3003] = Net_362_2[51]
Removing Lhs of wire \MODULE_19:g1:a0:newa_1\[3004] = Net_362_1[53]
Removing Lhs of wire MODIN18_1[3005] = Net_362_1[53]
Removing Lhs of wire \MODULE_19:g1:a0:newa_0\[3006] = Net_362_0[55]
Removing Lhs of wire MODIN18_0[3007] = Net_362_0[55]
Removing Lhs of wire \MODULE_19:g1:a0:newb_7\[3008] = MODIN19_7[3009]
Removing Lhs of wire MODIN19_7[3009] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_6\[3010] = MODIN19_6[3011]
Removing Lhs of wire MODIN19_6[3011] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_5\[3012] = MODIN19_5[3013]
Removing Lhs of wire MODIN19_5[3013] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_4\[3014] = MODIN19_4[3015]
Removing Lhs of wire MODIN19_4[3015] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_3\[3016] = MODIN19_3[3017]
Removing Lhs of wire MODIN19_3[3017] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:newb_2\[3018] = MODIN19_2[3019]
Removing Lhs of wire MODIN19_2[3019] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_1\[3020] = MODIN19_1[3021]
Removing Lhs of wire MODIN19_1[3021] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:newb_0\[3022] = MODIN19_0[3023]
Removing Lhs of wire MODIN19_0[3023] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_7\[3024] = Net_362_7[39]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_6\[3025] = Net_362_6[43]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_5\[3026] = Net_362_5[45]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_4\[3027] = Net_362_4[47]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_3\[3028] = Net_362_3[49]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_2\[3029] = Net_362_2[51]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_1\[3030] = Net_362_1[53]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_0\[3031] = Net_362_0[55]
Removing Lhs of wire \MODULE_19:g1:a0:datab_7\[3032] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_6\[3033] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_5\[3034] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_4\[3035] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_3\[3036] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:datab_2\[3037] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_1\[3038] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:datab_0\[3039] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_7\[3040] = Net_362_7[39]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_6\[3041] = Net_362_6[43]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_5\[3042] = Net_362_5[45]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_4\[3043] = Net_362_4[47]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_3\[3044] = Net_362_3[49]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_2\[3045] = Net_362_2[51]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_1\[3046] = Net_362_1[53]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_0\[3047] = Net_362_0[55]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_7\[3048] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_6\[3049] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_5\[3050] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_4\[3051] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_3\[3052] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_2\[3053] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_1\[3054] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_0\[3055] = zero[8]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:aeqb_0\[3064] = one[24]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eq_0\[3065] = \MODULE_19:g1:a0:gx:u0:xnor_array_0\[3063]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eqi_0\[3073] = \MODULE_19:g1:a0:gx:u0:eq_7\[3072]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[3131] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[3146] = \UART:BUART:rx_bitclk_pre\[424]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[3155] = \UART:BUART:rx_parity_error_pre\[501]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[3156] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\D\[3160] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCapture\\D\[3161] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_last\\D\[3162] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\D\[3165] = one[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare1\\D\[3168] = \PWM_Motor:PWMUDB:cmp1\[664]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\D\[3169] = \PWM_Motor:PWMUDB:cmp1_status\[665]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\D\[3170] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_i_reg\\D\[3172] = \PWM_Motor:PWMUDB:pwm_i\[716]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i_reg\\D\[3173] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i_reg\\D\[3174] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:tc_i_reg\\D\[3175] = \PWM_Motor:PWMUDB:status_2\[659]
Removing Lhs of wire \Timer_Motor:TimerUDB:capture_last\\D\[3176] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:hwEnable_reg\\D\[3177] = \Timer_Motor:TimerUDB:control_7\[948]
Removing Lhs of wire \Timer_Motor:TimerUDB:tc_reg_i\\D\[3178] = \Timer_Motor:TimerUDB:status_tc\[970]
Removing Lhs of wire \Timer_Motor:TimerUDB:capture_out_reg_i\\D\[3179] = \Timer_Motor:TimerUDB:capt_fifo_load\[966]
Removing Lhs of wire \Timer_Edge:TimerUDB:capture_last\\D\[3182] = Net_428[264]
Removing Lhs of wire \Timer_Edge:TimerUDB:tc_reg_i\\D\[3183] = \Timer_Edge:TimerUDB:status_tc\[1121]
Removing Lhs of wire \Timer_Edge:TimerUDB:hwEnable_reg\\D\[3184] = \Timer_Edge:TimerUDB:control_7\[1099]
Removing Lhs of wire \Timer_Edge:TimerUDB:capture_out_reg_i\\D\[3185] = \Timer_Edge:TimerUDB:capt_fifo_load\[1117]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\D\[3189] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCapture\\D\[3190] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_last\\D\[3191] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\D\[3194] = one[24]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCompare1\\D\[3197] = \PWM_Servo:PWMUDB:cmp1\[1373]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\D\[3198] = \PWM_Servo:PWMUDB:cmp1_status\[1374]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\D\[3199] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_i_reg\\D\[3201] = \PWM_Servo:PWMUDB:pwm_i\[1425]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i_reg\\D\[3202] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i_reg\\D\[3203] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:tc_i_reg\\D\[3204] = \PWM_Servo:PWMUDB:status_2\[1368]
Removing Lhs of wire \PWM_IRServo:PWMUDB:min_kill_reg\\D\[3205] = one[24]
Removing Lhs of wire \PWM_IRServo:PWMUDB:prevCapture\\D\[3206] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:trig_last\\D\[3207] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:ltch_kill_reg\\D\[3210] = one[24]
Removing Lhs of wire \PWM_IRServo:PWMUDB:prevCompare1\\D\[3213] = \PWM_IRServo:PWMUDB:cmp1\[1732]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp1_status_reg\\D\[3214] = \PWM_IRServo:PWMUDB:cmp1_status\[1733]
Removing Lhs of wire \PWM_IRServo:PWMUDB:cmp2_status_reg\\D\[3215] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm_i_reg\\D\[3217] = \PWM_IRServo:PWMUDB:pwm_i\[1784]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm1_i_reg\\D\[3218] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:pwm2_i_reg\\D\[3219] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:tc_i_reg\\D\[3220] = \PWM_IRServo:PWMUDB:status_2\[1727]
Removing Lhs of wire \PWM_Fan:PWMUDB:min_kill_reg\\D\[3221] = one[24]
Removing Lhs of wire \PWM_Fan:PWMUDB:prevCapture\\D\[3222] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:trig_last\\D\[3223] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:ltch_kill_reg\\D\[3226] = one[24]
Removing Lhs of wire \PWM_Fan:PWMUDB:prevCompare1\\D\[3229] = \PWM_Fan:PWMUDB:cmp1\[2073]
Removing Lhs of wire \PWM_Fan:PWMUDB:prevCompare2\\D\[3230] = \PWM_Fan:PWMUDB:cmp2\[2076]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp1_status_reg\\D\[3231] = \PWM_Fan:PWMUDB:cmp1_status\[2074]
Removing Lhs of wire \PWM_Fan:PWMUDB:cmp2_status_reg\\D\[3232] = \PWM_Fan:PWMUDB:cmp2_status\[2077]
Removing Lhs of wire \PWM_Fan:PWMUDB:pwm_i_reg\\D\[3234] = \PWM_Fan:PWMUDB:pwm_i\[2126]
Removing Lhs of wire \PWM_Fan:PWMUDB:pwm1_i_reg\\D\[3235] = \PWM_Fan:PWMUDB:pwm1_i\[2128]
Removing Lhs of wire \PWM_Fan:PWMUDB:pwm2_i_reg\\D\[3236] = \PWM_Fan:PWMUDB:pwm2_i\[2130]
Removing Lhs of wire \PWM_Fan:PWMUDB:tc_i_reg\\D\[3237] = \PWM_Fan:PWMUDB:status_2\[2068]
Removing Lhs of wire \PWM_FanServos:PWMUDB:min_kill_reg\\D\[3238] = one[24]
Removing Lhs of wire \PWM_FanServos:PWMUDB:prevCapture\\D\[3239] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:trig_last\\D\[3240] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:ltch_kill_reg\\D\[3243] = one[24]
Removing Lhs of wire \PWM_FanServos:PWMUDB:prevCompare1\\D\[3246] = \PWM_FanServos:PWMUDB:cmp1\[2426]
Removing Lhs of wire \PWM_FanServos:PWMUDB:prevCompare2\\D\[3247] = \PWM_FanServos:PWMUDB:cmp2\[2429]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp1_status_reg\\D\[3248] = \PWM_FanServos:PWMUDB:cmp1_status\[2427]
Removing Lhs of wire \PWM_FanServos:PWMUDB:cmp2_status_reg\\D\[3249] = \PWM_FanServos:PWMUDB:cmp2_status\[2430]
Removing Lhs of wire \PWM_FanServos:PWMUDB:pwm_i_reg\\D\[3251] = \PWM_FanServos:PWMUDB:pwm_i\[2479]
Removing Lhs of wire \PWM_FanServos:PWMUDB:pwm1_i_reg\\D\[3252] = \PWM_FanServos:PWMUDB:pwm1_i\[2481]
Removing Lhs of wire \PWM_FanServos:PWMUDB:pwm2_i_reg\\D\[3253] = \PWM_FanServos:PWMUDB:pwm2_i\[2483]
Removing Lhs of wire \PWM_FanServos:PWMUDB:tc_i_reg\\D\[3254] = \PWM_FanServos:PWMUDB:status_2\[2421]
Removing Lhs of wire \UART_Mega:BUART:reset_reg\\D\[3255] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_bitclk\\D\[3270] = \UART_Mega:BUART:rx_bitclk_pre\[2821]
Removing Lhs of wire \UART_Mega:BUART:rx_parity_error_pre\\D\[3279] = \UART_Mega:BUART:rx_parity_error_pre\[2898]
Removing Lhs of wire \UART_Mega:BUART:rx_break_status\\D\[3280] = zero[8]

------------------------------------------------------
Aliased 0 equations, 826 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_404' (cost = 0):
Net_404 <= (not Net_182);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_362_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_362_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (MODIN2_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor:PWMUDB:cmp1\ <= (\PWM_Motor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_Motor:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Motor:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Motor:TimerUDB:status_tc\' (cost = 3):
\Timer_Motor:TimerUDB:status_tc\ <= ((\Timer_Motor:TimerUDB:run_mode\ and \Timer_Motor:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_Edge:TimerUDB:fifo_load_polarized\ <= ((not Net_428 and \Timer_Edge:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:timer_enable\' (cost = 0):
\Timer_Edge:TimerUDB:timer_enable\ <= (\Timer_Edge:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Edge:TimerUDB:control_1\ and not \Timer_Edge:TimerUDB:int_capt_count_1\)
	OR (\Timer_Edge:TimerUDB:control_1\ and \Timer_Edge:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Edge:TimerUDB:control_0\ and not \Timer_Edge:TimerUDB:int_capt_count_0\)
	OR (\Timer_Edge:TimerUDB:control_0\ and \Timer_Edge:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Edge:TimerUDB:control_1\ and not \Timer_Edge:TimerUDB:control_0\ and not \Timer_Edge:TimerUDB:int_capt_count_1\ and not \Timer_Edge:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Edge:TimerUDB:control_1\ and not \Timer_Edge:TimerUDB:int_capt_count_1\ and \Timer_Edge:TimerUDB:control_0\ and \Timer_Edge:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Edge:TimerUDB:control_0\ and not \Timer_Edge:TimerUDB:int_capt_count_0\ and \Timer_Edge:TimerUDB:control_1\ and \Timer_Edge:TimerUDB:int_capt_count_1\)
	OR (\Timer_Edge:TimerUDB:control_1\ and \Timer_Edge:TimerUDB:control_0\ and \Timer_Edge:TimerUDB:int_capt_count_1\ and \Timer_Edge:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not \Timer_Edge:TimerUDB:control_1\ and not \Timer_Edge:TimerUDB:control_0\ and not \Timer_Edge:TimerUDB:int_capt_count_1\ and not \Timer_Edge:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Edge:TimerUDB:control_1\ and not \Timer_Edge:TimerUDB:int_capt_count_1\ and \Timer_Edge:TimerUDB:control_0\ and \Timer_Edge:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Edge:TimerUDB:control_0\ and not \Timer_Edge:TimerUDB:int_capt_count_0\ and \Timer_Edge:TimerUDB:control_1\ and \Timer_Edge:TimerUDB:int_capt_count_1\)
	OR (\Timer_Edge:TimerUDB:control_1\ and \Timer_Edge:TimerUDB:control_0\ and \Timer_Edge:TimerUDB:int_capt_count_1\ and \Timer_Edge:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Edge:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\' (cost = 0):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\ <= (not \Timer_Edge:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:cmp1\' (cost = 0):
\PWM_Servo:PWMUDB:cmp1\ <= (\PWM_Servo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:cmp1\' (cost = 0):
\PWM_IRServo:PWMUDB:cmp1\ <= (\PWM_IRServo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_IRServo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_IRServo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_IRServo:PWMUDB:dith_count_1\ and \PWM_IRServo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:cmp1\' (cost = 0):
\PWM_Fan:PWMUDB:cmp1\ <= (\PWM_Fan:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:cmp2\' (cost = 0):
\PWM_Fan:PWMUDB:cmp2\ <= (\PWM_Fan:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Fan:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \PWM_Fan:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Fan:PWMUDB:dith_count_1\ and \PWM_Fan:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:cmp1\' (cost = 0):
\PWM_FanServos:PWMUDB:cmp1\ <= (\PWM_FanServos:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:cmp2\' (cost = 0):
\PWM_FanServos:PWMUDB:cmp2\ <= (\PWM_FanServos:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_FanServos:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_0\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_0\ <= (not \PWM_FanServos:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_FanServos:PWMUDB:dith_count_1\ and \PWM_FanServos:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_addressmatch\' (cost = 0):
\UART_Mega:BUART:rx_addressmatch\ <= (\UART_Mega:BUART:rx_addressmatch2\
	OR \UART_Mega:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Mega:BUART:rx_bitclk_pre\ <= ((not \UART_Mega:BUART:rx_count_2\ and not \UART_Mega:BUART:rx_count_1\ and not \UART_Mega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Mega:BUART:rx_bitclk_pre16x\ <= ((not \UART_Mega:BUART:rx_count_2\ and \UART_Mega:BUART:rx_count_1\ and \UART_Mega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_poll_bit1\' (cost = 1):
\UART_Mega:BUART:rx_poll_bit1\ <= ((not \UART_Mega:BUART:rx_count_2\ and not \UART_Mega:BUART:rx_count_1\ and \UART_Mega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_poll_bit2\' (cost = 1):
\UART_Mega:BUART:rx_poll_bit2\ <= ((not \UART_Mega:BUART:rx_count_2\ and not \UART_Mega:BUART:rx_count_1\ and not \UART_Mega:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:pollingrange\' (cost = 4):
\UART_Mega:BUART:pollingrange\ <= ((not \UART_Mega:BUART:rx_count_2\ and not \UART_Mega:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Mega:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_0\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_0\ <= (not \UART_Mega:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:gta_1\ <= (\UART_Mega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ <= (not \UART_Mega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_6\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_6\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_5\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_5\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_4\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_4\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_3\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_3\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_3\ <= (\UART_Mega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_2\' (cost = 1):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_2\ <= ((not \UART_Mega:BUART:rx_count_6\ and not \UART_Mega:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_2\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_2\ <= (\UART_Mega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_1\' (cost = 2):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_1\ <= ((not \UART_Mega:BUART:rx_count_6\ and not \UART_Mega:BUART:rx_count_4\)
	OR (not \UART_Mega:BUART:rx_count_6\ and not \UART_Mega:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:gta_1\ <= (\UART_Mega:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_0\' (cost = 8):
\UART_Mega:BUART:sRX:MODULE_17:g2:a0:lta_0\ <= ((not \UART_Mega:BUART:rx_count_6\ and not \UART_Mega:BUART:rx_count_4\)
	OR (not \UART_Mega:BUART:rx_count_6\ and not \UART_Mega:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_7\ <= (Net_362_7);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_6\ <= (not Net_362_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_5\ <= (not Net_362_5);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_4\ <= (Net_362_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_3\ <= (not Net_362_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_2\ <= (Net_362_2);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_1\ <= (Net_362_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= (not Net_362_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_1\ <= ((not Net_362_0 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_2\ <= ((not Net_362_0 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_3\ <= ((not Net_362_3 and not Net_362_0 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_4\ <= ((not Net_362_3 and not Net_362_0 and Net_362_4 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_5\ <= ((not Net_362_5 and not Net_362_3 and not Net_362_0 and Net_362_4 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_6\ <= ((not Net_362_6 and not Net_362_5 and not Net_362_3 and not Net_362_0 and Net_362_4 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_6\ <= (Net_362_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_3\ <= (Net_362_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_4\ <= (not Net_362_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:gt_4\ <= ((Net_362_4 and Net_362_3));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_0\ <= (Net_362_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_1\ <= (not Net_362_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:gt_1\ <= ((Net_362_1 and Net_362_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_7\ <= ((not Net_362_6 and not Net_362_5 and not Net_362_3 and not Net_362_0 and Net_362_7 and Net_362_4 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_362_0 and Net_362_1)
	OR (not Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not MODIN2_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Timer_Edge:TimerUDB:capt_fifo_load\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer_Edge:TimerUDB:capt_fifo_load\ <= ((not Net_428 and \Timer_Edge:TimerUDB:control_7\ and \Timer_Edge:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\' (cost = 8):
\Timer_Edge:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\ <= ((not \Timer_Edge:TimerUDB:int_capt_count_0\ and \Timer_Edge:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Edge:TimerUDB:int_capt_count_1\ and \Timer_Edge:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_IRServo:PWMUDB:dith_count_0\ and \PWM_IRServo:PWMUDB:dith_count_1\)
	OR (not \PWM_IRServo:PWMUDB:dith_count_1\ and \PWM_IRServo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \PWM_Fan:PWMUDB:dith_count_0\ and \PWM_Fan:PWMUDB:dith_count_1\)
	OR (not \PWM_Fan:PWMUDB:dith_count_1\ and \PWM_Fan:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_1\' (cost = 2):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:s_1\ <= ((not \PWM_FanServos:PWMUDB:dith_count_0\ and \PWM_FanServos:PWMUDB:dith_count_1\)
	OR (not \PWM_FanServos:PWMUDB:dith_count_1\ and \PWM_FanServos:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\' (cost = 4):
\UART_Mega:BUART:sRX:s23Poll:MODULE_15:g2:a0:lta_0\ <= ((not \UART_Mega:BUART:pollcount_1\ and not \UART_Mega:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\' (cost = 0):
\UART_Mega:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ <= (not \UART_Mega:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_1\' (cost = 2):
\UART_Mega:BUART:sRX:s23Poll:MODULE_14:g2:a0:s_1\ <= ((not \UART_Mega:BUART:pollcount_0\ and \UART_Mega:BUART:pollcount_1\)
	OR (not \UART_Mega:BUART:pollcount_1\ and \UART_Mega:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_499' (cost = 8):
Net_499 <= ((not Net_362_6 and not Net_362_5 and not Net_362_3 and not Net_362_0 and Net_362_7 and Net_362_4 and Net_362_2 and Net_362_1));

Note:  Expanding virtual equation for 'Net_359' (cost = 78):
Net_359 <= (not Net_362_7
	OR not Net_362_4
	OR not Net_362_2
	OR not Net_362_1
	OR Net_362_6
	OR Net_362_5
	OR Net_362_3
	OR Net_362_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_362_1 and Net_362_2)
	OR (not Net_362_0 and Net_362_2)
	OR (not Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN2_1
	OR (Net_337 and MODIN2_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_337 and not MODIN2_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_337 and MODIN2_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_337 and not MODIN2_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_337 and MODIN2_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Mega:BUART:rx_postpoll\' (cost = 72):
\UART_Mega:BUART:rx_postpoll\ <= (\UART_Mega:BUART:pollcount_1\
	OR (Net_2604 and \UART_Mega:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Mega:BUART:pollcount_1\ and not Net_2604 and not \UART_Mega:BUART:rx_parity_bit\)
	OR (not \UART_Mega:BUART:pollcount_1\ and not \UART_Mega:BUART:pollcount_0\ and not \UART_Mega:BUART:rx_parity_bit\)
	OR (\UART_Mega:BUART:pollcount_1\ and \UART_Mega:BUART:rx_parity_bit\)
	OR (Net_2604 and \UART_Mega:BUART:pollcount_0\ and \UART_Mega:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Mega:BUART:sRX:MODULE_18:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Mega:BUART:pollcount_1\ and not Net_2604 and not \UART_Mega:BUART:rx_parity_bit\)
	OR (not \UART_Mega:BUART:pollcount_1\ and not \UART_Mega:BUART:pollcount_0\ and not \UART_Mega:BUART:rx_parity_bit\)
	OR (\UART_Mega:BUART:pollcount_1\ and \UART_Mega:BUART:rx_parity_bit\)
	OR (Net_2604 and \UART_Mega:BUART:pollcount_0\ and \UART_Mega:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_362_2 and Net_362_3)
	OR (not Net_362_1 and Net_362_3)
	OR (not Net_362_0 and Net_362_3)
	OR (not Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_362_3 and Net_362_4)
	OR (not Net_362_2 and Net_362_4)
	OR (not Net_362_1 and Net_362_4)
	OR (not Net_362_0 and Net_362_4)
	OR (not Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_362_5 and Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_362_4 and Net_362_5)
	OR (not Net_362_3 and Net_362_5)
	OR (not Net_362_2 and Net_362_5)
	OR (not Net_362_1 and Net_362_5)
	OR (not Net_362_0 and Net_362_5)
	OR (not Net_362_5 and Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_362_6 and Net_362_5 and Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_362_5 and Net_362_6)
	OR (not Net_362_4 and Net_362_6)
	OR (not Net_362_3 and Net_362_6)
	OR (not Net_362_2 and Net_362_6)
	OR (not Net_362_1 and Net_362_6)
	OR (not Net_362_0 and Net_362_6)
	OR (not Net_362_6 and Net_362_5 and Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_362_6 and Net_362_7)
	OR (not Net_362_5 and Net_362_7)
	OR (not Net_362_4 and Net_362_7)
	OR (not Net_362_3 and Net_362_7)
	OR (not Net_362_2 and Net_362_7)
	OR (not Net_362_1 and Net_362_7)
	OR (not Net_362_0 and Net_362_7)
	OR (not Net_362_7 and Net_362_6 and Net_362_5 and Net_362_4 and Net_362_3 and Net_362_2 and Net_362_1 and Net_362_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 254 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_Motor:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_Servo:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_IRServo:PWMUDB:final_capture\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Fan:PWMUDB:final_capture\ to zero
Aliasing \PWM_Fan:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_FanServos:PWMUDB:final_capture\ to zero
Aliasing \PWM_FanServos:PWMUDB:pwm_i\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Mega:BUART:rx_status_0\ to zero
Aliasing \UART_Mega:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_IRServo:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Fan:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_FanServos:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_Mega:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Mega:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Mega:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[225] = zero[8]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[235] = zero[8]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[388] = \UART:BUART:rx_bitclk\[436]
Removing Lhs of wire \UART:BUART:rx_status_0\[487] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[496] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_capture\[682] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[895] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[905] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[915] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:capt_fifo_load\[966] = zero[8]
Removing Lhs of wire \Timer_Motor:TimerUDB:trig_reg\[981] = \Timer_Motor:TimerUDB:timer_enable\[967]
Removing Lhs of wire \Timer_Edge:TimerUDB:trig_reg\[1192] = \Timer_Edge:TimerUDB:control_7\[1099]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_capture\[1391] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1604] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1614] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[1624] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_capture\[1750] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1963] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1973] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[1983] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_capture\[2092] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:pwm_i\[2126] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[2304] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[2314] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[2324] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_capture\[2445] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:pwm_i\[2479] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[2656] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[2666] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[2676] = zero[8]
Removing Rhs of wire \UART_Mega:BUART:rx_bitclk_enable\[2785] = \UART_Mega:BUART:rx_bitclk\[2833]
Removing Lhs of wire \UART_Mega:BUART:rx_status_0\[2884] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_status_6\[2893] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[3138] = \UART:BUART:tx_ctrl_mark_last\[379]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[3150] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[3151] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[3153] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[3154] = \UART:BUART:rx_markspace_pre\[500]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[3159] = \UART:BUART:rx_parity_bit\[506]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\D\[3163] = \PWM_Motor:PWMUDB:control_7\[604]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\D\[3171] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\D\[3192] = \PWM_Servo:PWMUDB:control_7\[1313]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\D\[3200] = zero[8]
Removing Lhs of wire \PWM_IRServo:PWMUDB:runmode_enable\\D\[3208] = \PWM_IRServo:PWMUDB:control_7\[1672]
Removing Lhs of wire \PWM_IRServo:PWMUDB:final_kill_reg\\D\[3216] = zero[8]
Removing Lhs of wire \PWM_Fan:PWMUDB:runmode_enable\\D\[3224] = \PWM_Fan:PWMUDB:control_7\[2013]
Removing Lhs of wire \PWM_Fan:PWMUDB:final_kill_reg\\D\[3233] = zero[8]
Removing Lhs of wire \PWM_FanServos:PWMUDB:runmode_enable\\D\[3241] = \PWM_FanServos:PWMUDB:control_7\[2366]
Removing Lhs of wire \PWM_FanServos:PWMUDB:final_kill_reg\\D\[3250] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:tx_ctrl_mark_last\\D\[3262] = \UART_Mega:BUART:tx_ctrl_mark_last\[2776]
Removing Lhs of wire \UART_Mega:BUART:rx_markspace_status\\D\[3274] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_parity_error_status\\D\[3275] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_addr_match_status\\D\[3277] = zero[8]
Removing Lhs of wire \UART_Mega:BUART:rx_markspace_pre\\D\[3278] = \UART_Mega:BUART:rx_markspace_pre\[2897]
Removing Lhs of wire \UART_Mega:BUART:rx_parity_bit\\D\[3283] = \UART_Mega:BUART:rx_parity_bit\[2903]

------------------------------------------------------
Aliased 0 equations, 55 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_337 and MODIN2_0)
	OR (not MODIN2_1 and not MODIN2_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_337 and not MODIN2_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN2_1));

Note:  Deleted unused equation:
\UART_Mega:BUART:sRX:MODULE_18:g1:a0:xneq\ <= ((not \UART_Mega:BUART:rx_parity_bit\ and Net_2604 and \UART_Mega:BUART:pollcount_0\)
	OR (not \UART_Mega:BUART:pollcount_1\ and not \UART_Mega:BUART:pollcount_0\ and \UART_Mega:BUART:rx_parity_bit\)
	OR (not \UART_Mega:BUART:pollcount_1\ and not Net_2604 and \UART_Mega:BUART:rx_parity_bit\)
	OR (not \UART_Mega:BUART:rx_parity_bit\ and \UART_Mega:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.889ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 08 December 2023 11:35:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_IRServo:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Fan:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_FanServos:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_2\ kept \MODULE_19:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_2\ kept \MODULE_19:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_1\ kept \MODULE_19:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_1\ kept \MODULE_19:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_0\ kept \MODULE_19:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_0\ kept \MODULE_19:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Motor:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Motor:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IRServo:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Fan:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Fan:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Fan:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Fan:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FanServos:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FanServos:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FanServos:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_FanServos:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Mega:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Mega:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Mega:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Mega:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Mega:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_376
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_Mega_IntClock'. Fanout=1, Signal=\UART_Mega:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_268
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_828
    Digital Clock 5: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_2628
    Digital Clock 6: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_2614
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Motor:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Motor:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Edge:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Edge:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_IRServo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Fan:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_FanServos:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_Mega:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Mega_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Mega_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Horiz_Sync(0):iocell.fb
        Effective Clock: Horiz_Sync(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Mega:BUART:rx_parity_bit\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Mega:BUART:rx_address_detected\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Mega:BUART:rx_parity_error_pre\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Mega:BUART:rx_markspace_pre\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Mega:BUART:rx_state_1\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Mega:BUART:tx_parity_bit\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Mega:BUART:tx_mark\, Duplicate of \UART_Mega:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Mega:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:tx_mark\ (fanout=0)

    Removing \Timer_Edge:TimerUDB:capt_int_temp_split\, Duplicate of \Timer_Edge:TimerUDB:capt_int_temp_split_3\ 
    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_362_7 * !Net_362_6
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split\ (fanout=1)

    Removing \Timer_Edge:TimerUDB:capt_int_temp_split_1\, Duplicate of \Timer_Edge:TimerUDB:capt_int_temp_split_3\ 
    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_362_7 * !Net_362_6
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_1\ (fanout=1)

    Removing \Timer_Edge:TimerUDB:capt_int_temp_split_2\, Duplicate of \Timer_Edge:TimerUDB:capt_int_temp_split_3\ 
    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_362_7 * !Net_362_6
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_2\ (fanout=1)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_337 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_71 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor(0)__PA ,
            pin_input => Net_124 ,
            pad => Motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Video_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Video_Out(0)__PA ,
            pin_input => Net_175 ,
            pad => Video_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vert_Sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vert_Sync(0)__PA ,
            fb => Net_182 ,
            pad => Vert_Sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Video_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Video_in(0)__PA ,
            analog_term => Net_212 ,
            pad => Video_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo(0)__PA ,
            pin_input => Net_2627 ,
            pad => Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Horiz_Sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Horiz_Sync(0)__PA ,
            fb => Net_405 ,
            pad => Horiz_Sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_428 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IRServo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IRServo(0)__PA ,
            pin_input => Net_2207 ,
            pad => IRServo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fan_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fan_1(0)__PA ,
            pin_input => Net_550 ,
            pad => Fan_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fan_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fan_2(0)__PA ,
            pin_input => Net_604 ,
            pad => Fan_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_1(0)__PA ,
            pin_input => Net_1026 ,
            pad => Servo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_2(0)__PA ,
            pin_input => Net_1119 ,
            pad => Servo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mega_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mega_Rx(0)__PA ,
            fb => Net_2604 ,
            pad => Mega_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mega_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mega_Tx(0)__PA ,
            pin_input => Net_2608 ,
            pad => Mega_Tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1_split\ (fanout=1)

    MacroCell: Name=Net_359, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0
        );
        Output = Net_359 (fanout=3)

    MacroCell: Name=Net_71, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_71 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_337 * MODIN2_0
            + MODIN2_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_Motor:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Motor:TimerUDB:run_mode\ * 
              \Timer_Motor:TimerUDB:per_zero\
        );
        Output = \Timer_Motor:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_428 * \Timer_Edge:TimerUDB:control_7\ * 
              \Timer_Edge:TimerUDB:capture_last\
        );
        Output = \Timer_Edge:TimerUDB:capt_fifo_load\ (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Edge:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Edge:TimerUDB:control_7\ * 
              \Timer_Edge:TimerUDB:per_zero\
        );
        Output = \Timer_Edge:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * \PWM_Servo:PWMUDB:tc_i\
        );
        Output = \PWM_Servo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_IRServo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:runmode_enable\ * \PWM_IRServo:PWMUDB:tc_i\
        );
        Output = \PWM_IRServo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Fan:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:tc_i\
        );
        Output = \PWM_Fan:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_FanServos:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:tc_i\
        );
        Output = \PWM_FanServos:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2608, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:txn\
        );
        Output = Net_2608 (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\
            + !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\
        );
        Output = \UART_Mega:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_fifo_empty\ * \UART_Mega:BUART:tx_state_2\
        );
        Output = \UART_Mega:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_fifo_notfull\
        );
        Output = \UART_Mega:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\
        );
        Output = \UART_Mega:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Mega:BUART:pollcount_1\
            + Net_2604 * \UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Mega:BUART:rx_load_fifo\ * \UART_Mega:BUART:rx_fifofull\
        );
        Output = \UART_Mega:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Mega:BUART:rx_fifonotempty\ * 
              \UART_Mega:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Mega:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_362_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_182
            + Net_362_6 * Net_362_5 * Net_362_4 * Net_362_3 * Net_362_2 * 
              Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_7 (fanout=7)

    MacroCell: Name=Net_362_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_6 * !Net_182
            + Net_362_5 * Net_362_4 * Net_362_3 * Net_362_2 * Net_362_1 * 
              Net_362_0 * Net_182
        );
        Output = Net_362_6 (fanout=8)

    MacroCell: Name=Net_362_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_5 * !Net_182
            + Net_362_4 * Net_362_3 * Net_362_2 * Net_362_1 * Net_362_0 * 
              Net_182
        );
        Output = Net_362_5 (fanout=12)

    MacroCell: Name=Net_362_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_4 * !Net_182
            + Net_362_3 * Net_362_2 * Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_4 (fanout=13)

    MacroCell: Name=Net_362_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_3 * !Net_182
            + Net_362_2 * Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_3 (fanout=14)

    MacroCell: Name=Net_362_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_2 * !Net_182
            + Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_2 (fanout=15)

    MacroCell: Name=Net_362_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_362_1 * Net_362_0 * Net_182
            + Net_362_1 * !Net_362_0 * Net_182
        );
        Output = Net_362_1 (fanout=16)

    MacroCell: Name=Net_362_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_0 * Net_182
        );
        Output = Net_362_0 (fanout=17)

    MacroCell: Name=Net_428, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_462 * \GlitchFilter_1:counter_done_0\
            + !\GlitchFilter_1:counter_done_0\ * Net_428
        );
        Output = Net_428 (fanout=5)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_337 * !MODIN2_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_337 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_337 * 
              MODIN2_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_337 * 
              !MODIN2_1 * MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_337 * 
              MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_337 * 
              !MODIN2_0
        );
        Output = MODIN2_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_337 * !MODIN2_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_337
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * !\Timer_Edge:TimerUDB:control_1\ * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_7\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_6\ (fanout=1)

    MacroCell: Name=Net_124, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_124 (fanout=1)

    MacroCell: Name=\Timer_Motor:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Motor:TimerUDB:control_7\
        );
        Output = \Timer_Motor:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_Motor:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2621 * \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:run_mode\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + !Net_2621 * \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:per_zero\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:timer_enable\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
        );
        Output = \Timer_Motor:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Timer_Motor:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2621 * \Timer_Motor:TimerUDB:timer_enable\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + \Timer_Motor:TimerUDB:timer_enable\ * 
              \Timer_Motor:TimerUDB:run_mode\ * 
              \Timer_Motor:TimerUDB:per_zero\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
        );
        Output = \Timer_Motor:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_Edge:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_428
        );
        Output = \Timer_Edge:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Timer_Edge:TimerUDB:int_capt_count_1_split\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1_split_1\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1\ (fanout=7)

    MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + \Timer_Edge:TimerUDB:int_capt_count_0_split\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_0\ (fanout=8)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Timer_Edge:TimerUDB:capt_int_temp_split_4\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_5\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_6\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_7\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:control_7\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:prevCompare1\ * \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * \Timer_Edge:TimerUDB:control_1\ * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_5\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_4\ (fanout=1)

    MacroCell: Name=Net_2627, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * 
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\PWM_IRServo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:control_7\
        );
        Output = \PWM_IRServo:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_IRServo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = \PWM_IRServo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_IRServo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IRServo:PWMUDB:prevCompare1\ * 
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = \PWM_IRServo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_362_7 * !Net_362_6
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_3\ (fanout=4)

    MacroCell: Name=Net_2207, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:runmode_enable\ * 
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = Net_2207 (fanout=1)

    MacroCell: Name=\PWM_Fan:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:control_7\
        );
        Output = \PWM_Fan:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Fan:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = \PWM_Fan:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Fan:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = \PWM_Fan:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Fan:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Fan:PWMUDB:prevCompare1\ * \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = \PWM_Fan:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Fan:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Fan:PWMUDB:prevCompare2\ * \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = \PWM_Fan:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_550, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = Net_550 (fanout=1)

    MacroCell: Name=Net_604, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = Net_604 (fanout=1)

    MacroCell: Name=\PWM_FanServos:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:control_7\
        );
        Output = \PWM_FanServos:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_FanServos:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = \PWM_FanServos:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_FanServos:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = \PWM_FanServos:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_FanServos:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FanServos:PWMUDB:prevCompare1\ * 
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = \PWM_FanServos:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_FanServos:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FanServos:PWMUDB:prevCompare2\ * 
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = \PWM_FanServos:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1026, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = Net_1026 (fanout=1)

    MacroCell: Name=Net_1119, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = Net_1119 (fanout=1)

    MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_0_split\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Mega:BUART:txn\ * \UART_Mega:BUART:tx_state_1\ * 
              !\UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:txn\ * \UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_shift_out\ * !\UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\ * !\UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_shift_out\ * !\UART_Mega:BUART:tx_state_2\ * 
              !\UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Mega:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_0\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Mega:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Mega:BUART:tx_fifo_empty\
            + !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_fifo_empty\ * 
              !\UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_fifo_empty\ * \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_0\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Mega:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\ * \UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Mega:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Mega:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Mega:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Mega:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              !\UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              !\UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Mega:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * !\UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Mega:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Mega:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !Net_2604 * 
              \UART_Mega:BUART:rx_last\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Mega:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !\UART_Mega:BUART:rx_count_0\
        );
        Output = \UART_Mega:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Mega:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * \UART_Mega:BUART:rx_state_3\ * 
              \UART_Mega:BUART:rx_state_2\
        );
        Output = \UART_Mega:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !\UART_Mega:BUART:pollcount_1\ * Net_2604 * 
              \UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              \UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              \UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Mega:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !Net_2604 * \UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              Net_2604 * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1_split_1\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Mega:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2604
        );
        Output = \UART_Mega:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => Net_376 ,
            cs_addr_1 => Net_462 ,
            cs_addr_0 => Net_428 ,
            z0_comb => \GlitchFilter_1:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00100011"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_828 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Motor:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2628 ,
            cs_addr_1 => \Timer_Motor:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Motor:TimerUDB:per_zero\ ,
            chain_out => \Timer_Motor:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Motor:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Motor:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2628 ,
            cs_addr_1 => \Timer_Motor:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_Motor:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Motor:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Motor:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Motor:TimerUDB:status_2\ ,
            chain_in => \Timer_Motor:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Motor:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Edge:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_376 ,
            cs_addr_2 => Net_359 ,
            cs_addr_1 => \Timer_Edge:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Edge:TimerUDB:per_zero\ ,
            f0_load => \Timer_Edge:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Edge:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Edge:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Edge:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_376 ,
            cs_addr_2 => Net_359 ,
            cs_addr_1 => \Timer_Edge:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Edge:TimerUDB:per_zero\ ,
            f0_load => \Timer_Edge:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Edge:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Edge:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Edge:TimerUDB:status_2\ ,
            chain_in => \Timer_Edge:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Edge:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_268 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Servo:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_IRServo:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_828 ,
            cs_addr_2 => \PWM_IRServo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_IRServo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_IRServo:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_IRServo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_IRServo:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Fan:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2614 ,
            cs_addr_2 => \PWM_Fan:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Fan:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Fan:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Fan:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Fan:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Fan:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_FanServos:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_828 ,
            cs_addr_2 => \PWM_FanServos:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_FanServos:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_FanServos:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_FanServos:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_FanServos:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_FanServos:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Mega:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            cs_addr_2 => \UART_Mega:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Mega:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Mega:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Mega:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Mega:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Mega:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Mega:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            cs_addr_0 => \UART_Mega:BUART:counter_load_not\ ,
            ce0_reg => \UART_Mega:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Mega:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Mega:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            cs_addr_2 => \UART_Mega:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Mega:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Mega:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Mega:BUART:rx_postpoll\ ,
            f0_load => \UART_Mega:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Mega:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Mega:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_828 ,
            status_3 => \PWM_Motor:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor:PWMUDB:status_2\ ,
            status_0 => \PWM_Motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Motor:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_2628 ,
            status_3 => \Timer_Motor:TimerUDB:status_3\ ,
            status_2 => \Timer_Motor:TimerUDB:status_2\ ,
            status_0 => \Timer_Motor:TimerUDB:status_tc\ ,
            interrupt => Net_2621 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Edge:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_359 ,
            clock => Net_376 ,
            status_3 => \Timer_Edge:TimerUDB:status_3\ ,
            status_2 => \Timer_Edge:TimerUDB:status_2\ ,
            status_1 => \Timer_Edge:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Edge:TimerUDB:status_tc\ ,
            interrupt => Net_175 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_268 ,
            status_3 => \PWM_Servo:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_IRServo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_828 ,
            status_3 => \PWM_IRServo:PWMUDB:status_3\ ,
            status_2 => \PWM_IRServo:PWMUDB:status_2\ ,
            status_0 => \PWM_IRServo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Fan:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2614 ,
            status_3 => \PWM_Fan:PWMUDB:status_3\ ,
            status_2 => \PWM_Fan:PWMUDB:status_2\ ,
            status_1 => \PWM_Fan:PWMUDB:status_1\ ,
            status_0 => \PWM_Fan:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_FanServos:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_828 ,
            status_3 => \PWM_FanServos:PWMUDB:status_3\ ,
            status_2 => \PWM_FanServos:PWMUDB:status_2\ ,
            status_1 => \PWM_FanServos:PWMUDB:status_1\ ,
            status_0 => \PWM_FanServos:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Mega:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            status_3 => \UART_Mega:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Mega:BUART:tx_status_2\ ,
            status_1 => \UART_Mega:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Mega:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Mega:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            status_5 => \UART_Mega:BUART:rx_status_5\ ,
            status_4 => \UART_Mega:BUART:rx_status_4\ ,
            status_3 => \UART_Mega:BUART:rx_status_3\ ,
            interrupt => Net_2607 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_828 ,
            control_7 => \PWM_Motor:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Motor:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2628 ,
            control_7 => \Timer_Motor:TimerUDB:control_7\ ,
            control_6 => \Timer_Motor:TimerUDB:control_6\ ,
            control_5 => \Timer_Motor:TimerUDB:control_5\ ,
            control_4 => \Timer_Motor:TimerUDB:control_4\ ,
            control_3 => \Timer_Motor:TimerUDB:control_3\ ,
            control_2 => \Timer_Motor:TimerUDB:control_2\ ,
            control_1 => \Timer_Motor:TimerUDB:control_1\ ,
            control_0 => \Timer_Motor:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Edge:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_376 ,
            control_7 => \Timer_Edge:TimerUDB:control_7\ ,
            control_6 => \Timer_Edge:TimerUDB:control_6\ ,
            control_5 => \Timer_Edge:TimerUDB:control_5\ ,
            control_4 => \Timer_Edge:TimerUDB:control_4\ ,
            control_3 => \Timer_Edge:TimerUDB:control_3\ ,
            control_2 => \Timer_Edge:TimerUDB:control_2\ ,
            control_1 => \Timer_Edge:TimerUDB:control_1\ ,
            control_0 => \Timer_Edge:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_268 ,
            control_7 => \PWM_Servo:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_IRServo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_828 ,
            control_7 => \PWM_IRServo:PWMUDB:control_7\ ,
            control_6 => \PWM_IRServo:PWMUDB:control_6\ ,
            control_5 => \PWM_IRServo:PWMUDB:control_5\ ,
            control_4 => \PWM_IRServo:PWMUDB:control_4\ ,
            control_3 => \PWM_IRServo:PWMUDB:control_3\ ,
            control_2 => \PWM_IRServo:PWMUDB:control_2\ ,
            control_1 => \PWM_IRServo:PWMUDB:control_1\ ,
            control_0 => \PWM_IRServo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Fan:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2614 ,
            control_7 => \PWM_Fan:PWMUDB:control_7\ ,
            control_6 => \PWM_Fan:PWMUDB:control_6\ ,
            control_5 => \PWM_Fan:PWMUDB:control_5\ ,
            control_4 => \PWM_Fan:PWMUDB:control_4\ ,
            control_3 => \PWM_Fan:PWMUDB:control_3\ ,
            control_2 => \PWM_Fan:PWMUDB:control_2\ ,
            control_1 => \PWM_Fan:PWMUDB:control_1\ ,
            control_0 => \PWM_Fan:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_FanServos:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_828 ,
            control_7 => \PWM_FanServos:PWMUDB:control_7\ ,
            control_6 => \PWM_FanServos:PWMUDB:control_6\ ,
            control_5 => \PWM_FanServos:PWMUDB:control_5\ ,
            control_4 => \PWM_FanServos:PWMUDB:control_4\ ,
            control_3 => \PWM_FanServos:PWMUDB:control_3\ ,
            control_2 => \PWM_FanServos:PWMUDB:control_2\ ,
            control_1 => \PWM_FanServos:PWMUDB:control_1\ ,
            control_0 => \PWM_FanServos:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN5_6 ,
            count_5 => MODIN5_5 ,
            count_4 => MODIN5_4 ,
            count_3 => MODIN5_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Mega:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Mega:Net_9\ ,
            load => \UART_Mega:BUART:rx_counter_load\ ,
            count_6 => \UART_Mega:BUART:rx_count_6\ ,
            count_5 => \UART_Mega:BUART:rx_count_5\ ,
            count_4 => \UART_Mega:BUART:rx_count_4\ ,
            count_3 => \UART_Mega:BUART:rx_count_3\ ,
            count_2 => \UART_Mega:BUART:rx_count_2\ ,
            count_1 => \UART_Mega:BUART:rx_count_1\ ,
            count_0 => \UART_Mega:BUART:rx_count_0\ ,
            tc => \UART_Mega:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Motor_Stop
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =turn
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Temp_received
        PORT MAP (
            interrupt => Net_2607 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   26 :   46 :   72 : 36.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  107 :   85 :  192 : 55.73 %
  Unique P-terms              :  164 :  220 :  384 : 42.71 %
  Total P-terms               :  182 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.539ms
Tech Mapping phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : Fan_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Fan_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Horiz_Sync(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IRServo(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Mega_Rx(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Mega_Tx(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Motor(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Servo(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Servo_1(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Servo_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Vert_Sync(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Video_Out(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Video_in(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_Black:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \Ref:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 71% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : Fan_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Fan_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Horiz_Sync(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IRServo(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Mega_Rx(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Mega_Tx(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Motor(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Servo(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Servo_1(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Servo_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Vert_Sync(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Video_Out(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Video_in(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_Black:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \Ref:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_212 {
    comp_3_vplus
    agr0_x_comp_3_vplus
    agr0
    agr0_x_p5_0
    p5_0
  }
  Net: Net_214 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \Ref:Net_77\ {
  }
}
Map of item to net {
  comp_3_vplus                                     -> Net_212
  agr0_x_comp_3_vplus                              -> Net_212
  agr0                                             -> Net_212
  agr0_x_p5_0                                      -> Net_212
  p5_0                                             -> Net_212
  vidac_3_vout                                     -> Net_214
  agr5_x_vidac_3_vout                              -> Net_214
  agr5                                             -> Net_214
  agr5_x_comp_3_vminus                             -> Net_214
  comp_3_vminus                                    -> Net_214
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   38 :   10 :   48 :  79.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.61
                   Pterms :            4.53
               Macrocells :            2.82
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.25 :       5.35
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Edge:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Edge:TimerUDB:control_7\ * 
              \Timer_Edge:TimerUDB:per_zero\
        );
        Output = \Timer_Edge:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_428 * \Timer_Edge:TimerUDB:control_7\ * 
              \Timer_Edge:TimerUDB:capture_last\
        );
        Output = \Timer_Edge:TimerUDB:capt_fifo_load\ (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Edge:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_428
        );
        Output = \Timer_Edge:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_428, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_462 * \GlitchFilter_1:counter_done_0\
            + !\GlitchFilter_1:counter_done_0\ * Net_428
        );
        Output = Net_428 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_362_5, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_5 * !Net_182
            + Net_362_4 * Net_362_3 * Net_362_2 * Net_362_1 * Net_362_0 * 
              Net_182
        );
        Output = Net_362_5 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_362_7, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_182
            + Net_362_6 * Net_362_5 * Net_362_4 * Net_362_3 * Net_362_2 * 
              Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_7 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_362_4, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_4 * !Net_182
            + Net_362_3 * Net_362_2 * Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_4 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_359, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0
        );
        Output = Net_359 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_1:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => Net_376 ,
        cs_addr_1 => Net_462 ,
        cs_addr_0 => Net_428 ,
        z0_comb => \GlitchFilter_1:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00100011"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_Edge:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_359 ,
        clock => Net_376 ,
        status_3 => \Timer_Edge:TimerUDB:status_3\ ,
        status_2 => \Timer_Edge:TimerUDB:status_2\ ,
        status_1 => \Timer_Edge:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Edge:TimerUDB:status_tc\ ,
        interrupt => Net_175 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + \Timer_Edge:TimerUDB:int_capt_count_0_split\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_0_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Edge:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_376 ,
        cs_addr_2 => Net_359 ,
        cs_addr_1 => \Timer_Edge:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Edge:TimerUDB:per_zero\ ,
        f0_load => \Timer_Edge:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Edge:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Edge:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Edge:TimerUDB:status_2\ ,
        chain_in => \Timer_Edge:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Edge:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\Timer_Edge:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_376 ,
        control_7 => \Timer_Edge:TimerUDB:control_7\ ,
        control_6 => \Timer_Edge:TimerUDB:control_6\ ,
        control_5 => \Timer_Edge:TimerUDB:control_5\ ,
        control_4 => \Timer_Edge:TimerUDB:control_4\ ,
        control_3 => \Timer_Edge:TimerUDB:control_3\ ,
        control_2 => \Timer_Edge:TimerUDB:control_2\ ,
        control_1 => \Timer_Edge:TimerUDB:control_1\ ,
        control_0 => \Timer_Edge:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * \Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * \Timer_Edge:TimerUDB:control_1\ * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_6\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * !\Timer_Edge:TimerUDB:control_1\ * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_7\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_5 * Net_362_4 * !Net_362_3 * Net_362_2 * Net_362_1 * 
              !Net_362_0 * !\Timer_Edge:TimerUDB:control_1\ * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\ * 
              \Timer_Edge:TimerUDB:capt_int_temp_split_3\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_7\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:capt_fifo_load\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1\ * 
              \Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              \Timer_Edge:TimerUDB:control_0\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_0\
            + Net_362_7 * !Net_362_6 * !Net_362_5 * Net_362_4 * !Net_362_3 * 
              Net_362_2 * Net_362_1 * !Net_362_0 * 
              !\Timer_Edge:TimerUDB:capt_fifo_load\ * 
              \Timer_Edge:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp_split_3\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_362_7 * !Net_362_6
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp_split_3\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Edge:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Timer_Edge:TimerUDB:capt_int_temp_split_4\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_5\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_6\ * 
              !\Timer_Edge:TimerUDB:capt_int_temp_split_7\
        );
        Output = \Timer_Edge:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Edge:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_376) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Timer_Edge:TimerUDB:int_capt_count_1_split\ * 
              !\Timer_Edge:TimerUDB:int_capt_count_1_split_1\
        );
        Output = \Timer_Edge:TimerUDB:int_capt_count_1\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Motor:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2628 ,
        cs_addr_1 => \Timer_Motor:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Motor:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Motor:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Motor:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Motor:TimerUDB:status_2\ ,
        chain_in => \Timer_Motor:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Motor:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Motor:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_2628 ,
        status_3 => \Timer_Motor:TimerUDB:status_3\ ,
        status_2 => \Timer_Motor:TimerUDB:status_2\ ,
        status_0 => \Timer_Motor:TimerUDB:status_tc\ ,
        interrupt => Net_2621 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Motor:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2628 ,
        control_7 => \Timer_Motor:TimerUDB:control_7\ ,
        control_6 => \Timer_Motor:TimerUDB:control_6\ ,
        control_5 => \Timer_Motor:TimerUDB:control_5\ ,
        control_4 => \Timer_Motor:TimerUDB:control_4\ ,
        control_3 => \Timer_Motor:TimerUDB:control_3\ ,
        control_2 => \Timer_Motor:TimerUDB:control_2\ ,
        control_1 => \Timer_Motor:TimerUDB:control_1\ ,
        control_0 => \Timer_Motor:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:control_7\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:prevCompare1\ * \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2627, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * 
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * \PWM_Servo:PWMUDB:tc_i\
        );
        Output = \PWM_Servo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_268 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Servo:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_268 ,
        status_3 => \PWM_Servo:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Servo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_268 ,
        control_7 => \PWM_Servo:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2207, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:runmode_enable\ * 
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = Net_2207 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_IRServo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:control_7\
        );
        Output = \PWM_IRServo:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_IRServo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = \PWM_IRServo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_IRServo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_IRServo:PWMUDB:prevCompare1\ * 
              \PWM_IRServo:PWMUDB:cmp1_less\
        );
        Output = \PWM_IRServo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_IRServo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IRServo:PWMUDB:runmode_enable\ * \PWM_IRServo:PWMUDB:tc_i\
        );
        Output = \PWM_IRServo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_IRServo:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_828 ,
        cs_addr_2 => \PWM_IRServo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_IRServo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_IRServo:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_IRServo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_IRServo:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_IRServo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_828 ,
        status_3 => \PWM_IRServo:PWMUDB:status_3\ ,
        status_2 => \PWM_IRServo:PWMUDB:status_2\ ,
        status_0 => \PWM_IRServo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_IRServo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_828 ,
        control_7 => \PWM_IRServo:PWMUDB:control_7\ ,
        control_6 => \PWM_IRServo:PWMUDB:control_6\ ,
        control_5 => \PWM_IRServo:PWMUDB:control_5\ ,
        control_4 => \PWM_IRServo:PWMUDB:control_4\ ,
        control_3 => \PWM_IRServo:PWMUDB:control_3\ ,
        control_2 => \PWM_IRServo:PWMUDB:control_2\ ,
        control_1 => \PWM_IRServo:PWMUDB:control_1\ ,
        control_0 => \PWM_IRServo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_362_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_362_1 * Net_362_0 * Net_182
            + Net_362_1 * !Net_362_0 * Net_182
        );
        Output = Net_362_1 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_362_6, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_6 * !Net_182
            + Net_362_5 * Net_362_4 * Net_362_3 * Net_362_2 * Net_362_1 * 
              Net_362_0 * Net_182
        );
        Output = Net_362_6 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_362_2, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_2 * !Net_182
            + Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_2 (fanout=15)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Edge:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_376 ,
        cs_addr_2 => Net_359 ,
        cs_addr_1 => \Timer_Edge:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Edge:TimerUDB:per_zero\ ,
        f0_load => \Timer_Edge:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Edge:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Edge:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_362_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362_0 * Net_182
        );
        Output = Net_362_0 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_362_3, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_362_3 * !Net_182
            + Net_362_2 * Net_362_1 * Net_362_0 * Net_182
        );
        Output = Net_362_3 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_337 * 
              MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_337 * 
              !MODIN2_0
        );
        Output = MODIN2_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_337 * 
              MODIN2_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_337 * 
              !MODIN2_1 * MODIN2_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_337 * MODIN2_0
            + MODIN2_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_337 * !MODIN2_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Motor:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2628 ,
        cs_addr_1 => \Timer_Motor:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_Motor:TimerUDB:per_zero\ ,
        chain_out => \Timer_Motor:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Motor:TimerUDB:sT16:timerdp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN5_6 ,
        count_5 => MODIN5_5 ,
        count_4 => MODIN5_4 ,
        count_3 => MODIN5_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_337 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN5_6 * 
              !MODIN5_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_337 * !MODIN2_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN2_1 * !MODIN2_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_337
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Motor:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Motor:TimerUDB:run_mode\ * 
              \Timer_Motor:TimerUDB:per_zero\
        );
        Output = \Timer_Motor:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Motor:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2621 * \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:run_mode\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + !Net_2621 * \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:per_zero\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + \Timer_Motor:TimerUDB:control_7\ * 
              !\Timer_Motor:TimerUDB:timer_enable\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
        );
        Output = \Timer_Motor:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Motor:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2621 * \Timer_Motor:TimerUDB:timer_enable\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
            + \Timer_Motor:TimerUDB:timer_enable\ * 
              \Timer_Motor:TimerUDB:run_mode\ * 
              \Timer_Motor:TimerUDB:per_zero\ * 
              !\Timer_Motor:TimerUDB:trig_disable\
        );
        Output = \Timer_Motor:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_FanServos:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FanServos:PWMUDB:prevCompare1\ * 
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = \PWM_FanServos:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_FanServos:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:tc_i\
        );
        Output = \PWM_FanServos:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_FanServos:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:control_7\
        );
        Output = \PWM_FanServos:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_FanServos:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_828 ,
        cs_addr_2 => \PWM_FanServos:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_FanServos:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_FanServos:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_FanServos:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_FanServos:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_FanServos:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Mega:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\
            + !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\
        );
        Output = \UART_Mega:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Mega:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_fifo_empty\ * \UART_Mega:BUART:tx_state_2\
        );
        Output = \UART_Mega:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Fan:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = \PWM_Fan:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Fan:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = \PWM_Fan:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_71, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_71 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_FanServos:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_828 ,
        control_7 => \PWM_FanServos:PWMUDB:control_7\ ,
        control_6 => \PWM_FanServos:PWMUDB:control_6\ ,
        control_5 => \PWM_FanServos:PWMUDB:control_5\ ,
        control_4 => \PWM_FanServos:PWMUDB:control_4\ ,
        control_3 => \PWM_FanServos:PWMUDB:control_3\ ,
        control_2 => \PWM_FanServos:PWMUDB:control_2\ ,
        control_1 => \PWM_FanServos:PWMUDB:control_1\ ,
        control_0 => \PWM_FanServos:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Motor:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2628) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Motor:TimerUDB:control_7\
        );
        Output = \Timer_Motor:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_FanServos:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_828 ,
        status_3 => \PWM_FanServos:PWMUDB:status_3\ ,
        status_2 => \PWM_FanServos:PWMUDB:status_2\ ,
        status_1 => \PWM_FanServos:PWMUDB:status_1\ ,
        status_0 => \PWM_FanServos:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Mega:BUART:rx_load_fifo\ * \UART_Mega:BUART:rx_fifofull\
        );
        Output = \UART_Mega:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Fan:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Fan:PWMUDB:prevCompare1\ * \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = \PWM_Fan:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Fan:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Fan:PWMUDB:prevCompare2\ * \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = \PWM_Fan:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Mega:BUART:rx_fifonotempty\ * 
              \UART_Mega:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Mega:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Mega:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        cs_addr_0 => \UART_Mega:BUART:counter_load_not\ ,
        ce0_reg => \UART_Mega:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Mega:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Mega:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        status_5 => \UART_Mega:BUART:rx_status_5\ ,
        status_4 => \UART_Mega:BUART:rx_status_4\ ,
        status_3 => \UART_Mega:BUART:rx_status_3\ ,
        interrupt => Net_2607 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_FanServos:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = \PWM_FanServos:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_124, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_124 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1026, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:cmp1_less\
        );
        Output = Net_1026 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_828 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_828 ,
        status_3 => \PWM_Motor:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor:PWMUDB:status_2\ ,
        status_0 => \PWM_Motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_828 ,
        control_7 => \PWM_Motor:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1119, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:runmode_enable\ * 
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = Net_1119 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_FanServos:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = \PWM_FanServos:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_FanServos:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_828) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_FanServos:PWMUDB:prevCompare2\ * 
              \PWM_FanServos:PWMUDB:cmp2_less\
        );
        Output = \PWM_FanServos:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Mega:BUART:txn\ * \UART_Mega:BUART:tx_state_1\ * 
              !\UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:txn\ * \UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_shift_out\ * !\UART_Mega:BUART:tx_state_2\
            + !\UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\ * !\UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_shift_out\ * !\UART_Mega:BUART:tx_state_2\ * 
              !\UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_0\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Mega:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Mega:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Mega:BUART:tx_fifo_empty\
            + !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_fifo_empty\ * 
              !\UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_fifo_empty\ * \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_0\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              \UART_Mega:BUART:tx_bitclk_enable_pre\ * 
              \UART_Mega:BUART:tx_state_2\
            + \UART_Mega:BUART:tx_state_1\ * \UART_Mega:BUART:tx_state_0\ * 
              !\UART_Mega:BUART:tx_state_2\ * \UART_Mega:BUART:tx_bitclk\
            + \UART_Mega:BUART:tx_state_1\ * !\UART_Mega:BUART:tx_state_2\ * 
              \UART_Mega:BUART:tx_counter_dp\ * \UART_Mega:BUART:tx_bitclk\
        );
        Output = \UART_Mega:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !\UART_Mega:BUART:rx_count_0\
        );
        Output = \UART_Mega:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Mega:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_fifo_notfull\
        );
        Output = \UART_Mega:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Mega:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        cs_addr_2 => \UART_Mega:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Mega:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Mega:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Mega:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Mega:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Mega:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Mega:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        status_3 => \UART_Mega:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Mega:BUART:tx_status_2\ ,
        status_1 => \UART_Mega:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Mega:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              !\UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              !\UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\
        );
        Output = \UART_Mega:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2608, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Mega:BUART:txn\
        );
        Output = Net_2608 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Mega:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\ * 
              !\UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !Net_2604 * 
              \UART_Mega:BUART:rx_last\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * !\UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Mega:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * \UART_Mega:BUART:rx_state_3\ * 
              \UART_Mega:BUART:rx_state_2\
        );
        Output = \UART_Mega:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Mega:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              !\UART_Mega:BUART:rx_state_0\ * 
              \UART_Mega:BUART:rx_bitclk_enable\ * 
              \UART_Mega:BUART:rx_state_3\ * \UART_Mega:BUART:rx_state_2\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_5\
            + !\UART_Mega:BUART:tx_ctrl_mark_last\ * 
              \UART_Mega:BUART:rx_state_0\ * !\UART_Mega:BUART:rx_state_3\ * 
              !\UART_Mega:BUART:rx_state_2\ * !\UART_Mega:BUART:rx_count_6\ * 
              !\UART_Mega:BUART:rx_count_4\
        );
        Output = \UART_Mega:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Fan:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2614 ,
        cs_addr_2 => \PWM_Fan:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Fan:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Fan:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Fan:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Fan:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Fan:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Mega:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        load => \UART_Mega:BUART:rx_counter_load\ ,
        count_6 => \UART_Mega:BUART:rx_count_6\ ,
        count_5 => \UART_Mega:BUART:rx_count_5\ ,
        count_4 => \UART_Mega:BUART:rx_count_4\ ,
        count_3 => \UART_Mega:BUART:rx_count_3\ ,
        count_2 => \UART_Mega:BUART:rx_count_2\ ,
        count_1 => \UART_Mega:BUART:rx_count_1\ ,
        count_0 => \UART_Mega:BUART:rx_count_0\ ,
        tc => \UART_Mega:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Fan:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:tc_i\
        );
        Output = \PWM_Fan:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_550, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:cmp1_less\
        );
        Output = Net_550 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_604, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:runmode_enable\ * \PWM_Fan:PWMUDB:cmp2_less\
        );
        Output = Net_604 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Fan:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2614) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Fan:PWMUDB:control_7\
        );
        Output = \PWM_Fan:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Mega:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !Net_2604 * \UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              Net_2604 * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Mega:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Mega:BUART:pollcount_1\
            + Net_2604 * \UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Mega:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2604
        );
        Output = \UART_Mega:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Mega:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Mega:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              !\UART_Mega:BUART:pollcount_1\ * Net_2604 * 
              \UART_Mega:BUART:pollcount_0\
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              \UART_Mega:BUART:pollcount_1\ * !Net_2604
            + !\UART_Mega:BUART:rx_count_2\ * !\UART_Mega:BUART:rx_count_1\ * 
              \UART_Mega:BUART:pollcount_1\ * !\UART_Mega:BUART:pollcount_0\
        );
        Output = \UART_Mega:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Mega:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Mega:Net_9\ ,
        cs_addr_2 => \UART_Mega:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Mega:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Mega:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Mega:BUART:rx_postpoll\ ,
        f0_load => \UART_Mega:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Mega:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Mega:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Fan:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2614 ,
        status_3 => \PWM_Fan:PWMUDB:status_3\ ,
        status_2 => \PWM_Fan:PWMUDB:status_2\ ,
        status_1 => \PWM_Fan:PWMUDB:status_1\ ,
        status_0 => \PWM_Fan:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Fan:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2614 ,
        control_7 => \PWM_Fan:PWMUDB:control_7\ ,
        control_6 => \PWM_Fan:PWMUDB:control_6\ ,
        control_5 => \PWM_Fan:PWMUDB:control_5\ ,
        control_4 => \PWM_Fan:PWMUDB:control_4\ ,
        control_3 => \PWM_Fan:PWMUDB:control_3\ ,
        control_2 => \PWM_Fan:PWMUDB:control_2\ ,
        control_1 => \PWM_Fan:PWMUDB:control_1\ ,
        control_0 => \PWM_Fan:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Motor_Stop
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Temp_received
        PORT MAP (
            interrupt => Net_2607 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =turn
        PORT MAP (
            interrupt => Net_175 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = IRServo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IRServo(0)__PA ,
        pin_input => Net_2207 ,
        pad => IRServo(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Video_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Video_Out(0)__PA ,
        pin_input => Net_175 ,
        pad => Video_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_428 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Fan_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fan_1(0)__PA ,
        pin_input => Net_550 ,
        pad => Fan_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Mega_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mega_Rx(0)__PA ,
        fb => Net_2604 ,
        pad => Mega_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_1(0)__PA ,
        pin_input => Net_1026 ,
        pad => Servo_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Mega_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mega_Tx(0)__PA ,
        pin_input => Net_2608 ,
        pad => Mega_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Fan_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fan_2(0)__PA ,
        pin_input => Net_604 ,
        pad => Fan_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Servo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_2(0)__PA ,
        pin_input => Net_1119 ,
        pad => Servo_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor(0)__PA ,
        pin_input => Net_124 ,
        pad => Motor(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Video_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Video_in(0)__PA ,
        analog_term => Net_212 ,
        pad => Video_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Vert_Sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vert_Sync(0)__PA ,
        fb => Net_182 ,
        pad => Vert_Sync(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Horiz_Sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Horiz_Sync(0)__PA ,
        fb => Net_405 ,
        pad => Horiz_Sync(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo(0)__PA ,
        pin_input => Net_2627 ,
        pad => Servo(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_71 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_337 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_376 ,
            dclk_0 => Net_376_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => \UART_Mega:Net_9\ ,
            dclk_2 => \UART_Mega:Net_9_local\ ,
            dclk_glb_3 => Net_268 ,
            dclk_3 => Net_268_local ,
            dclk_glb_4 => Net_828 ,
            dclk_4 => Net_828_local ,
            dclk_glb_5 => Net_2628 ,
            dclk_5 => Net_2628_local ,
            dclk_glb_6 => Net_2614 ,
            dclk_6 => Net_2614_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_Black:ctComp\
        PORT MAP (
            vplus => Net_212 ,
            vminus => Net_214 ,
            out => Net_462 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Ref:viDAC8\
        PORT MAP (
            vout => Net_214 ,
            iout => \Ref:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       IRServo(0) | In(Net_2207)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     Video_Out(0) | In(Net_175)
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_1(0) | In(Net_428)
-----+-----+-------+-----------+------------------+------------------+----------------
   4 |   0 |     * |      NONE |         CMOS_OUT |         Fan_1(0) | In(Net_550)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       Mega_Rx(0) | FB(Net_2604)
     |   2 |     * |      NONE |         CMOS_OUT |       Servo_1(0) | In(Net_1026)
     |   3 |     * |      NONE |         CMOS_OUT |       Mega_Tx(0) | In(Net_2608)
     |   4 |     * |      NONE |         CMOS_OUT |         Fan_2(0) | In(Net_604)
     |   6 |     * |      NONE |         CMOS_OUT |       Servo_2(0) | In(Net_1119)
     |   7 |     * |      NONE |         CMOS_OUT |         Motor(0) | In(Net_124)
-----+-----+-------+-----------+------------------+------------------+----------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |      Video_in(0) | Analog(Net_212)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     Vert_Sync(0) | FB(Net_182)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Horiz_Sync(0) | FB(Net_405)
     |   6 |     * |      NONE |         CMOS_OUT |         Servo(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+------------------+----------------
   6 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_71)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_337)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.299ms
Digital Placement phase: Elapsed time ==> 2s.581ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.499ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "Horiz_Sync(0)_PAD" to "Clock_2". See the timing report for details. (File=C:\Users\sk3220\OneDrive - Princeton University\Documents\PSoC Creator\Workspace404\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.676ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.411ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.411ms
API generation phase: Elapsed time ==> 1s.528ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
