INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/clockDivider/clockDivider.srcs/sources_1/new/clockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/clockDivider/clockDivider.srcs/sim_1/new/dclkSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dclkSim
