# annotate loop labels
../../../mark_labels.pl extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.c > extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main_labeled.c
# produces pre-link time optimization binary bitcode: extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.bc
clang extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main_labeled.c -emit-llvm -c -fno-builtin -m32 -I ../../../lib/include/ -I /usr/include/i386-linux-gnu -O3 -o extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.1.bc
../../../../llvm/Release+Asserts/bin/llvm-dis extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.1.bc
cp -f extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.1.bc extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.cv.bc
../../../../llvm/Release+Asserts/bin/opt -mem2reg -loops -loop-simplify < extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.cv.bc > extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.2.bc
# linking may produce llvm mem-family intrinsics
../../../../llvm/Release+Asserts/bin/llvm-ld  extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.2.bc -b=extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.linked.bc
# performs intrinsic lowering so that the linker may be optimized
../../../../llvm/Release+Asserts/bin/opt -load=../../../../llvm/Release+Asserts/lib/LLVMLegUp.so -legup-config=../../../legup.tcl -legup-config=config.tcl -legup-prelto < extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.linked.bc > extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.bc
# produces extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.bc binary bitcode and a.out shell script: lli extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.bc
../../../../llvm/Release+Asserts/bin/llvm-ld  extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.bc ../../../lib/llvm/liblegup.a ../../../lib/llvm/libm.a -b=extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.postlto.bc
# iterative modulo scheduling
../../../../llvm/Release+Asserts/bin/opt -load=../../../../llvm/Release+Asserts/lib/LLVMLegUp.so -legup-config=../../../legup.tcl -legup-config=config.tcl -basicaa -loop-simplify -modulo-schedule < extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.postlto.bc > extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.bc 
# produces textual bitcodes: extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.1.ll extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.ll extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.ll
../../../../llvm/Release+Asserts/bin/llvm-dis extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.linked.bc
../../../../llvm/Release+Asserts/bin/llvm-dis extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.prelto.bc
../../../../llvm/Release+Asserts/bin/llvm-dis extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.bc
# produces verilog: extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.v
../../../../llvm/Release+Asserts/bin/llc -legup-config=../../../legup.tcl -legup-config=config.tcl -march=v extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.bc -o extr_.linuxdriversstagingrtl8188euhalrf.c_get_rx_power_val_by_reg_with_main.v
Warning: Used undefined value. Setting to 0.
Warning: Used undefined value. Setting to 0.
Warning: Used undefined value. Setting to 0.
Warning: Used undefined value. Setting to 0.
Warning: Used undefined value. Setting to 0.
Warning: Used undefined value. Setting to 0.
