\section{\sc Skills}
{\bf{Digital Design}}: Linting, Synthesis, Static Timing Analysis, Logical Equivalence Checking, Gate Level Simulation, SRAM generation,  \\
{\bf{Computer Architecture}} RISC-V \\
{\bf{SoC Architecture}} \\
{\bf{Perfomance Modeling}} \\
{\bf{Benchmarking}}: Coremarks, Dhrystone, Whetstone, SPEC CPU 2017 \\
{\bf{Verification}}: Functional and Formal Verification (Assertions), Coverage \\
{\bf{Programming Languages}}: Bluespec System Verilog, Verilog, SystemVerilog, Python, C and C++ Programming, TCL and Bash Scripting  \\
{\bf{Tools}}: Cadence (Xcelium, Genus,  Conformal LEC, Tempus, Incisive Metrics Center), \\ Synopsys (Spyglass), Mentor (QuestaSim, Oasys), Xilinx (Vivado), Intel (Quartus Prime), \\ TSMC (Memory Compilers), \\ Verilator, Bluespec Design Workstation, Valgrind 

\endinput
