/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [17:0] _02_;
  reg [9:0] _03_;
  reg [8:0] _04_;
  reg [11:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~((celloutsig_0_23z[2] | celloutsig_0_25z) & (celloutsig_0_6z | celloutsig_0_28z));
  assign celloutsig_1_19z = ~((celloutsig_1_14z | _00_) & (celloutsig_1_16z | celloutsig_1_10z));
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_11z) & (celloutsig_0_15z[1] | celloutsig_0_1z[1]));
  assign celloutsig_0_43z = celloutsig_0_32z ^ celloutsig_0_40z;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[167];
  assign celloutsig_1_6z = in_data[186] ^ celloutsig_1_1z;
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _12_ <= 3'h0;
    else _12_ <= { in_data[156:155], celloutsig_1_12z };
  assign { _00_, _01_[1:0] } = _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 18'h00000;
    else _02_ <= in_data[20:3];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 10'h000;
    else _03_ <= celloutsig_0_0z[9:0];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_0z[4:0], celloutsig_0_1z, celloutsig_0_17z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_4z[0], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_38z = { _05_[8:5], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_22z } == { celloutsig_0_27z[5:1], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_14z = celloutsig_0_0z[7:5] == { in_data[16:15], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[134:126] === in_data[185:177];
  assign celloutsig_1_5z = in_data[138:134] === { celloutsig_1_3z[5:3], celloutsig_1_3z[5], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_4z[4:3], celloutsig_1_8z, celloutsig_1_2z } === in_data[133:130];
  assign celloutsig_1_7z = { celloutsig_1_3z[3], celloutsig_1_3z[5], celloutsig_1_3z[5] } > { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z[5:3], celloutsig_1_3z[5], celloutsig_1_3z[5:4] } > { celloutsig_1_4z[9:3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[53:51], celloutsig_0_2z } > { celloutsig_0_0z[7:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:0], celloutsig_0_2z } < in_data[13:3];
  assign celloutsig_1_2z = in_data[178:176] < { in_data[146], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_4z[5:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z } < { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_17z = celloutsig_0_0z < _02_[13:3];
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_9z } < { celloutsig_0_10z[20:0], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_4z = { in_data[173:165], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[121:116], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[9], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[11:8] };
  assign celloutsig_1_11z = ~ in_data[102:97];
  assign celloutsig_0_27z = ~ { in_data[47:44], celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_0_42z = | { _05_[2:0], celloutsig_0_34z };
  assign celloutsig_1_10z = | celloutsig_1_4z[4:1];
  assign celloutsig_0_8z = | { _02_[7:5], celloutsig_0_2z };
  assign celloutsig_0_20z = | { celloutsig_0_2z[2:0], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_22z = | { in_data[59:57], celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_30z = | { _02_[4:0], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_32z = | { celloutsig_0_23z[4:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_34z = _04_[1] & celloutsig_0_27z[5];
  assign celloutsig_0_5z = celloutsig_0_1z[2] & celloutsig_0_2z[1];
  assign celloutsig_1_14z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_0_11z = celloutsig_0_5z & celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_13z & _04_[8];
  assign celloutsig_0_40z = ~^ { celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_39z };
  assign celloutsig_1_8z = ~^ { in_data[129:118], celloutsig_1_6z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_1_18z = ~^ { in_data[123:119], _00_, _01_[1:0], celloutsig_1_15z };
  assign celloutsig_0_13z = ~^ { _03_[8:4], celloutsig_0_4z };
  assign celloutsig_0_16z = ~^ celloutsig_0_9z[15:9];
  assign celloutsig_0_18z = ~^ { in_data[56:34], celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[29:19] << in_data[59:49];
  assign celloutsig_0_4z = { celloutsig_0_0z[10:7], celloutsig_0_1z } << { celloutsig_0_0z[10:9], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:2], celloutsig_0_0z } << { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_39z = { _04_[5], celloutsig_0_38z, celloutsig_0_37z, _03_ } <<< { in_data[33:24], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_13z = { celloutsig_1_11z[2:0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_6z } <<< { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_0z[10:9], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_9z[8:4], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[80:78] <<< celloutsig_0_0z[6:4];
  assign celloutsig_0_2z = in_data[20:16] <<< in_data[60:56];
  assign celloutsig_0_24z = { _02_[7:0], celloutsig_0_11z } <<< celloutsig_0_9z[8:0];
  assign { celloutsig_1_3z[3], celloutsig_1_3z[4], celloutsig_1_3z[5] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[2] = _00_;
  assign celloutsig_1_3z[2:0] = { celloutsig_1_3z[5], celloutsig_1_3z[5:4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
