Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,441
design__instance__area,8520.42
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000026535306460573338
power__switching__total,0.000010516721886233427
power__leakage__total,0.0000013318662013261928
power__total,0.00003838389602606185
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.250036720627578
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12106541112281409
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.47084792952837
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.121065
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.291801
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25003527733760517
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6414808310552481
timing__setup__ws__corner:nom_slow_1p08V_125C,5.081908371292784
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.641481
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.653658
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2500359712270152
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3099363631246517
timing__setup__ws__corner:nom_typ_1p20V_25C,5.330661396511835
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309936
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.066553
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25003527733760517
timing__hold__ws,0.12106541112281409
timing__setup__ws,5.081908371292784
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121065
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.653658
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,441
design__instance__area__stdcell,8520.42
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.294402
design__instance__utilization__stdcell,0.294402
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,19
design__instance__area__class:inverter,103.421
design__instance__count__class:sequential_cell,118
design__instance__area__class:sequential_cell,5566.58
design__instance__count__class:multi_input_combinational_cell,271
design__instance__area__class:multi_input_combinational_cell,2494.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,27
design__instance__area__class:timing_repair_buffer,301.19
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8773.79
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,5
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,578
route__net__special,2
route__drc_errors__iter:0,241
route__wirelength__iter:0,8642
route__drc_errors__iter:1,62
route__wirelength__iter:1,8537
route__drc_errors__iter:2,67
route__wirelength__iter:2,8544
route__drc_errors__iter:3,33
route__wirelength__iter:3,8540
route__drc_errors__iter:4,0
route__wirelength__iter:4,8527
route__drc_errors,0
route__wirelength,8527
route__vias,2401
route__vias__singlecut,2401
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,192.435
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,471
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,471
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,471
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,471
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000290367
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000312869
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.28649E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000312869
design_powergrid__voltage__worst,0.00000312869
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000312869
design_powergrid__drop__worst__net:VPWR,0.00000290367
design_powergrid__voltage__worst__net:VGND,0.00000312869
design_powergrid__drop__worst__net:VGND,0.00000312869
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.859999999999999843603294517879742642207929748110473155975341796875E-7
ir__drop__worst,0.0000029000000000000001864068795154327773389013600535690784454345703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
