INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxConverter
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module REHandlerUnit
INFO: [VRFC 10-311] analyzing module REHandler
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/chisel_dev/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
