// Seed: 3618144091
module module_0 ();
  always_latch begin : LABEL_0
    id_1 <= #1 1;
  end
  assign id_2 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  assign id_5 = 1;
  wor id_6 = 1;
  module_0 modCall_1 ();
  wire id_7;
  supply0  id_8  ,  id_9  ,  id_10  =  id_8  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  =  1 'h0 ,  id_34  ;
endmodule
