# AI Hardware Design Roadmap for FPGA & ASIC Engineers

![GitHub Repo stars](https://img.shields.io/github/stars/sunilnanjiani/ai-hardware-design-roadmap?style=plastic)
![GitHub forks](https://img.shields.io/github/forks/sunilnanjiani/ai-hardware-design-roadmap?style=plastic)
![GitHub watchers](https://img.shields.io/github/watchers/sunilnanjiani/ai-hardware-design-roadmap?style=plastic)
![GitHub License](https://img.shields.io/github/license/sunilnanjiani/ai-hardware-design-roadmap?style=plastic)
![GitHub contributors](https://img.shields.io/github/contributors/sunilnanjiani/ai-hardware-design-roadmap?style=plastic)
![GitHub tag (with filter)](https://img.shields.io/github/v/tag/sunilnanjiani/ai-hardware-design-roadmap?style=plastic&label=latest)
![GitHub Downloads (all assets, all releases)](https://img.shields.io/github/downloads/sunilnanjiani/ai-hardware-design-roadmap/total?style=plastic)

Roadmap for FPGA &amp; ASIC engineers transitioning into AI accelerator design, ML-driven verification, and hardware-aware machine learning.
