--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
Nexys3.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn0        |    5.554(R)|      SLOW  |   -3.355(R)|      FAST  |clk100            |   0.000|
btn1        |    5.139(R)|      SLOW  |   -3.081(R)|      FAST  |clk100            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         3.393(R)|      SLOW  |         1.976(R)|      FAST  |clk100            |   0.000|
anodes<1>   |         3.599(R)|      SLOW  |         2.082(R)|      FAST  |clk100            |   0.000|
anodes<2>   |         3.344(R)|      SLOW  |         1.962(R)|      FAST  |clk100            |   0.000|
anodes<3>   |         3.187(R)|      SLOW  |         1.861(R)|      FAST  |clk100            |   0.000|
led<0>      |         6.204(R)|      SLOW  |         3.643(R)|      FAST  |clk100            |   0.000|
            |         4.822(R)|      SLOW  |         2.884(R)|      FAST  |clk3              |   0.000|
led<1>      |         6.378(R)|      SLOW  |         3.633(R)|      FAST  |clk100            |   0.000|
            |         5.121(R)|      SLOW  |         3.029(R)|      FAST  |clk3              |   0.000|
led<2>      |         6.551(R)|      SLOW  |         3.321(R)|      FAST  |clk100            |   0.000|
            |         5.067(R)|      SLOW  |         2.996(R)|      FAST  |clk3              |   0.000|
led<3>      |         6.529(R)|      SLOW  |         3.680(R)|      FAST  |clk100            |   0.000|
            |         4.797(R)|      SLOW  |         2.855(R)|      FAST  |clk3              |   0.000|
led<4>      |         5.650(R)|      SLOW  |         2.934(R)|      FAST  |clk100            |   0.000|
            |         4.628(R)|      SLOW  |         2.717(R)|      FAST  |clk3              |   0.000|
led<5>      |         5.991(R)|      SLOW  |         2.869(R)|      FAST  |clk100            |   0.000|
            |         4.410(R)|      SLOW  |         2.537(R)|      FAST  |clk3              |   0.000|
led<6>      |         5.705(R)|      SLOW  |         3.056(R)|      FAST  |clk100            |   0.000|
            |         4.760(R)|      SLOW  |         2.841(R)|      FAST  |clk3              |   0.000|
led<7>      |         6.019(R)|      SLOW  |         2.954(R)|      FAST  |clk100            |   0.000|
            |         4.668(R)|      SLOW  |         2.670(R)|      FAST  |clk3              |   0.000|
sevenseg<1> |         7.287(R)|      SLOW  |         3.800(R)|      FAST  |clk100            |   0.000|
sevenseg<2> |         6.939(R)|      SLOW  |         3.580(R)|      FAST  |clk100            |   0.000|
sevenseg<3> |         7.019(R)|      SLOW  |         3.645(R)|      FAST  |clk100            |   0.000|
sevenseg<6> |         7.436(R)|      SLOW  |         3.830(R)|      FAST  |clk100            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.370|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |sevenseg<1>    |    7.952|
switches<0>    |sevenseg<2>    |    7.604|
switches<0>    |sevenseg<3>    |    7.684|
switches<0>    |sevenseg<6>    |    8.101|
switches<1>    |sevenseg<1>    |    9.202|
switches<1>    |sevenseg<2>    |    8.854|
switches<1>    |sevenseg<3>    |    8.934|
switches<1>    |sevenseg<6>    |    9.351|
switches<2>    |sevenseg<1>    |    8.502|
switches<2>    |sevenseg<2>    |    8.154|
switches<2>    |sevenseg<3>    |    8.234|
switches<2>    |sevenseg<6>    |    8.651|
switches<3>    |sevenseg<1>    |    8.482|
switches<3>    |sevenseg<2>    |    8.134|
switches<3>    |sevenseg<3>    |    8.214|
switches<3>    |sevenseg<6>    |    8.631|
switches<4>    |sevenseg<1>    |    8.806|
switches<4>    |sevenseg<2>    |    8.458|
switches<4>    |sevenseg<3>    |    8.538|
switches<4>    |sevenseg<6>    |    8.955|
switches<5>    |sevenseg<1>    |    9.060|
switches<5>    |sevenseg<2>    |    8.712|
switches<5>    |sevenseg<3>    |    8.792|
switches<5>    |sevenseg<6>    |    9.209|
switches<6>    |sevenseg<1>    |    8.813|
switches<6>    |sevenseg<2>    |    8.465|
switches<6>    |sevenseg<3>    |    8.545|
switches<6>    |sevenseg<6>    |    8.962|
switches<7>    |sevenseg<1>    |    8.217|
switches<7>    |sevenseg<2>    |    7.869|
switches<7>    |sevenseg<3>    |    7.949|
switches<7>    |sevenseg<6>    |    8.366|
---------------+---------------+---------+


Analysis completed Mon Oct 12 18:29:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 289 MB



