

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Wed Dec 14 22:10:01 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        hls_adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    386|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|     144|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|     294|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     438|    622|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |add_AXILiteS_s_axi_U     |add_AXILiteS_s_axi    |        0|      0|  144|  232|
    |add_mul_32s_32s_3cud_U3  |add_mul_32s_32s_3cud  |        0|      4|    0|    0|
    |add_mul_32s_34ns_bkb_U1  |add_mul_32s_34ns_bkb  |        0|      4|    0|    0|
    |add_mul_32s_34ns_bkb_U2  |add_mul_32s_34ns_bkb  |        0|      4|    0|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     12|  144|  232|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ap_return           |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_212_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_206_p2      |     +    |      0|  0|  32|          32|          32|
    |neg_mul3_fu_121_p2  |     -    |      0|  0|  65|           1|          65|
    |neg_mul_fu_163_p2   |     -    |      0|  0|  65|           1|          65|
    |neg_ti8_fu_150_p2   |     -    |      0|  0|  32|           1|          32|
    |neg_ti_fu_192_p2    |     -    |      0|  0|  32|           1|          32|
    |d_fu_156_p3         |  select  |      0|  0|  32|           1|          32|
    |p                   |  select  |      0|  0|  32|           1|          32|
    |tmp_3_fu_143_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_6_fu_185_p3     |  select  |      0|  0|  32|           1|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 386|         104|         418|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |   4|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |a_read_reg_227  |  32|   0|   32|          0|
    |ap_CS_fsm       |   8|   0|    8|          0|
    |b_read_reg_221  |  32|   0|   32|          0|
    |mul2_reg_247    |  65|   0|   65|          0|
    |mul_reg_257     |  65|   0|   65|          0|
    |tmp2_reg_267    |  32|   0|   32|          0|
    |tmp_11_reg_262  |  29|   0|   29|          0|
    |tmp_7_reg_239   |   1|   0|    1|          0|
    |tmp_9_reg_252   |  30|   0|   30|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 294|   0|  294|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      add     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      add     | return value |
|n                       | out |   32|   ap_vld   |       n      |    pointer   |
|n_ap_vld                | out |    1|   ap_vld   |       n      |    pointer   |
|p                       | out |   32|   ap_vld   |       p      |    pointer   |
|p_ap_vld                | out |    1|   ap_vld   |       p      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

