<div id="pf54" class="pf w0 h0" data-page-no="54"><div class="pc pc54 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg54.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">3.7.3.2<span class="_ _b"> </span>12-bit DAC Output</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The output of the DAC can be placed on an external pin or selected as an input to the</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">analog comparator or ADC.</div><div class="t m0 x9 h1b y656 ff1 fsc fc0 sc0 ls0 ws0">3.7.3.3<span class="_ _b"> </span>12-bit DAC Analog Supply and Reference Connections</div><div class="t m0 x9 hf y657 ff3 fs5 fc0 sc0 ls0 ws0">This device includes dedicated VDDA and VSSA pins.</div><div class="t m0 x9 hf y658 ff3 fs5 fc0 sc0 ls0 ws0">This device contains separate VREFH and VREFL pins on 48-pin and higher devices.</div><div class="t m0 x9 hf y659 ff3 fs5 fc0 sc0 ls0 ws0">These pins are internally connected to VDDA and VSSA respectively, on 32-pin devices.</div><div class="t m0 x9 h1b y65a ff1 fsc fc0 sc0 ls0 ws0">3.7.3.4<span class="_ _b"> </span>12-bit DAC Reference</div><div class="t m0 x9 hf y65b ff3 fs5 fc0 sc0 ls0 ws0">For this device VREFH and VDDA are selectable as the DAC reference. VREFH is</div><div class="t m0 x9 hf y65c ff3 fs5 fc0 sc0 ls0 ws0">connected to the DACREF_1 input and VDDA is connected to the DACREF_2 input.</div><div class="t m0 x9 hf y65d ff3 fs5 fc0 sc0 ls0 ws0">Use DACx_C0[DACRFS] control bit to select between these two options.</div><div class="t m0 x9 hf y65e ff3 fs5 fc0 sc0 ls0 ws0">Be aware that if the DAC and ADC use the same reference simultaneously, some</div><div class="t m0 x9 hf y65f ff3 fs5 fc0 sc0 ls0 ws0">degradation of ADC accuracy is to be expected due to DAC switching.</div><div class="t m0 x2 hd y660 ff1 fs7 fc0 sc0 ls0">Timers</div><div class="t m0 x9 he y661 ff1 fs1 fc0 sc0 ls0 ws0">3.8.1<span class="_ _b"> </span>Timer/PWM Module Configuration</div><div class="t m0 x9 hf y662 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y663 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="t m0 x9 hd y664 ff1 fs7 fc0 sc0 ls0">3.8</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Timers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">84<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
