Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb  4 09:37:57 2022
| Host         : DESKTOP-Q81VLV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (37)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ny_sim
                            (input port)
  Destination:            alu16_init/zr_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.247ns  (logic 2.341ns (22.842%)  route 7.907ns (77.158%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ny_sim (IN)
                         net (fo=0)                   0.000     0.000    ny_sim
    U18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ny_sim_IBUF_inst/O
                         net (fo=20, routed)          3.160     4.633    alu16_init/ny_sim_IBUF
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.757 r  alu16_init/out[0]_i_4/O
                         net (fo=1, routed)           0.670     5.427    alu16_init/out[0]_i_4_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     5.551 r  alu16_init/out[0]_i_2/O
                         net (fo=1, routed)           0.714     6.265    alu16_init/out[0]_i_2_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.389 r  alu16_init/out[0]_i_1/O
                         net (fo=2, routed)           0.974     7.364    alu16_init/out_reg[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.488 r  alu16_init/zr_i_13/O
                         net (fo=1, routed)           0.279     7.767    alu16_init/zr_i_13_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.124     7.891 r  alu16_init/zr_i_10/O
                         net (fo=1, routed)           0.499     8.390    alu16_init/zr_i_10_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  alu16_init/zr_i_4/O
                         net (fo=2, routed)           0.824     9.338    alu16_init/zr_i_4_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.462 r  alu16_init/zr_i_1/O
                         net (fo=1, routed)           0.786    10.247    alu16_init/zr_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  alu16_init/zr_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ny_sim
                            (input port)
  Destination:            alu16_init/zr_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.079ns  (logic 2.341ns (23.223%)  route 7.738ns (76.777%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ny_sim (IN)
                         net (fo=0)                   0.000     0.000    ny_sim
    U18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ny_sim_IBUF_inst/O
                         net (fo=20, routed)          3.160     4.633    alu16_init/ny_sim_IBUF
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.757 f  alu16_init/out[0]_i_4/O
                         net (fo=1, routed)           0.670     5.427    alu16_init/out[0]_i_4_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     5.551 f  alu16_init/out[0]_i_2/O
                         net (fo=1, routed)           0.714     6.265    alu16_init/out[0]_i_2_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.389 f  alu16_init/out[0]_i_1/O
                         net (fo=2, routed)           0.974     7.364    alu16_init/out_reg[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  alu16_init/zr_i_13/O
                         net (fo=1, routed)           0.279     7.767    alu16_init/zr_i_13_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.124     7.891 f  alu16_init/zr_i_10/O
                         net (fo=1, routed)           0.499     8.390    alu16_init/zr_i_10_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.514 f  alu16_init/zr_i_4/O
                         net (fo=2, routed)           0.772     9.286    alu16_init/zr_i_4_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.124     9.410 r  alu16_init/zr_i_2/O
                         net (fo=2, routed)           0.669    10.079    alu16_init/zr_0
    SLICE_X0Y69          FDRE                                         r  alu16_init/zr_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ny_sim
                            (input port)
  Destination:            alu16_init/zr_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 2.341ns (23.654%)  route 7.555ns (76.346%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ny_sim (IN)
                         net (fo=0)                   0.000     0.000    ny_sim
    U18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ny_sim_IBUF_inst/O
                         net (fo=20, routed)          3.160     4.633    alu16_init/ny_sim_IBUF
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.757 f  alu16_init/out[0]_i_4/O
                         net (fo=1, routed)           0.670     5.427    alu16_init/out[0]_i_4_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     5.551 f  alu16_init/out[0]_i_2/O
                         net (fo=1, routed)           0.714     6.265    alu16_init/out[0]_i_2_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.389 f  alu16_init/out[0]_i_1/O
                         net (fo=2, routed)           0.974     7.364    alu16_init/out_reg[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  alu16_init/zr_i_13/O
                         net (fo=1, routed)           0.279     7.767    alu16_init/zr_i_13_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.124     7.891 f  alu16_init/zr_i_10/O
                         net (fo=1, routed)           0.499     8.390    alu16_init/zr_i_10_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.514 f  alu16_init/zr_i_4/O
                         net (fo=2, routed)           0.772     9.286    alu16_init/zr_i_4_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.124     9.410 r  alu16_init/zr_i_2/O
                         net (fo=2, routed)           0.486     9.896    alu16_init/zr_0
    SLICE_X0Y69          FDRE                                         r  alu16_init/zr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ny_sim
                            (input port)
  Destination:            alu16_init/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 1.845ns (24.295%)  route 5.748ns (75.705%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ny_sim (IN)
                         net (fo=0)                   0.000     0.000    ny_sim
    U18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ny_sim_IBUF_inst/O
                         net (fo=20, routed)          3.160     4.633    alu16_init/ny_sim_IBUF
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.757 r  alu16_init/out[0]_i_4/O
                         net (fo=1, routed)           0.670     5.427    alu16_init/out[0]_i_4_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     5.551 r  alu16_init/out[0]_i_2/O
                         net (fo=1, routed)           0.714     6.265    alu16_init/out[0]_i_2_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.124     6.389 r  alu16_init/out[0]_i_1/O
                         net (fo=2, routed)           1.203     7.593    alu16_init/out_reg[0]
    SLICE_X1Y62          FDRE                                         r  alu16_init/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 1.487ns (22.782%)  route 5.040ns (77.218%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[1]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  alu16_init/x_reg_reg[1]/Q
                         net (fo=3, routed)           1.026     1.445    alu16_init/x_reg[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.296     1.741 f  alu16_init/out[3]_i_2/O
                         net (fo=4, routed)           0.910     2.651    alu16_init/out[3]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.124     2.775 f  alu16_init/out[9]_i_4/O
                         net (fo=1, routed)           0.162     2.936    alu16_init/out[9]_i_4_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     3.060 f  alu16_init/out[9]_i_2/O
                         net (fo=3, routed)           0.315     3.376    alu16_init/out[9]_i_2_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124     3.500 f  alu16_init/out[11]_i_2/O
                         net (fo=2, routed)           0.816     4.316    alu16_init/out[11]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.124     4.440 r  alu16_init/out[13]_i_2/O
                         net (fo=3, routed)           0.656     5.096    alu16_init/out[13]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I0_O)        0.124     5.220 r  alu16_init/zr_i_6/O
                         net (fo=4, routed)           0.680     5.900    alu16_init/zr_i_6_n_0
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.152     6.052 r  alu16_init/out[14]_i_1/O
                         net (fo=1, routed)           0.475     6.527    alu16_init/out_reg[14]
    SLICE_X0Y70          FDRE                                         r  alu16_init/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_sim
                            (input port)
  Destination:            alu16_init/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 1.581ns (24.980%)  route 4.749ns (75.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  f_sim (IN)
                         net (fo=0)                   0.000     0.000    f_sim
    P13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  f_sim_IBUF_inst/O
                         net (fo=19, routed)          3.635     5.093    alu16_init/f_sim_IBUF
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.217 r  alu16_init/out[2]_i_1/O
                         net (fo=2, routed)           1.114     6.331    alu16_init/out_reg[2]
    SLICE_X1Y62          FDRE                                         r  alu16_init/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 1.459ns (24.552%)  route 4.483ns (75.448%))
  Logic Levels:           8  (FDRE=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[1]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  alu16_init/x_reg_reg[1]/Q
                         net (fo=3, routed)           1.026     1.445    alu16_init/x_reg[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.296     1.741 f  alu16_init/out[3]_i_2/O
                         net (fo=4, routed)           0.910     2.651    alu16_init/out[3]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.124     2.775 f  alu16_init/out[9]_i_4/O
                         net (fo=1, routed)           0.162     2.936    alu16_init/out[9]_i_4_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     3.060 f  alu16_init/out[9]_i_2/O
                         net (fo=3, routed)           0.315     3.376    alu16_init/out[9]_i_2_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124     3.500 f  alu16_init/out[11]_i_2/O
                         net (fo=2, routed)           0.816     4.316    alu16_init/out[11]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.124     4.440 r  alu16_init/out[13]_i_2/O
                         net (fo=3, routed)           0.656     5.096    alu16_init/out[13]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I0_O)        0.124     5.220 r  alu16_init/zr_i_6/O
                         net (fo=4, routed)           0.598     5.818    alu16_init/zr_i_6_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.124     5.942 r  alu16_init/out[15]_i_1/O
                         net (fo=1, routed)           0.000     5.942    alu16_init/out_reg[15]
    SLICE_X1Y73          FDRE                                         r  alu16_init/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_sim
                            (input port)
  Destination:            alu16_init/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 1.581ns (26.703%)  route 4.341ns (73.297%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  f_sim (IN)
                         net (fo=0)                   0.000     0.000    f_sim
    P13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  f_sim_IBUF_inst/O
                         net (fo=19, routed)          3.330     4.788    alu16_init/f_sim_IBUF
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.912 r  alu16_init/out[4]_i_1/O
                         net (fo=2, routed)           1.011     5.922    alu16_init/out[4]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  alu16_init/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 1.335ns (22.634%)  route 4.563ns (77.366%))
  Logic Levels:           7  (FDRE=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[1]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  alu16_init/x_reg_reg[1]/Q
                         net (fo=3, routed)           1.026     1.445    alu16_init/x_reg[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.296     1.741 f  alu16_init/out[3]_i_2/O
                         net (fo=4, routed)           0.910     2.651    alu16_init/out[3]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.124     2.775 f  alu16_init/out[9]_i_4/O
                         net (fo=1, routed)           0.162     2.936    alu16_init/out[9]_i_4_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.124     3.060 f  alu16_init/out[9]_i_2/O
                         net (fo=3, routed)           0.315     3.376    alu16_init/out[9]_i_2_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.124     3.500 f  alu16_init/out[11]_i_2/O
                         net (fo=2, routed)           0.816     4.316    alu16_init/out[11]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.124     4.440 r  alu16_init/out[13]_i_2/O
                         net (fo=3, routed)           0.828     5.268    alu16_init/out[13]_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.124     5.392 r  alu16_init/out[13]_i_1/O
                         net (fo=3, routed)           0.506     5.898    alu16_init/out_reg[13]
    SLICE_X0Y70          FDRE                                         r  alu16_init/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_sim
                            (input port)
  Destination:            alu16_init/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 1.607ns (27.347%)  route 4.270ns (72.653%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  f_sim (IN)
                         net (fo=0)                   0.000     0.000    f_sim
    P13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  f_sim_IBUF_inst/O
                         net (fo=19, routed)          3.343     4.801    alu16_init/f_sim_IBUF
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.150     4.951 r  alu16_init/out[1]_i_1/O
                         net (fo=2, routed)           0.927     5.878    alu16_init/out_reg[1]
    SLICE_X1Y62          FDRE                                         r  alu16_init/out_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu16_init/x_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[15]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu16_init/x_reg_reg[15]/Q
                         net (fo=2, routed)           0.123     0.264    alu16_init/x_reg[15]
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.045     0.309 r  alu16_init/out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.309    alu16_init/out_reg[15]
    SLICE_X1Y73          FDRE                                         r  alu16_init/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.186ns (36.166%)  route 0.328ns (63.834%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[11]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu16_init/x_reg_reg[11]/Q
                         net (fo=4, routed)           0.328     0.469    alu16_init/x_reg[11]
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.514 r  alu16_init/out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.514    alu16_init/out_reg[12]
    SLICE_X0Y71          FDRE                                         r  alu16_init/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.186ns (32.706%)  route 0.383ns (67.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[7]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu16_init/x_reg_reg[7]/Q
                         net (fo=4, routed)           0.134     0.275    alu16_init/x_reg[7]
    SLICE_X2Y72          LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  alu16_init/out[8]_i_1/O
                         net (fo=2, routed)           0.249     0.569    alu16_init/out[8]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  alu16_init/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.360%)  route 0.389ns (67.640%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[11]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu16_init/x_reg_reg[11]/Q
                         net (fo=4, routed)           0.178     0.319    alu16_init/x_reg[11]
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.045     0.364 r  alu16_init/out[11]_i_1/O
                         net (fo=2, routed)           0.210     0.575    alu16_init/out_reg[11]
    SLICE_X0Y66          FDRE                                         r  alu16_init/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_sim[6]
                            (input port)
  Destination:            alu16_init/x_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.205ns (32.532%)  route 0.425ns (67.468%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  x_sim[6] (IN)
                         net (fo=0)                   0.000     0.000    x_sim[6]
    F14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  x_sim_IBUF[6]_inst/O
                         net (fo=2, routed)           0.425     0.586    alu16_init/x_sim_IBUF[6]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.631 r  alu16_init/x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.631    alu16_init/x_reg[6]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  alu16_init/x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16_init/x_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu16_init/out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.227ns (34.508%)  route 0.431ns (65.492%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  alu16_init/x_reg_reg[13]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  alu16_init/x_reg_reg[13]/Q
                         net (fo=3, routed)           0.238     0.366    alu16_init/x_reg[13]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.099     0.465 r  alu16_init/out[13]_i_1/O
                         net (fo=3, routed)           0.193     0.658    alu16_init/out_reg[13]
    SLICE_X0Y70          FDRE                                         r  alu16_init/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_sim[0]
                            (input port)
  Destination:            alu16_init/x_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.229ns (34.740%)  route 0.431ns (65.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  x_sim[0] (IN)
                         net (fo=0)                   0.000     0.000    x_sim[0]
    F18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  x_sim_IBUF[0]_inst/O
                         net (fo=2, routed)           0.431     0.615    alu16_init/x_sim_IBUF[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  alu16_init/x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.660    alu16_init/x_reg[0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  alu16_init/x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_sim[11]
                            (input port)
  Destination:            alu16_init/x_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.227ns (33.584%)  route 0.449ns (66.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  x_sim[11] (IN)
                         net (fo=0)                   0.000     0.000    x_sim[11]
    E17                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  x_sim_IBUF[11]_inst/O
                         net (fo=2, routed)           0.449     0.631    alu16_init/x_sim_IBUF[11]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  alu16_init/x_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.676    alu16_init/x_reg[11]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  alu16_init/x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_sim[4]
                            (input port)
  Destination:            alu16_init/x_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.210ns (31.040%)  route 0.466ns (68.960%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x_sim[4] (IN)
                         net (fo=0)                   0.000     0.000    x_sim[4]
    G16                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  x_sim_IBUF[4]_inst/O
                         net (fo=2, routed)           0.466     0.633    alu16_init/x_sim_IBUF[4]
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.043     0.676 r  alu16_init/x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.676    alu16_init/x_reg[4]_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  alu16_init/x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_sim[10]
                            (input port)
  Destination:            alu16_init/x_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.230ns (33.428%)  route 0.459ns (66.572%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  x_sim[10] (IN)
                         net (fo=0)                   0.000     0.000    x_sim[10]
    D18                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  x_sim_IBUF[10]_inst/O
                         net (fo=2, routed)           0.459     0.644    alu16_init/x_sim_IBUF[10]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.689 r  alu16_init/x_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.689    alu16_init/x_reg[10]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  alu16_init/x_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





