# Copyright (C) 1994-2019, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1772.64
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1772.64
# End of Split Pages                                                    1772.64
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1772.64
# Analyze                                                               1772.64
# Levelize                                                              1772.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.64
# Nets                                                                  1772.64
# Place                                                                 1772.64
# PlaceNets                                                             1772.64
# SpaceY                                                                1772.64
# Track                                                                 1772.64
# SpaceX                                                                1772.64
# Wire                                                                  1772.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.64
# End of doGenerate                                                     1772.64
# Analyze                                                               1772.64
# Levelize                                                              1772.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.64
# Nets                                                                  1772.64
# Place                                                                 1772.64
# PlaceNets                                                             1772.64
# SpaceY                                                                1772.64
# Track                                                                 1772.64
# SpaceX                                                                1772.64
# Wire                                                                  1772.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.64
# End of doGenerate                                                     1772.64
# Analyze                                                               1772.64
# Levelize                                                              1772.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.64
# Nets                                                                  1772.64
# Place                                                                 1772.64
# PlaceNets                                                             1772.64
# SpaceY                                                                1772.64
# Track                                                                 1772.64
# SpaceX                                                                1772.64
# Wire                                                                  1772.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.64
# End of doGenerate                                                     1772.64
# Analyze                                                               1772.64
# Levelize                                                              1772.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.64
# Nets                                                                  1772.64
# Place                                                                 1772.64
# PlaceNets                                                             1772.64
# SpaceY                                                                1772.64
# Track                                                                 1772.64
# SpaceX                                                                1772.64
# Wire                                                                  1772.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.64
# End of doGenerate                                                     1772.64
# Analyze                                                               1772.64
# Levelize                                                              1772.64
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1772.64
# Nets                                                                  1772.64
# Place                                                                 1772.64
# PlaceNets                                                             1772.64
# SpaceY                                                                1772.64
# Track                                                                 1772.64
# SpaceX                                                                1772.64
# Wire                                                                  1772.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.64
# End of doGenerate                                                     1772.64
# End of Generating Regions for Page 1                                  1772.64
scrollpos 108 708
zoom -x 0 -y 0 0.5
scrollpos 68 443
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1772.66
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1772.66
# End of Split Pages                                                    1772.66
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1772.66
# Analyze                                                               1772.66
# Levelize                                                              1772.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.66
# Nets                                                                  1772.66
# Place                                                                 1772.66
# PlaceNets                                                             1772.66
# SpaceY                                                                1772.66
# Track                                                                 1772.66
# SpaceX                                                                1772.66
# Wire                                                                  1772.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.66
# End of doGenerate                                                     1772.66
# Analyze                                                               1772.66
# Levelize                                                              1772.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.66
# Nets                                                                  1772.66
# Place                                                                 1772.66
# PlaceNets                                                             1772.66
# SpaceY                                                                1772.66
# Track                                                                 1772.66
# SpaceX                                                                1772.66
# Wire                                                                  1772.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.66
# End of doGenerate                                                     1772.66
# Analyze                                                               1772.66
# Levelize                                                              1772.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.66
# Nets                                                                  1772.66
# Place                                                                 1772.66
# PlaceNets                                                             1772.66
# SpaceY                                                                1772.66
# Track                                                                 1772.66
# SpaceX                                                                1772.66
# Wire                                                                  1772.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.66
# End of doGenerate                                                     1772.66
# Analyze                                                               1772.66
# Levelize                                                              1772.66
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1772.66
# Nets                                                                  1772.66
# Place                                                                 1772.66
# PlaceNets                                                             1772.66
# SpaceY                                                                1772.66
# Track                                                                 1772.66
# SpaceX                                                                1772.66
# Wire                                                                  1772.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.66
# End of doGenerate                                                     1772.66
# Analyze                                                               1772.66
# Levelize                                                              1772.66
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1772.66
# Nets                                                                  1772.66
# Place                                                                 1772.66
# PlaceNets                                                             1772.66
# SpaceY                                                                1772.66
# Track                                                                 1772.66
# SpaceX                                                                1772.66
# Wire                                                                  1772.66
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1772.66
# End of doGenerate                                                     1772.66
# End of Generating Regions for Page 1                                  1772.66
scrollpos 108 708
zoom -x 0 -y 0 0.5
scrollpos 68 443
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
show
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -251 -265
fullfit
scrollpos -211 -18
scrollpos -211 -18
scrollpos -217 -18
#CMD scrollpos
#R -217 -18
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1776.25
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1776.25
# End of Split Pages                                                    1776.25
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1776.25
# Analyze                                                               1776.25
# Levelize                                                              1776.25
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1776.25
# Nets                                                                  1776.25
# Place                                                                 1776.25
# PlaceNets                                                             1776.25
# SpaceY                                                                1776.25
# Track                                                                 1776.25
# SpaceX                                                                1776.25
# Wire                                                                  1776.25
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1776.25
# End of doGenerate                                                     1776.25
# Analyze                                                               1776.25
# Levelize                                                              1776.25
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1776.25
# Nets                                                                  1776.25
# Place                                                                 1776.25
# PlaceNets                                                             1776.25
# SpaceY                                                                1776.25
# Track                                                                 1776.25
# SpaceX                                                                1776.25
# Wire                                                                  1776.25
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1776.25
# End of doGenerate                                                     1776.25
# Analyze                                                               1776.25
# Levelize                                                              1776.25
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1776.25
# Nets                                                                  1776.25
# Place                                                                 1776.25
# PlaceNets                                                             1776.25
# SpaceY                                                                1776.25
# Track                                                                 1776.25
# SpaceX                                                                1776.25
# Wire                                                                  1776.25
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1776.25
# End of doGenerate                                                     1776.25
# Analyze                                                               1776.25
# Levelize                                                              1776.25
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1776.25
# Nets                                                                  1776.25
# Place                                                                 1776.25
# PlaceNets                                                             1776.25
# SpaceY                                                                1776.25
# Track                                                                 1776.25
# SpaceX                                                                1776.25
# Wire                                                                  1776.25
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1776.25
# End of doGenerate                                                     1776.25
# Analyze                                                               1776.25
# Levelize                                                              1776.25
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1776.25
# Nets                                                                  1776.25
# Place                                                                 1776.25
# PlaceNets                                                             1776.25
# SpaceY                                                                1776.25
# Track                                                                 1776.25
# SpaceX                                                                1776.25
# Wire                                                                  1776.25
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1776.25
# End of doGenerate                                                     1776.25
# End of Generating Regions for Page 1                                  1776.25
scrollpos -143 431
zoom -x 0 -y 0 0.5
scrollpos -89 270
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
show
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -217 -18
scrollpos -217 -18
fullfit
scrollpos -210 -18
#CMD scrollpos
#R -210 -18
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1778.89
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1778.89
# End of Split Pages                                                    1778.89
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# End of Generating Regions for Page 1                                  1778.89
scrollpos -143 431
zoom -x 0 -y 0 0.5
scrollpos -89 270
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
show
# Starting Split Pages                                                  1778.89
# NoSplit 52 Comps, 2 Nets 0 NetBundles                                 1778.89
# End of Split Pages                                                    1778.89
# Generating Regions for Page 1:   52 Comps,    2 Nets                  1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# Analyze                                                               1778.89
# Levelize                                                              1778.89
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1778.89
# Nets                                                                  1778.89
# Place                                                                 1778.89
# PlaceNets                                                             1778.89
# SpaceY                                                                1778.89
# Track                                                                 1778.89
# SpaceX                                                                1778.89
# Wire                                                                  1778.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1778.89
# End of doGenerate                                                     1778.89
# End of Generating Regions for Page 1                                  1778.89
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -210 -18
scrollpos -210 -18
fullfit
scrollpos -204 -18
#CMD scrollpos
#R -204 -18
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1781.86
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1781.86
# End of Split Pages                                                    1781.86
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1781.86
# Analyze                                                               1781.86
# Levelize                                                              1781.86
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.86
# Nets                                                                  1781.86
# Place                                                                 1781.86
# PlaceNets                                                             1781.86
# SpaceY                                                                1781.86
# Track                                                                 1781.86
# SpaceX                                                                1781.86
# Wire                                                                  1781.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.86
# End of doGenerate                                                     1781.86
# Analyze                                                               1781.86
# Levelize                                                              1781.86
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.86
# Nets                                                                  1781.86
# Place                                                                 1781.86
# PlaceNets                                                             1781.86
# SpaceY                                                                1781.86
# Track                                                                 1781.86
# SpaceX                                                                1781.86
# Wire                                                                  1781.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.86
# End of doGenerate                                                     1781.86
# Analyze                                                               1781.86
# Levelize                                                              1781.86
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.86
# Nets                                                                  1781.86
# Place                                                                 1781.86
# PlaceNets                                                             1781.86
# SpaceY                                                                1781.86
# Track                                                                 1781.86
# SpaceX                                                                1781.86
# Wire                                                                  1781.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.86
# End of doGenerate                                                     1781.86
# Analyze                                                               1781.86
# Levelize                                                              1781.86
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.86
# Nets                                                                  1781.86
# Place                                                                 1781.86
# PlaceNets                                                             1781.86
# SpaceY                                                                1781.86
# Track                                                                 1781.86
# SpaceX                                                                1781.86
# Wire                                                                  1781.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.86
# End of doGenerate                                                     1781.86
# Analyze                                                               1781.86
# Levelize                                                              1781.86
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1781.86
# Nets                                                                  1781.86
# Place                                                                 1781.86
# PlaceNets                                                             1781.86
# SpaceY                                                                1781.86
# Track                                                                 1781.86
# SpaceX                                                                1781.86
# Wire                                                                  1781.86
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.86
# End of doGenerate                                                     1781.86
# End of Generating Regions for Page 1                                  1781.86
scrollpos -143 431
zoom -x 0 -y 0 0.5
scrollpos -89 270
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
show
# Starting Split Pages                                                  1781.88
# NoSplit 52 Comps, 2 Nets 0 NetBundles                                 1781.88
# End of Split Pages                                                    1781.88
# Generating Regions for Page 1:   52 Comps,    2 Nets                  1781.88
# Analyze                                                               1781.88
# Levelize                                                              1781.88
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.88
# Nets                                                                  1781.88
# Place                                                                 1781.88
# PlaceNets                                                             1781.88
# SpaceY                                                                1781.88
# Track                                                                 1781.88
# SpaceX                                                                1781.88
# Wire                                                                  1781.88
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.88
# End of doGenerate                                                     1781.88
# Analyze                                                               1781.88
# Levelize                                                              1781.88
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.88
# Nets                                                                  1781.88
# Place                                                                 1781.88
# PlaceNets                                                             1781.88
# SpaceY                                                                1781.88
# Track                                                                 1781.88
# SpaceX                                                                1781.88
# Wire                                                                  1781.88
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.88
# End of doGenerate                                                     1781.88
# Analyze                                                               1781.88
# Levelize                                                              1781.88
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.88
# Nets                                                                  1781.88
# Place                                                                 1781.88
# PlaceNets                                                             1781.88
# SpaceY                                                                1781.88
# Track                                                                 1781.88
# SpaceX                                                                1781.88
# Wire                                                                  1781.88
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.88
# End of doGenerate                                                     1781.88
# Analyze                                                               1781.88
# Levelize                                                              1781.88
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1781.88
# Nets                                                                  1781.88
# Place                                                                 1781.88
# PlaceNets                                                             1781.88
# SpaceY                                                                1781.88
# Track                                                                 1781.88
# SpaceX                                                                1781.88
# Wire                                                                  1781.88
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 1781.88
# End of doGenerate                                                     1781.88
# Analyze                                                               1781.88
# Levelize                                                              1781.88
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1781.88
# Nets                                                                  1781.88
# Place                                                                 1781.88
# PlaceNets                                                             1781.88
# SpaceY                                                                1781.88
# Track                                                                 1781.88
# SpaceX                                                                1781.88
# Wire                                                                  1781.88
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1781.88
# End of doGenerate                                                     1781.88
# End of Generating Regions for Page 1                                  1781.88
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -204 -18
scrollpos -204 -18
fullfit
#CMD scrollpos
#R -204 -18
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1784.95
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1784.95
# End of Split Pages                                                    1784.95
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# End of Generating Regions for Page 1                                  1784.95
scrollpos -143 431
zoom -x 0 -y 0 0.5
scrollpos -89 270
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
show
# Starting Split Pages                                                  1784.95
# NoSplit 52 Comps, 2 Nets 0 NetBundles                                 1784.95
# End of Split Pages                                                    1784.95
# Generating Regions for Page 1:   52 Comps,    2 Nets                  1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# Analyze                                                               1784.95
# Levelize                                                              1784.95
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1784.95
# Nets                                                                  1784.95
# Place                                                                 1784.95
# PlaceNets                                                             1784.95
# SpaceY                                                                1784.95
# Track                                                                 1784.95
# SpaceX                                                                1784.95
# Wire                                                                  1784.95
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1784.95
# End of doGenerate                                                     1784.95
# End of Generating Regions for Page 1                                  1784.95
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -204 -18
scrollpos -204 -18
fullfit
#CMD scrollpos
#R -204 -18
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
load inst Tile_230 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_230 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_230 a } -attr @name {}
attribute {hierPin Tile_230 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC3.s03 s03 v -hier Tile_230 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC3.mixer DAC3mixer syn -hier Tile_230 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC38 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC3 DAC38 syn -hier Tile_230 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3} -attr @name {}
attribute {pin DAC.Tile_230.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC2.s02 s02 v -hier Tile_230 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC2.mixer DAC2mixer syn -hier Tile_230 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC29 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC2 DAC29 syn -hier Tile_230 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2} -attr @name {}
attribute {pin DAC.Tile_230.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC1.s01 s01 v -hier Tile_230 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC1.mixer DAC1mixer syn -hier Tile_230 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC110 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC1 DAC110 syn -hier Tile_230 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1} -attr @name {}
attribute {pin DAC.Tile_230.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_230.DAC0.s00 s00 v -hier Tile_230 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_230.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_230.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_230.DAC0.mixer DAC0mixer syn -hier Tile_230 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_230.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC011 syn HIERGEN port TX in
load inst DAC.Tile_230.DAC0 DAC011 syn -hier Tile_230 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0} -attr @name {}
attribute {pin DAC.Tile_230.DAC0 TX } -attr @name {}
load inst Tile_231 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_231 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_231 a } -attr @name {}
attribute {hierPin Tile_231 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC3.s03 s03 v -hier Tile_231 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC3.mixer DAC3mixer syn -hier Tile_231 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC312 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC3 DAC312 syn -hier Tile_231 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3} -attr @name {}
attribute {pin DAC.Tile_231.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC2.s02 s02 v -hier Tile_231 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC2.mixer DAC2mixer syn -hier Tile_231 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC213 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC2 DAC213 syn -hier Tile_231 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2} -attr @name {}
attribute {pin DAC.Tile_231.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC1.s01 s01 v -hier Tile_231 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC1.mixer DAC1mixer syn -hier Tile_231 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC114 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC1 DAC114 syn -hier Tile_231 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1} -attr @name {}
attribute {pin DAC.Tile_231.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_231.DAC0.s00 s00 v -hier Tile_231 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_231.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_231.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_231.DAC0.mixer DAC0mixer syn -hier Tile_231 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_231.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC015 syn HIERGEN port TX in
load inst DAC.Tile_231.DAC0 DAC015 syn -hier Tile_231 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0} -attr @name {}
attribute {pin DAC.Tile_231.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  1787.77
# NoSplit 52 Comps, 0 Nets 0 NetBundles                                 1787.77
# End of Split Pages                                                    1787.77
# Generating Regions for Page 1:   52 Comps,    0 Nets                  1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# End of Generating Regions for Page 1                                  1787.77
scrollpos -143 431
zoom -x 0 -y 0 0.5
scrollpos -89 270
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_230.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_230.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_230.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_230.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_230.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_231.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_231.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_231.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_231.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_231.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
show
# Starting Split Pages                                                  1787.77
# NoSplit 52 Comps, 2 Nets 0 NetBundles                                 1787.77
# End of Split Pages                                                    1787.77
# Generating Regions for Page 1:   52 Comps,    2 Nets                  1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 2 nets, 2 ch, wire: 8-->8 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# Analyze                                                               1787.77
# Levelize                                                              1787.77
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             1787.77
# Nets                                                                  1787.77
# Place                                                                 1787.77
# PlaceNets                                                             1787.77
# SpaceY                                                                1787.77
# Track                                                                 1787.77
# SpaceX                                                                1787.77
# Wire                                                                  1787.77
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 1787.77
# End of doGenerate                                                     1787.77
# End of Generating Regions for Page 1                                  1787.77
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -204 -18
scrollpos -204 -18
fullfit
