{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536752893857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536752893857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 08:48:13 2018 " "Processing started: Wed Sep 12 08:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536752893857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536752893857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536752893857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536752895107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Found design unit 1: clk_div-Behavior" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-estrutura " "Found design unit 1: half_adder-estrutura" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arquitetura " "Found design unit 1: full_adder-arquitetura" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum10b-arch " "Found design unit 1: sum10b-arch" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum10b " "Found entity 1: sum10b" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_behavioral-comportamento " "Found design unit 1: dff_behavioral-comportamento" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_behavioral " "Found entity 1: dff_behavioral" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10b-comportamento " "Found design unit 1: reg10b-comportamento" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10b " "Found entity 1: reg10b" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1x10-arch " "Found design unit 1: Mux2x1x10-arch" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1x10 " "Found entity 1: Mux2x1x10" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub1_structural-arch " "Found design unit 1: Sub1_structural-arch" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub1_structural " "Found entity 1: Sub1_structural" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exercicio01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exercicio01 " "Found entity 1: exercicio01" {  } { { "exercicio01.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01/exercicio01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536752896544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536752896544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio01 " "Elaborating entity \"exercicio01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536752896950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10b reg10b:inst4 " "Elaborating entity \"reg10b\" for hierarchy \"reg10b:inst4\"" {  } { { "exercicio01.bdf" "inst4" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01/exercicio01.bdf" { { -112 840 952 40 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752896966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_behavioral reg10b:inst4\|dff_behavioral:ff9 " "Elaborating entity \"dff_behavioral\" for hierarchy \"reg10b:inst4\|dff_behavioral:ff9\"" {  } { { "../reg10b_structural/reg10b.vhd" "ff9" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "exercicio01.bdf" "inst1" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01/exercicio01.bdf" { { 312 384 592 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1x10 Mux2x1x10:inst2 " "Elaborating entity \"Mux2x1x10\" for hierarchy \"Mux2x1x10:inst2\"" {  } { { "exercicio01.bdf" "inst2" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01/exercicio01.bdf" { { 48 640 792 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e0 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e0\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536752897232 "|exercicio01|Mux2x1x10:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e1 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e1\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536752897232 "|exercicio01|Mux2x1x10:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub1_structural Sub1_structural:inst17 " "Elaborating entity \"Sub1_structural\" for hierarchy \"Sub1_structural:inst17\"" {  } { { "exercicio01.bdf" "inst17" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01/exercicio01.bdf" { { 48 472 624 128 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum10b Sub1_structural:inst17\|sum10b:sum " "Elaborating entity \"sum10b\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\"" {  } { { "../Sub1_structural/Sub1_structural.vhd" "sum" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0 " "Elaborating entity \"half_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0\"" {  } { { "../sum10b/sum10b.vhd" "ha_0" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1 " "Elaborating entity \"full_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1\"" {  } { { "../sum10b/sum10b.vhd" "fa_1" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536752897325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536752899966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536752901841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536752901841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536752902919 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536752902919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536752902919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536752902919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536752902997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 08:48:22 2018 " "Processing ended: Wed Sep 12 08:48:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536752902997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536752902997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536752902997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536752902997 ""}
