digraph "CFG for 'num_processors_ignoring_omp' function" {
	label="CFG for 'num_processors_ignoring_omp' function";

	Node0x1f7c2d0 [shape=record,label="{%1:\l  %2 = alloca i64, align 8\l  %3 = alloca i32, align 4\l  %4 = alloca i64, align 8\l  %5 = alloca i32, align 4\l  %6 = alloca i64, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i64, align 8\l  store i32 %0, i32* %3, align 4, !tbaa !849\l  call void @llvm.dbg.declare(metadata i32* %3, metadata !835, metadata\l... !DIExpression()), !dbg !852\l  %9 = load i32, i32* %3, align 4, !dbg !853, !tbaa !849\l  %10 = icmp eq i32 %9, 1, !dbg !854\l  br i1 %10, label %11, label %34, !dbg !855\l|{<s0>T|<s1>F}}"];
	Node0x1f7c2d0:s0 -> Node0x1f7c350;
	Node0x1f7c2d0:s1 -> Node0x1f7c620;
	Node0x1f7c350 [shape=record,label="{%11:\l\l  %12 = bitcast i64* %4 to i8*, !dbg !856\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %12) #11, !dbg !856\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !836, metadata\l... !DIExpression()), !dbg !857\l  %13 = call i64 @num_processors_via_affinity_mask(), !dbg !858\l  store i64 %13, i64* %4, align 8, !dbg !857, !tbaa !859\l  %14 = load i64, i64* %4, align 8, !dbg !861, !tbaa !859\l  %15 = icmp ugt i64 %14, 0, !dbg !863\l  br i1 %15, label %16, label %18, !dbg !864\l|{<s0>T|<s1>F}}"];
	Node0x1f7c350:s0 -> Node0x1f7c3a0;
	Node0x1f7c350:s1 -> Node0x1f7c3f0;
	Node0x1f7c3a0 [shape=record,label="{%16:\l\l  %17 = load i64, i64* %4, align 8, !dbg !865, !tbaa !859\l  store i64 %17, i64* %2, align 8, !dbg !866\l  store i32 1, i32* %5, align 4\l  br label %19, !dbg !866\l}"];
	Node0x1f7c3a0 -> Node0x1f7c440;
	Node0x1f7c3f0 [shape=record,label="{%18:\l\l  store i32 0, i32* %5, align 4, !dbg !867\l  br label %19, !dbg !867\l}"];
	Node0x1f7c3f0 -> Node0x1f7c440;
	Node0x1f7c440 [shape=record,label="{%19:\l\l  %20 = bitcast i64* %4 to i8*, !dbg !867\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %20) #11, !dbg !867\l  %21 = load i32, i32* %5, align 4\l  switch i32 %21, label %65 [\l    i32 0, label %22\l    i32 1, label %63\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x1f7c440:s0 -> Node0x1f7c9e0;
	Node0x1f7c440:s1 -> Node0x1f7c490;
	Node0x1f7c440:s2 -> Node0x1f7c990;
	Node0x1f7c490 [shape=record,label="{%22:\l\l  %23 = bitcast i64* %6 to i8*, !dbg !868\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %23) #11, !dbg !868\l  call void @llvm.dbg.declare(metadata i64* %6, metadata !840, metadata\l... !DIExpression()), !dbg !869\l  %24 = call i64 @sysconf(i32 84) #11, !dbg !870\l  store i64 %24, i64* %6, align 8, !dbg !869, !tbaa !859\l  %25 = load i64, i64* %6, align 8, !dbg !871, !tbaa !859\l  %26 = icmp sgt i64 %25, 0, !dbg !873\l  br i1 %26, label %27, label %29, !dbg !874\l|{<s0>T|<s1>F}}"];
	Node0x1f7c490:s0 -> Node0x1f7c4e0;
	Node0x1f7c490:s1 -> Node0x1f7c530;
	Node0x1f7c4e0 [shape=record,label="{%27:\l\l  %28 = load i64, i64* %6, align 8, !dbg !875, !tbaa !859\l  store i64 %28, i64* %2, align 8, !dbg !876\l  store i32 1, i32* %5, align 4\l  br label %30, !dbg !876\l}"];
	Node0x1f7c4e0 -> Node0x1f7c580;
	Node0x1f7c530 [shape=record,label="{%29:\l\l  store i32 0, i32* %5, align 4, !dbg !877\l  br label %30, !dbg !877\l}"];
	Node0x1f7c530 -> Node0x1f7c580;
	Node0x1f7c580 [shape=record,label="{%30:\l\l  %31 = bitcast i64* %6 to i8*, !dbg !877\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %31) #11, !dbg !877\l  %32 = load i32, i32* %5, align 4\l  switch i32 %32, label %65 [\l    i32 0, label %33\l    i32 1, label %63\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x1f7c580:s0 -> Node0x1f7c9e0;
	Node0x1f7c580:s1 -> Node0x1f7c5d0;
	Node0x1f7c580:s2 -> Node0x1f7c990;
	Node0x1f7c5d0 [shape=record,label="{%33:\l\l  br label %62, !dbg !878\l}"];
	Node0x1f7c5d0 -> Node0x1f7c940;
	Node0x1f7c620 [shape=record,label="{%34:\l\l  %35 = bitcast i64* %7 to i8*, !dbg !879\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %35) #11, !dbg !879\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !843, metadata\l... !DIExpression()), !dbg !880\l  %36 = call i64 @sysconf(i32 83) #11, !dbg !881\l  store i64 %36, i64* %7, align 8, !dbg !880, !tbaa !859\l  %37 = load i64, i64* %7, align 8, !dbg !882, !tbaa !859\l  %38 = icmp eq i64 %37, 1, !dbg !883\l  br i1 %38, label %42, label %39, !dbg !884\l|{<s0>T|<s1>F}}"];
	Node0x1f7c620:s0 -> Node0x1f7c6c0;
	Node0x1f7c620:s1 -> Node0x1f7c670;
	Node0x1f7c670 [shape=record,label="{%39:\l\l  %40 = load i64, i64* %7, align 8, !dbg !885, !tbaa !859\l  %41 = icmp eq i64 %40, 2, !dbg !886\l  br i1 %41, label %42, label %52, !dbg !887\l|{<s0>T|<s1>F}}"];
	Node0x1f7c670:s0 -> Node0x1f7c6c0;
	Node0x1f7c670:s1 -> Node0x1f7c7b0;
	Node0x1f7c6c0 [shape=record,label="{%42:\l\l  %43 = bitcast i64* %8 to i8*, !dbg !888\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %43) #11, !dbg !888\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !846, metadata\l... !DIExpression()), !dbg !889\l  %44 = call i64 @num_processors_via_affinity_mask(), !dbg !890\l  store i64 %44, i64* %8, align 8, !dbg !889, !tbaa !859\l  %45 = load i64, i64* %8, align 8, !dbg !891, !tbaa !859\l  %46 = load i64, i64* %7, align 8, !dbg !893, !tbaa !859\l  %47 = icmp ugt i64 %45, %46, !dbg !894\l  br i1 %47, label %48, label %50, !dbg !895\l|{<s0>T|<s1>F}}"];
	Node0x1f7c6c0:s0 -> Node0x1f7c710;
	Node0x1f7c6c0:s1 -> Node0x1f7c760;
	Node0x1f7c710 [shape=record,label="{%48:\l\l  %49 = load i64, i64* %8, align 8, !dbg !896, !tbaa !859\l  store i64 %49, i64* %7, align 8, !dbg !897, !tbaa !859\l  br label %50, !dbg !898\l}"];
	Node0x1f7c710 -> Node0x1f7c760;
	Node0x1f7c760 [shape=record,label="{%50:\l\l  %51 = bitcast i64* %8 to i8*, !dbg !899\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %51) #11, !dbg !899\l  br label %52, !dbg !900\l}"];
	Node0x1f7c760 -> Node0x1f7c7b0;
	Node0x1f7c7b0 [shape=record,label="{%52:\l\l  %53 = load i64, i64* %7, align 8, !dbg !901, !tbaa !859\l  %54 = icmp sgt i64 %53, 0, !dbg !903\l  br i1 %54, label %55, label %57, !dbg !904\l|{<s0>T|<s1>F}}"];
	Node0x1f7c7b0:s0 -> Node0x1f7c800;
	Node0x1f7c7b0:s1 -> Node0x1f7c850;
	Node0x1f7c800 [shape=record,label="{%55:\l\l  %56 = load i64, i64* %7, align 8, !dbg !905, !tbaa !859\l  store i64 %56, i64* %2, align 8, !dbg !906\l  store i32 1, i32* %5, align 4\l  br label %58, !dbg !906\l}"];
	Node0x1f7c800 -> Node0x1f7c8a0;
	Node0x1f7c850 [shape=record,label="{%57:\l\l  store i32 0, i32* %5, align 4, !dbg !907\l  br label %58, !dbg !907\l}"];
	Node0x1f7c850 -> Node0x1f7c8a0;
	Node0x1f7c8a0 [shape=record,label="{%58:\l\l  %59 = bitcast i64* %7 to i8*, !dbg !907\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %59) #11, !dbg !907\l  %60 = load i32, i32* %5, align 4\l  switch i32 %60, label %65 [\l    i32 0, label %61\l    i32 1, label %63\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x1f7c8a0:s0 -> Node0x1f7c9e0;
	Node0x1f7c8a0:s1 -> Node0x1f7c8f0;
	Node0x1f7c8a0:s2 -> Node0x1f7c990;
	Node0x1f7c8f0 [shape=record,label="{%61:\l\l  br label %62\l}"];
	Node0x1f7c8f0 -> Node0x1f7c940;
	Node0x1f7c940 [shape=record,label="{%62:\l\l  store i64 1, i64* %2, align 8, !dbg !908\l  br label %63, !dbg !908\l}"];
	Node0x1f7c940 -> Node0x1f7c990;
	Node0x1f7c990 [shape=record,label="{%63:\l\l  %64 = load i64, i64* %2, align 8, !dbg !909\l  ret i64 %64, !dbg !909\l}"];
	Node0x1f7c9e0 [shape=record,label="{%65:\l\l  unreachable\l}"];
}
