// Seed: 1591611989
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  logic id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wand id_2,
    output supply1 id_3,
    output wand id_4
);
  wire id_6;
  wire [{  -1  ,  1 'd0 } : ""] id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_0.type_5 = 0;
endmodule
