#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 15 10:11:47 2025
# Process ID         : 14696
# Current directory  : D:/coding/computer_organization/exp/exp12_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13992 D:\coding\computer_organization\exp\exp12_2\exp12_2.xpr
# Log file           : D:/coding/computer_organization/exp/exp12_2/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp12_2\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 18253 MB
# Total Virtual      : 34622 MB
# Available Virtual  : 19864 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp12_2/exp12_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1282.449 ; gain = 145.523
open_bd_design {D:/coding/computer_organization/exp/exp12_2/exp12_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp12_2/exp12_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_1
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_0
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_1
Adding component instance block -- xilinx.com:module_ref:mux2_1_4bits:1.0 - mux2_1_4bits_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp12_2/exp12_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1426.102 ; gain = 109.625
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 15 10:15:45 2025...
