#ifndef  __GPADC_HW_H__
#define  __GPADC_HW_H__
//br52
#include "gpadc_hw_v10.h"
#include "generic/typedef.h"
#include "gpio.h"
#include "clock.h"
#include "asm/power_interface.h"

#define ADC_CH_MASK_TYPE_SEL	0xffff0000
#define ADC_CH_MASK_CH_SEL	    0x000000ff
#define ADC_CH_MASK_PMU_VBG_CH_SEL   0x0000ff00

#define ADC_CH_TYPE_BT     	(0x0<<16)
#define ADC_CH_TYPE_PMU    	(0x1<<16)
#define ADC_CH_TYPE_AUDIO  	(0x2<<16)
#define ADC_CH_TYPE_LPCTMU  (0x3<<16)
#define ADC_CH_TYPE_SYSPLL  (0x4<<16)
#define ADC_CH_TYPE_LRC200K (0x5<<16)
#define ADC_CH_TYPE_IO		(0x10<<16)

#define ADC_CH_BT_			(ADC_CH_TYPE_BT | 0x0)
#define ADC_CH_PMU_WBG04  	(ADC_CH_TYPE_PMU | (0x0<<8) | 0x0)//WBG04
#define ADC_CH_PMU_MBG08  	(ADC_CH_TYPE_PMU | (0x1<<8) | 0x0)//MBG08
#define ADC_CH_PMU_MBG04  	(ADC_CH_TYPE_PMU | (0x2<<8) | 0x0)//MBG04
#define ADC_CH_PMU_LVDVBG  	(ADC_CH_TYPE_PMU | (0x3<<8) | 0x0)//LVDVBG
#define ADC_CH_PMU_VSW  	(ADC_CH_TYPE_PMU | 0x1)
#define ADC_CH_PMU_PROGI	(ADC_CH_TYPE_PMU | 0x2)
#define ADC_CH_PMU_PROGF	(ADC_CH_TYPE_PMU | 0x3)
#define ADC_CH_PMU_VTEMP	(ADC_CH_TYPE_PMU | 0x4)
#define ADC_CH_PMU_VPWR_4 	(ADC_CH_TYPE_PMU | 0x5) //1/4vpwr
#define ADC_CH_PMU_VBAT_4 	(ADC_CH_TYPE_PMU | 0x6)  //1/4vbat
#define ADC_CH_PMU_VBAT_2	(ADC_CH_TYPE_PMU | 0x7)
#define ADC_CH_PMU_DCVDD18  (ADC_CH_TYPE_PMU | 0x8)
#define ADC_CH_PMU_VQPS  	(ADC_CH_TYPE_PMU | 0x9)
#define ADC_CH_PMU_DCVDD12	(ADC_CH_TYPE_PMU | 0xa)
#define ADC_CH_PMU_DVDD		(ADC_CH_TYPE_PMU | 0xb)
#define ADC_CH_PMU_DVDD2  	(ADC_CH_TYPE_PMU | 0xc)
#define ADC_CH_PMU_WVDD  	(ADC_CH_TYPE_PMU | 0xd)
#define ADC_CH_PMU_PVDD  	(ADC_CH_TYPE_PMU | 0xe)
#define ADC_CH_PMU_VRED_CH  (ADC_CH_TYPE_PMU | 0xf)
#define ADC_CH_PMU_VIN          (ADC_CH_TYPE_PMU | 0x10) //1/4vin
#define ADC_CH_PMU_VSW_DCVDD18  (ADC_CH_TYPE_PMU | 0x11)
#define ADC_CH_PMU_VSW_DVDD     (ADC_CH_TYPE_PMU | 0x12)
#define ADC_CH_PMU_VP17_DCVDD18 (ADC_CH_TYPE_PMU | 0x13)
#define ADC_CH_PMU_VP17_DVDD    (ADC_CH_TYPE_PMU | 0x14)
#define ADC_CH_PMU_VP17_DVDD12  (ADC_CH_TYPE_PMU | 0x15)
#define ADC_CH_PMU_VP17_BUF     (ADC_CH_TYPE_PMU | 0x16)
#define ADC_CH_PMU_GND0         (ADC_CH_TYPE_PMU | 0x17)
#define ADC_CH_PMU_GND1         (ADC_CH_TYPE_PMU | 0x18)
#define ADC_CH_PMU_GND2         (ADC_CH_TYPE_PMU | 0x19)
#define ADC_CH_PMU_SVDD         (ADC_CH_TYPE_PMU | 0x1a)
#define ADC_CH_PMU_RVDD         (ADC_CH_TYPE_PMU | 0x1b)
#define ADC_CH_PMU_RVDD2        (ADC_CH_TYPE_PMU | 0x1c)
#define ADC_CH_PMU_PVD_PORB_09V     (ADC_CH_TYPE_PMU | 0x1d)
#define ADC_CH_PMU_DVD_PORB_09V     (ADC_CH_TYPE_PMU | 0x1e)
#define ADC_CH_PMU_DVD2_PORB_09V    (ADC_CH_TYPE_PMU | 0x1f)

#define ADC_CH_AUDIO_MICLDO		(ADC_CH_TYPE_AUDIO | 0x0)
#define ADC_CH_AUDIO_MICBIASA	(ADC_CH_TYPE_AUDIO | 0x1)
#define ADC_CH_AUDIO_MICBIASB	(ADC_CH_TYPE_AUDIO | 0x2)
#define ADC_CH_AUDIO_MICBIASC	(ADC_CH_TYPE_AUDIO | 0x3)
#define ADC_CH_AUDIO_AIN_AP0	(ADC_CH_TYPE_AUDIO | 0x4)
#define ADC_CH_AUDIO_AIN_AN0	(ADC_CH_TYPE_AUDIO | 0x5)
#define ADC_CH_AUDIO_AIN_BP0	(ADC_CH_TYPE_AUDIO | 0x6)
#define ADC_CH_AUDIO_AIN_BN0	(ADC_CH_TYPE_AUDIO | 0x7)
#define ADC_CH_AUDIO_AIN_CP0	(ADC_CH_TYPE_AUDIO | 0x8)
#define ADC_CH_AUDIO_AIN_CN0	(ADC_CH_TYPE_AUDIO | 0x9)
#define ADC_CH_AUDIO_BUFA		(ADC_CH_TYPE_AUDIO | 0xa)
#define ADC_CH_AUDIO_BUFB		(ADC_CH_TYPE_AUDIO | 0xb)
#define ADC_CH_AUDIO_BUFC		(ADC_CH_TYPE_AUDIO | 0xc)
#define ADC_CH_AUDIO_ADCLDO0	(ADC_CH_TYPE_AUDIO | 0xd)
#define ADC_CH_AUDIO_ADCLDO1	(ADC_CH_TYPE_AUDIO | 0xe)
#define ADC_CH_AUDIO_ADCLDO2	(ADC_CH_TYPE_AUDIO | 0xf)
#define ADC_CH_AUDIO_QTREF0		(ADC_CH_TYPE_AUDIO | 0x10)
#define ADC_CH_AUDIO_QTREF1		(ADC_CH_TYPE_AUDIO | 0x11)
#define ADC_CH_AUDIO_QTREF2		(ADC_CH_TYPE_AUDIO | 0x12)
#define ADC_CH_AUDIO_QTVDD0		(ADC_CH_TYPE_AUDIO | 0x13)
#define ADC_CH_AUDIO_QTVDD1		(ADC_CH_TYPE_AUDIO | 0x14)
#define ADC_CH_AUDIO_QTVDD2		(ADC_CH_TYPE_AUDIO | 0x15)
#define ADC_CH_AUDIO_CKVDD		(ADC_CH_TYPE_AUDIO | 0x16)
#define ADC_CH_AUDIO_LDACVDD	(ADC_CH_TYPE_AUDIO | 0x17)
#define ADC_CH_AUDIO_RDACVDD	(ADC_CH_TYPE_AUDIO | 0x18)
// #define ADC_CH_AUDIO_HPVDD  	(ADC_CH_TYPE_AUDIO | 0x19)  //NULL
#define ADC_CH_AUDIO_DACLP  	(ADC_CH_TYPE_AUDIO | 0x1a)
#define ADC_CH_AUDIO_DACLN	    (ADC_CH_TYPE_AUDIO | 0x1b)
#define ADC_CH_AUDIO_DACRP  	(ADC_CH_TYPE_AUDIO | 0x1c)
#define ADC_CH_AUDIO_DACRN	    (ADC_CH_TYPE_AUDIO | 0x1d)
#define ADC_CH_AUDIO_FIFVDD	    (ADC_CH_TYPE_AUDIO | 0x1e)
#define ADC_CH_AUDIO_VCM    	(ADC_CH_TYPE_AUDIO | 0x1f)
#define ADC_CH_AUDIO_IRP5U  	(ADC_CH_TYPE_AUDIO | 0x20)

#define ADC_CH_LPCTMU_		(ADC_CH_TYPE_LPCTMU | 0x0)
#define ADC_CH_SYSPLL_	    (ADC_CH_TYPE_SYSPLL | 0x0)
#define ADC_CH_LRC200K_     (ADC_CH_TYPE_LRC200K | 0x0)

#define ADC_CH_IO_PB0       (ADC_CH_TYPE_IO | 0x0)
#define ADC_CH_IO_PB1       (ADC_CH_TYPE_IO | 0x1)
#define ADC_CH_IO_PB2       (ADC_CH_TYPE_IO | 0x2)
#define ADC_CH_IO_PB3       (ADC_CH_TYPE_IO | 0x3)
#define ADC_CH_IO_PB4       (ADC_CH_TYPE_IO | 0x4)
#define ADC_CH_IO_PB5       (ADC_CH_TYPE_IO | 0x5)
#define ADC_CH_IO_PA0       (ADC_CH_TYPE_IO | 0x6)
#define ADC_CH_IO_PC1       (ADC_CH_TYPE_IO | 0x7)
#define ADC_CH_IO_PC2       (ADC_CH_TYPE_IO | 0x8)
#define ADC_CH_IO_PC3       (ADC_CH_TYPE_IO | 0x9)
#define ADC_CH_IO_PC4       (ADC_CH_TYPE_IO | 0xA)
#define ADC_CH_IO_PC5       (ADC_CH_TYPE_IO | 0xB)
#define ADC_CH_IO_PC6       (ADC_CH_TYPE_IO | 0xC)
#define ADC_CH_IO_PC7       (ADC_CH_TYPE_IO | 0xD)
#define ADC_CH_IO_DP        (ADC_CH_TYPE_IO | 0xE)
#define ADC_CH_IO_DM        (ADC_CH_TYPE_IO | 0xF)

enum AD_CH {
    AD_CH_BT = ADC_CH_BT_,

    AD_CH_PMU_WBG04 = ADC_CH_PMU_WBG04,
    AD_CH_PMU_MBG08 = ADC_CH_PMU_MBG08,
    AD_CH_PMU_MBG04 = ADC_CH_PMU_MBG04,
    AD_CH_PMU_LVDVBG = ADC_CH_PMU_LVDVBG,

    AD_CH_PMU_VSW = ADC_CH_PMU_VSW,
    AD_CH_PMU_PROGI,
    AD_CH_PMU_PROGF,
    AD_CH_PMU_VTEMP,
    AD_CH_PMU_VPWR_4,
    AD_CH_PMU_VBAT_4,
    AD_CH_PMU_VBAT_2,
    AD_CH_PMU_DCVDD18,
    AD_CH_PMU_VQPS,
    AD_CH_PMU_DCVDD12,
    AD_CH_PMU_DVDD,
    AD_CH_PMU_DVDD2,
    AD_CH_PMU_WVDD,
    AD_CH_PMU_PVDD,
    AD_CH_PMU_VRED_CH,
    AD_CH_PMU_VIN,
    AD_CH_PMU_VSW_DCVDD18,
    AD_CH_PMU_VSW_DVDD,
    AD_CH_PMU_VP17_DCVDD18,
    AD_CH_PMU_VP17_DVDD,
    AD_CH_PMU_VP17_DVDD12,
    AD_CH_PMU_VP17_BUF,
    AD_CH_PMU_GND0,
    AD_CH_PMU_GND1,
    AD_CH_PMU_GND2,
    AD_CH_PMU_SVDD,
    AD_CH_PMU_RVDD,
    AD_CH_PMU_RVDD2,
    AD_CH_PMU_PVD_PORB_09V,
    AD_CH_PMU_DVD_PORB_09V,
    AD_CH_PMU_DVD2_PORB_09V,

    AD_CH_AUDIO = ADC_CH_AUDIO_MICBIASA, //该宏定义非法, 防止编译报错
    AD_CH_AUDIO_MICBIASA = ADC_CH_AUDIO_MICBIASA,
    AD_CH_AUDIO_MICBIASB,
    AD_CH_AUDIO_MICBIASC,
    AD_CH_AUDIO_MICBIASD,
    AD_CH_AUDIO_MICBIASE,
    AD_CH_AUDIO_MICLDO,
    AD_CH_AUDIO_ADCLDO0,
    AD_CH_AUDIO_ADCLDO1,
    AD_CH_AUDIO_FIFLDO,
    AD_CH_AUDIO_BUFP,
    AD_CH_AUDIO_AIN_AP0,
    AD_CH_AUDIO_AIN_AN0,
    AD_CH_AUDIO_AIN_BP0,
    AD_CH_AUDIO_AIN_BN0,
    AD_CH_AUDIO_AIN_CP0,
    AD_CH_AUDIO_AIN_CN0,
    AD_CH_AUDIO_AIN_DP0,
    AD_CH_AUDIO_AIN_DN0,
    AD_CH_AUDIO_AIN_EP0,
    AD_CH_AUDIO_AIN_EN0,
    AD_CH_AUDIO_BUFA,
    AD_CH_AUDIO_BUFB,
    AD_CH_AUDIO_BUFC,
    AD_CH_AUDIO_BUFD,
    AD_CH_AUDIO_BUFE,
    AD_CH_AUDIO_LDACVDD,
    AD_CH_AUDIO_RDACVDD,
    AD_CH_AUDIO_HPVDD,
    AD_CH_AUDIO_DACLP,
    AD_CH_AUDIO_DACLN,
    AD_CH_AUDIO_DACRP,
    AD_CH_AUDIO_DACRN,
    AD_CH_AUDIO_FIFVDD,
    AD_CH_AUDIO_VCM,
    AD_CH_AUDIO_IRP5U,

    AD_CH_LPCTMU = ADC_CH_LPCTMU_,

    AD_CH_SYSPLL = ADC_CH_SYSPLL_,

    AD_CH_LRC200K = ADC_CH_LRC200K_,

    AD_CH_IO_PB0 = ADC_CH_IO_PB0,
    AD_CH_IO_PB1,
    AD_CH_IO_PB2,
    AD_CH_IO_PB3,
    AD_CH_IO_PB4,
    AD_CH_IO_PB5,
    AD_CH_IO_PA0,
    AD_CH_IO_PC1,
    AD_CH_IO_PC2,
    AD_CH_IO_PC3,
    AD_CH_IO_PC4,
    AD_CH_IO_PC5,
    AD_CH_IO_PC6,
    AD_CH_IO_PC7,
    AD_CH_IO_DP,
    AD_CH_IO_DM,

    AD_CH_IOVDD = ADC_CH_TYPE_IO | 0xffff,
};

#define     ADC_VBG_CENTER        800
#define     ADC_VBG_TRIM_STEP     0
#define     ADC_VBG_DATA_WIDTH    0

//防编译报错
extern const u8 gpadc_battery_mode;
extern const u32 gpadc_ch_power;
extern const u8 gpadc_ch_power_div;
extern const u8 gpadc_power_supply_mode;
#define AD_CH_PMU_VBG   AD_CH_PMU_MBG08
#define AD_CH_LDOREF    AD_CH_PMU_VBG
#define AD_CH_PMU_VPWR   AD_CH_PMU_VPWR_4
#define AD_CH_PMU_VBAT  gpadc_ch_power
#define AD_CH_PMU_VBAT_DIV  gpadc_ch_power_div


#define ADC_PMU_PMUTS_OE(x)         SFR(P3_PMU_ADC0, 6, 1, x)
#define ADC_PMU_VBG_TEST_SEL(x)     SFR(P3_PMU_ADC0, 4, 2, x)
#define ADC_PMU_VBG_TEST_EN(x)      SFR(P3_PMU_ADC0, 3, 1, x)
#define ADC_PMU_VBG_BUFFER_EN(x)    SFR(P3_PMU_ADC0, 2, 1, x)
#define ADC_PMU_VBG_TEST_OE(x)      SFR(P3_PMU_ADC0, 1, 1, x)
#define ADC_PMU_TOADC_EN(x)         SFR(P3_PMU_ADC0, 0, 1, x)
#define ADC_PMU_CHANNEL_ADC(x)      SFR(P3_PMU_ADC1, 0, 5, x) //CHANNEL_ADC_S
#define ADC_PMU_CH_CLOSE()  {   ADC_PMU_TOADC_EN(0);\
                                ADC_PMU_VBG_TEST_OE(0);\
                                ADC_PMU_VBG_TEST_EN(0);\
                            }

//ADC_CON寄存器差异部分
// #define GPADC_CON_RESERVED  26 //bit26~bit31
#define GPADC_CON_ADC_ISEL      24
#define GPADC_CON_ADC_ISEL_      2
#define GPADC_CON_ADC_MUX_SEL   21
#define GPADC_CON_ADC_MUX_SEL_  3
#define GPADC_CON_ADC_ASEL      18
#define GPADC_CON_ADC_ASEL_     3

#endif  /*GPADC_HW_H*/
