

================================================================
== Vivado HLS Report for 'parta1_5'
================================================================
* Date:           Thu Oct  4 23:38:25 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.060|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col_for_common  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	9  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @parta1_5_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 20 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 21 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 22 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %nC_read to i64"   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %nA_read to i64"   --->   Operation 24 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast4, %cast"   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [PartA/parta1_5.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %4 ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %4 ]"   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul to i15"   --->   Operation 29 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i38 %phi_mul to i64"   --->   Operation 30 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartA/parta1_5.cpp:7]   --->   Operation 32 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mC_read" [PartA/parta1_5.cpp:7]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartA/parta1_5.cpp:7]   --->   Operation 34 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %5" [PartA/parta1_5.cpp:7]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [PartA/parta1_5.cpp:8]   --->   Operation 36 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7) nounwind" [PartA/parta1_5.cpp:8]   --->   Operation 37 'specregionbegin' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %phi_mul_cast" [PartA/parta1_5.cpp:10]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %phi_mul_cast" [PartA/parta1_5.cpp:9]   --->   Operation 39 'getelementptr' 'C_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:9]   --->   Operation 40 'specinterface' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:10]   --->   Operation 41 'specinterface' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [PartA/parta1_5.cpp:11]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [PartA/parta1_5.cpp:21]   --->   Operation 43 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %2 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %2 ], [ %tmp_3_mid2_v, %.reset ]" [PartA/parta1_5.cpp:16]   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %2 ], [ %k_1, %.reset ]"   --->   Operation 46 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartA/parta1_5.cpp:14]   --->   Operation 48 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %k_cast, %nA_read" [PartA/parta1_5.cpp:14]   --->   Operation 49 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 50 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 51 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset"   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.52ns)   --->   "%j_1 = add i31 1, %j" [PartA/parta1_5.cpp:11]   --->   Operation 53 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.73ns)   --->   "%k_mid2 = select i1 %tmp_5, i31 %k, i31 0" [PartA/parta1_5.cpp:14]   --->   Operation 54 'select' 'k_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%tmp_3_mid2_v = select i1 %tmp_5, i31 %j, i31 %j_1" [PartA/parta1_5.cpp:16]   --->   Operation 55 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i31 %tmp_3_mid2_v to i15" [PartA/parta1_5.cpp:16]   --->   Operation 56 'trunc' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i31 %k_mid2 to i15" [PartA/parta1_5.cpp:17]   --->   Operation 57 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 58 [1/1] (6.38ns)   --->   "%tmp_3 = mul i15 100, %tmp_2" [PartA/parta1_5.cpp:16]   --->   Operation 58 'mul' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (1.94ns)   --->   "%tmp_9 = add i15 %tmp_1, %tmp_2" [PartA/parta1_5.cpp:17]   --->   Operation 59 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i15 %tmp_9 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 60 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_9_cast" [PartA/parta1_5.cpp:17]   --->   Operation 61 'getelementptr' 'C_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k_mid2" [PartA/parta1_5.cpp:14]   --->   Operation 62 'add' 'k_1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i15 %tmp_3 to i64" [PartA/parta1_5.cpp:16]   --->   Operation 63 'sext' 'tmp_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_3_cast" [PartA/parta1_5.cpp:16]   --->   Operation 64 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_addr, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:16]   --->   Operation 65 'specinterface' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.94ns)   --->   "%tmp_10 = add i15 %tmp_1, %tmp_6" [PartA/parta1_5.cpp:17]   --->   Operation 66 'add' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i15 %tmp_10 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 67 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_10_cast" [PartA/parta1_5.cpp:17]   --->   Operation 68 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.94ns)   --->   "%tmp_11 = add i15 %tmp_3, %tmp_6" [PartA/parta1_5.cpp:17]   --->   Operation 69 'add' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i15 %tmp_11 to i64" [PartA/parta1_5.cpp:17]   --->   Operation 70 'sext' 'tmp_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_11_cast" [PartA/parta1_5.cpp:17]   --->   Operation 71 'getelementptr' 'B_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 72 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 73 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 74 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 75 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 76 [1/1] (8.51ns)   --->   "%tmp_7 = mul nsw i32 %B_load, %A_load" [PartA/parta1_5.cpp:17]   --->   Operation 76 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 77 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 9.06>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 78 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @for_c_col_for_common)"   --->   Operation 79 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [PartA/parta1_5.cpp:13]   --->   Operation 80 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str411) nounwind" [PartA/parta1_5.cpp:15]   --->   Operation 81 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str411) nounwind" [PartA/parta1_5.cpp:15]   --->   Operation 82 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 83 'load' 'C_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %tmp_7, %C_load" [PartA/parta1_5.cpp:17]   --->   Operation 84 'add' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %C_addr_1, align 4" [PartA/parta1_5.cpp:17]   --->   Operation 85 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str411, i32 %tmp_s) nounwind" [PartA/parta1_5.cpp:18]   --->   Operation 86 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [PartA/parta1_5.cpp:14]   --->   Operation 87 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp_4) nounwind" [PartA/parta1_5.cpp:20]   --->   Operation 88 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %1" [PartA/parta1_5.cpp:7]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'nC' [20]  (0 ns)
	'mul' operation ('bound') [25]  (8.51 ns)

 <State 2>: 2.8ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [29]  (0 ns)
	'add' operation ('next_mul') [32]  (2.8 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [46]  (0 ns)
	'add' operation ('indvar_flatten_next') [53]  (3.52 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_3', PartA/parta1_5.cpp:16) [63]  (6.38 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_10', PartA/parta1_5.cpp:17) [73]  (1.94 ns)
	'getelementptr' operation ('A_addr_1', PartA/parta1_5.cpp:17) [75]  (0 ns)
	'load' operation ('A_load', PartA/parta1_5.cpp:17) on array 'A' [79]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', PartA/parta1_5.cpp:17) on array 'A' [79]  (3.25 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7', PartA/parta1_5.cpp:17) [81]  (8.51 ns)

 <State 8>: 9.06ns
The critical path consists of the following:
	'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C' [82]  (3.25 ns)
	'add' operation ('tmp_8', PartA/parta1_5.cpp:17) [83]  (2.55 ns)
	'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' [84]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
