Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:12:14 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.534        0.000                      0                11057        0.037        0.000                      0                11057        2.927        0.000                       0                  5111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.534        0.000                      0                11057        0.037        0.000                      0                11057        2.927        0.000                       0                  5111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.206ns (27.119%)  route 3.241ns (72.881%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.368     3.025    A0_0/A0_0_addr0[1]
    SLICE_X33Y106        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.174 r  A0_0/out[28]_i_18/O
                         net (fo=1, routed)           0.011     3.185    A0_0/out[28]_i_18_n_0
    SLICE_X33Y106        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.261 r  A0_0/out_reg[28]_i_8/O
                         net (fo=1, routed)           0.000     3.261    A0_0/mem[28]
    SLICE_X33Y106        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.288 r  A0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.333     3.621    A0_0/out_reg[28]_i_3_n_0
    SLICE_X30Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.770 r  A0_0/out[28]_i_2/O
                         net (fo=2, routed)           0.555     4.325    fsm6/A0_0_read_data[14]
    SLICE_X27Y86         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     4.423 r  fsm6/out[28]_i_1/O
                         net (fo=1, routed)           0.059     4.482    A_sh_read0_0/D[28]
    SLICE_X27Y86         FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y86         FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y86         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.200ns (27.366%)  route 3.185ns (72.634%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X27Y47         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.226     0.357    fsm9/done_reg4_out
    SLICE_X26Y47         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.525 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=6, routed)           0.156     0.681    fsm8/out_reg[0]_8
    SLICE_X27Y47         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     0.829 r  fsm8/y_int0_write_en_INST_0_i_1/O
                         net (fo=10, routed)          0.062     0.891    fsm7/out_reg[0]_5
    SLICE_X27Y46         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     0.929 f  fsm7/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.129     1.058    fsm7/out_reg[0]_2
    SLICE_X26Y46         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.207 f  fsm7/out[31]_i_3__2/O
                         net (fo=41, routed)          0.511     1.718    fsm/mem_reg[0][7][0]_0
    SLICE_X23Y48         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.816 r  fsm/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.012     2.828    B0_0/B0_0_addr0[0]
    SLICE_X30Y13         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     2.977 r  B0_0/out[15]_i_22__0/O
                         net (fo=1, routed)           0.011     2.988    B0_0/out[15]_i_22__0_n_0
    SLICE_X30Y13         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.064 r  B0_0/out_reg[15]_i_10__0/O
                         net (fo=1, routed)           0.000     3.064    B0_0/out_reg[15]_i_10__0_n_0
    SLICE_X30Y13         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.091 r  B0_0/out_reg[15]_i_4__0/O
                         net (fo=1, routed)           0.296     3.387    B0_0/out_reg[15]_i_4__0_n_0
    SLICE_X29Y18         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.538 r  B0_0/out[15]_i_2__0/O
                         net (fo=2, routed)           0.722     4.260    B_read0_0/B0_0_read_data[15]
    SLICE_X22Y45         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.360 r  B_read0_0/out[15]_i_1__2/O
                         net (fo=1, routed)           0.060     4.420    B_read0_0/B_read0_0_in[15]
    SLICE_X22Y45         FDRE                                         r  B_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    B_read0_0/clk
    SLICE_X22Y45         FDRE                                         r  B_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y45         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.121ns (25.652%)  route 3.249ns (74.348%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.483     3.140    A0_0/A0_0_addr0[1]
    SLICE_X18Y109        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.240 r  A0_0/out[18]_i_17/O
                         net (fo=1, routed)           0.010     3.250    A0_0/out[18]_i_17_n_0
    SLICE_X18Y109        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.325 r  A0_0/out_reg[18]_i_8/O
                         net (fo=1, routed)           0.000     3.325    A0_0/mem[18]
    SLICE_X18Y109        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.352 r  A0_0/out_reg[18]_i_3/O
                         net (fo=1, routed)           0.369     3.721    A0_0/out_reg[18]_i_3_n_0
    SLICE_X21Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.870 r  A0_0/out[18]_i_2/O
                         net (fo=2, routed)           0.415     4.285    fsm/A0_0_read_data[18]
    SLICE_X21Y89         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     4.348 r  fsm/out[18]_i_1__0/O
                         net (fo=1, routed)           0.057     4.405    A_int_read0_0/D[18]
    SLICE_X21Y89         FDRE                                         r  A_int_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    A_int_read0_0/clk
    SLICE_X21Y89         FDRE                                         r  A_int_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y89         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_int_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.200ns (27.631%)  route 3.143ns (72.369%))
  Logic Levels:           10  (LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X27Y47         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.226     0.357    fsm9/done_reg4_out
    SLICE_X26Y47         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.525 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=6, routed)           0.156     0.681    fsm8/out_reg[0]_8
    SLICE_X27Y47         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     0.829 r  fsm8/y_int0_write_en_INST_0_i_1/O
                         net (fo=10, routed)          0.062     0.891    fsm7/out_reg[0]_5
    SLICE_X27Y46         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     0.929 f  fsm7/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.129     1.058    fsm7/out_reg[0]_2
    SLICE_X26Y46         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.207 f  fsm7/out[31]_i_3__2/O
                         net (fo=41, routed)          0.511     1.718    fsm/mem_reg[0][7][0]_0
    SLICE_X23Y48         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.816 r  fsm/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.012     2.828    B0_0/B0_0_addr0[0]
    SLICE_X30Y13         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     2.977 r  B0_0/out[15]_i_22__0/O
                         net (fo=1, routed)           0.011     2.988    B0_0/out[15]_i_22__0_n_0
    SLICE_X30Y13         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.064 r  B0_0/out_reg[15]_i_10__0/O
                         net (fo=1, routed)           0.000     3.064    B0_0/out_reg[15]_i_10__0_n_0
    SLICE_X30Y13         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.091 r  B0_0/out_reg[15]_i_4__0/O
                         net (fo=1, routed)           0.296     3.387    B0_0/out_reg[15]_i_4__0_n_0
    SLICE_X29Y18         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.538 r  B0_0/out[15]_i_2__0/O
                         net (fo=2, routed)           0.672     4.210    B_sh_read0_0/B0_0_read_data[15]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     4.310 r  B_sh_read0_0/out[15]_i_1__3/O
                         net (fo=1, routed)           0.068     4.378    B_sh_read0_0/B_sh_read0_0_in[15]
    SLICE_X24Y47         FDRE                                         r  B_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X24Y47         FDRE                                         r  B_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y47         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.087ns (25.040%)  route 3.254ns (74.960%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.483     3.140    A0_0/A0_0_addr0[1]
    SLICE_X18Y105        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.289 r  A0_0/out[13]_i_30/O
                         net (fo=1, routed)           0.011     3.300    A0_0/out[13]_i_30_n_0
    SLICE_X18Y105        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.376 r  A0_0/out_reg[13]_i_14/O
                         net (fo=1, routed)           0.000     3.376    A0_0/out_reg[13]_i_14_n_0
    SLICE_X18Y105        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.403 r  A0_0/out_reg[13]_i_6/O
                         net (fo=1, routed)           0.360     3.763    A0_0/out_reg[13]_i_6_n_0
    SLICE_X22Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.827 r  A0_0/out[13]_i_2/O
                         net (fo=2, routed)           0.425     4.252    fsm6/A0_0_read_data[8]
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.316 r  fsm6/out[13]_i_1/O
                         net (fo=1, routed)           0.060     4.376    A_sh_read0_0/D[13]
    SLICE_X22Y82         FDRE                                         r  A_sh_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y82         FDRE                                         r  A_sh_read0_0/out_reg[13]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y82         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.164ns (26.826%)  route 3.175ns (73.174%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X27Y47         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.226     0.357    fsm9/done_reg4_out
    SLICE_X26Y47         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.525 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=6, routed)           0.156     0.681    fsm8/out_reg[0]_8
    SLICE_X27Y47         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     0.829 r  fsm8/y_int0_write_en_INST_0_i_1/O
                         net (fo=10, routed)          0.062     0.891    fsm7/out_reg[0]_5
    SLICE_X27Y46         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     0.929 f  fsm7/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.129     1.058    fsm7/out_reg[0]_2
    SLICE_X26Y46         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.207 f  fsm7/out[31]_i_3__2/O
                         net (fo=41, routed)          0.511     1.718    fsm/mem_reg[0][7][0]_0
    SLICE_X23Y48         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.816 r  fsm/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.604     2.420    B0_0/B0_0_addr0[0]
    SLICE_X33Y45         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     2.520 r  B0_0/out[10]_i_25__0/O
                         net (fo=1, routed)           0.010     2.530    B0_0/out[10]_i_25__0_n_0
    SLICE_X33Y45         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     2.605 r  B0_0/out_reg[10]_i_12__0/O
                         net (fo=1, routed)           0.000     2.605    B0_0/out_reg[10]_i_12__0_n_0
    SLICE_X33Y45         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.632 r  B0_0/out_reg[10]_i_5__0/O
                         net (fo=1, routed)           0.711     3.343    B0_0/out_reg[10]_i_5__0_n_0
    SLICE_X27Y18         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.492 r  B0_0/out[10]_i_2__0/O
                         net (fo=2, routed)           0.708     4.200    B_read0_0/B0_0_read_data[10]
    SLICE_X21Y45         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     4.316 r  B_read0_0/out[10]_i_1__2/O
                         net (fo=1, routed)           0.058     4.374    B_read0_0/B_read0_0_in[10]
    SLICE_X21Y45         FDRE                                         r  B_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.024     7.024    B_read0_0/clk
    SLICE_X21Y45         FDRE                                         r  B_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    B_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.204ns (27.793%)  route 3.128ns (72.207%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.321     1.540    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.654 r  i01/mem[7][7][31]_i_4__0/O
                         net (fo=576, routed)         1.269     2.923    A0_0/A0_0_addr0[0]
    SLICE_X34Y98         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.097 r  A0_0/out[21]_i_20/O
                         net (fo=1, routed)           0.023     3.120    A0_0/out[21]_i_20_n_0
    SLICE_X34Y98         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.202 r  A0_0/out_reg[21]_i_9/O
                         net (fo=1, routed)           0.000     3.202    A0_0/out_reg[21]_i_9_n_0
    SLICE_X34Y98         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.232 r  A0_0/out_reg[21]_i_4/O
                         net (fo=1, routed)           0.443     3.675    A0_0/out_reg[21]_i_4_n_0
    SLICE_X30Y92         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.824 r  A0_0/out[21]_i_2/O
                         net (fo=2, routed)           0.421     4.245    mult_pipe0/A0_0_read_data[10]
    SLICE_X27Y85         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     4.309 r  mult_pipe0/out[21]_i_1/O
                         net (fo=1, routed)           0.058     4.367    A_sh_read0_0/D[21]
    SLICE_X27Y85         FDRE                                         r  A_sh_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y85         FDRE                                         r  A_sh_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y85         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.122ns (25.960%)  route 3.200ns (74.040%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.483     3.140    A0_0/A0_0_addr0[1]
    SLICE_X18Y109        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.240 r  A0_0/out[18]_i_17/O
                         net (fo=1, routed)           0.010     3.250    A0_0/out[18]_i_17_n_0
    SLICE_X18Y109        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.325 r  A0_0/out_reg[18]_i_8/O
                         net (fo=1, routed)           0.000     3.325    A0_0/mem[18]
    SLICE_X18Y109        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.352 r  A0_0/out_reg[18]_i_3/O
                         net (fo=1, routed)           0.369     3.721    A0_0/out_reg[18]_i_3_n_0
    SLICE_X21Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.870 r  A0_0/out[18]_i_2/O
                         net (fo=2, routed)           0.363     4.233    fsm6/A0_0_read_data[10]
    SLICE_X22Y86         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     4.297 r  fsm6/out[18]_i_1/O
                         net (fo=1, routed)           0.060     4.357    A_sh_read0_0/D[18]
    SLICE_X22Y86         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y86         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y86         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.182ns (27.418%)  route 3.129ns (72.582%))
  Logic Levels:           10  (LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.293     2.950    A0_0/A0_0_addr0[1]
    SLICE_X24Y110        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.097 r  A0_0/out[19]_i_24/O
                         net (fo=1, routed)           0.023     3.120    A0_0/out[19]_i_24_n_0
    SLICE_X24Y110        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.202 r  A0_0/out_reg[19]_i_11/O
                         net (fo=1, routed)           0.000     3.202    A0_0/out_reg[19]_i_11_n_0
    SLICE_X24Y110        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.232 r  A0_0/out_reg[19]_i_5/O
                         net (fo=1, routed)           0.441     3.673    A0_0/out_reg[19]_i_5_n_0
    SLICE_X21Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.789 r  A0_0/out[19]_i_2/O
                         net (fo=2, routed)           0.403     4.192    mult_pipe0/A0_0_read_data[8]
    SLICE_X22Y85         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.292 r  mult_pipe0/out[19]_i_1/O
                         net (fo=1, routed)           0.054     4.346    A_sh_read0_0/D[19]
    SLICE_X22Y85         FDRE                                         r  A_sh_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y85         FDRE                                         r  A_sh_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y85         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.320ns (30.641%)  route 2.988ns (69.359%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    fsm9/clk
    SLICE_X26Y45         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.202     0.333    fsm9/fsm9_out[0]
    SLICE_X26Y44         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     0.511 f  fsm9/out[0]_i_2__9/O
                         net (fo=6, routed)           0.141     0.652    fsm5/out_reg[0]_5
    SLICE_X24Y44         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.831 f  fsm5/out[3]_i_3__2/O
                         net (fo=13, routed)          0.121     0.952    fsm5/out[3]_i_3__2_n_0
    SLICE_X23Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     1.052 f  fsm5/out[0]_i_2__7/O
                         net (fo=16, routed)          0.129     1.181    fsm4/done_reg_7
    SLICE_X23Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.219 r  fsm4/out[31]_i_3__0/O
                         net (fo=41, routed)          0.322     1.541    i01/mem_reg[0][7][0]_1
    SLICE_X26Y49         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     1.657 r  i01/mem[7][7][31]_i_5__0/O
                         net (fo=576, routed)         1.415     3.072    A0_0/A0_0_addr0[1]
    SLICE_X18Y103        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.221 r  A0_0/out[12]_i_30/O
                         net (fo=1, routed)           0.011     3.232    A0_0/out[12]_i_30_n_0
    SLICE_X18Y103        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.308 r  A0_0/out_reg[12]_i_14/O
                         net (fo=1, routed)           0.000     3.308    A0_0/out_reg[12]_i_14_n_0
    SLICE_X18Y103        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.335 r  A0_0/out_reg[12]_i_6/O
                         net (fo=1, routed)           0.267     3.602    A0_0/out_reg[12]_i_6_n_0
    SLICE_X20Y104        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.784 r  A0_0/out[12]_i_2/O
                         net (fo=2, routed)           0.320     4.104    fsm/A0_0_read_data[12]
    SLICE_X21Y89         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.283 r  fsm/out[12]_i_1__0/O
                         net (fo=1, routed)           0.060     4.343    A_int_read0_0/D[12]
    SLICE_X21Y89         FDRE                                         r  A_int_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.025     7.025    A_int_read0_0/clk
    SLICE_X21Y89         FDRE                                         r  A_int_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y89         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_int_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  2.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X24Y83         FDRE                                         r  A_int_read0_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[20]/Q
                         net (fo=65, routed)          0.051     0.103    A0_0/Q[20]
    SLICE_X24Y83         FDRE                                         r  A0_0/mem_reg[7][2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    A0_0/clk
    SLICE_X24Y83         FDRE                                         r  A0_0/mem_reg[7][2][20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y83         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[7][2][20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg10/clk
    SLICE_X23Y45         FDRE                                         r  par_done_reg10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg10/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm5/par_done_reg10_out
    SLICE_X23Y45         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  fsm5/out[0]_i_1__31/O
                         net (fo=1, routed)           0.016     0.106    par_done_reg10/out_reg[0]_0
    SLICE_X23Y45         FDRE                                         r  par_done_reg10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg10/clk
    SLICE_X23Y45         FDRE                                         r  par_done_reg10/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X27Y37         FDRE                                         r  mult_pipe3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe3/out_reg[10]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read3_0/out[10]
    SLICE_X26Y37         FDRE                                         r  bin_read3_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X26Y37         FDRE                                         r  bin_read3_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y37         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y70         FDRE                                         r  A_int_read0_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[7]/Q
                         net (fo=65, routed)          0.058     0.110    A0_0/Q[7]
    SLICE_X21Y70         FDRE                                         r  A0_0/mem_reg[4][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    A0_0/clk
    SLICE_X21Y70         FDRE                                         r  A0_0/mem_reg[4][3][7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y70         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[4][3][7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y40         FDRE                                         r  mult_pipe3/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[17]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read3_0/out[17]
    SLICE_X28Y39         FDRE                                         r  bin_read3_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X28Y39         FDRE                                         r  bin_read3_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y39         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.037ns (37.755%)  route 0.061ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y37         FDRE                                         r  mult_pipe3/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[4]/Q
                         net (fo=1, routed)           0.061     0.111    bin_read3_0/out[4]
    SLICE_X26Y37         FDRE                                         r  bin_read3_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X26Y37         FDRE                                         r  bin_read3_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y37         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg7/clk
    SLICE_X27Y43         FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm9/par_done_reg7_out
    SLICE_X27Y43         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm9/out[0]_i_1__27/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg7/out_reg[0]_0
    SLICE_X27Y43         FDRE                                         r  par_done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg7/clk
    SLICE_X27Y43         FDRE                                         r  par_done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y43         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X21Y37         FDRE                                         r  mult_pipe2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[1]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read2_0/Q[1]
    SLICE_X22Y37         FDRE                                         r  bin_read2_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X22Y37         FDRE                                         r  bin_read2_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y37         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X20Y37         FDRE                                         r  mult_pipe2/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe2/out_reg[9]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read2_0/Q[9]
    SLICE_X22Y37         FDRE                                         r  bin_read2_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X22Y37         FDRE                                         r  bin_read2_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y37         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X28Y38         FDRE                                         r  mult_pipe3/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[12]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read3_0/out[12]
    SLICE_X27Y38         FDRE                                         r  bin_read3_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X27Y38         FDRE                                         r  bin_read3_0/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y38         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y46  tmp0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y46  tmp0/mem_reg_0_7_13_13/SP/CLK



