{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741273222065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273222066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 16:00:21 2025 " "Processing started: Thu Mar  6 16:00:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741273222066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273222066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultipleFormsAtOnce -c MultipleFormsAtOnce " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultipleFormsAtOnce -c MultipleFormsAtOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273222066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741273222517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741273222517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-structural " "Found design unit 1: VGA-structural" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231409 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-main " "Found design unit 1: SYNC-main" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231413 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "MY.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231416 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "MY.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my2.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY2 " "Found design unit 1: MY2" {  } { { "MY2.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY2-body " "Found design unit 2: MY2-body" {  } { { "MY2.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomnumbergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomnumbergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomNumberGenerator-Behavioral " "Found design unit 1: RandomNumberGenerator-Behavioral" {  } { { "RandomNumberGenerator.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/RandomNumberGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231421 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomNumberGenerator " "Found entity 1: RandomNumberGenerator" {  } { { "RandomNumberGenerator.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/RandomNumberGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my3.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY3 " "Found design unit 1: MY3" {  } { { "MY3.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY3.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231424 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY3-body " "Found design unit 2: MY3-body" {  } { { "MY3.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aff-vhdl " "Found design unit 1: aff-vhdl" {  } { { "aff.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/aff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231427 ""} { "Info" "ISGN_ENTITY_NAME" "1 aff " "Found entity 1: aff" {  } { { "aff.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/aff.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accelero-vhdl " "Found design unit 1: accelero-vhdl" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231429 ""} { "Info" "ISGN_ENTITY_NAME" "1 accelero " "Found entity 1: accelero" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-vhdl " "Found design unit 1: top-vhdl" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231432 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my4.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY4 " "Found design unit 1: MY4" {  } { { "MY4.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY4.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231435 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY4-body " "Found design unit 2: MY4-body" {  } { { "MY4.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231438 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741273231491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS SYNC.vhd(472) " "VHDL Process Statement warning at SYNC.vhd(472): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS SYNC.vhd(477) " "VHDL Process Statement warning at SYNC.vhd(477): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HPOS SYNC.vhd(486) " "VHDL Process Statement warning at SYNC.vhd(486): signal \"HPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VPOS SYNC.vhd(486) " "VHDL Process Statement warning at SYNC.vhd(486): signal \"VPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rc SYNC.vhd(487) " "VHDL Process Statement warning at SYNC.vhd(487): signal \"Rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gc SYNC.vhd(488) " "VHDL Process Statement warning at SYNC.vhd(488): signal \"Gc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bc SYNC.vhd(489) " "VHDL Process Statement warning at SYNC.vhd(489): signal \"Bc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAW_SCORE SYNC.vhd(383) " "Inferred latch for \"DRAW_SCORE\" at SYNC.vhd(383)" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231517 "|VGA|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumberGenerator SYNC:C1\|RandomNumberGenerator:rnd_NB " "Elaborating entity \"RandomNumberGenerator\" for hierarchy \"SYNC:C1\|RandomNumberGenerator:rnd_NB\"" {  } { { "SYNC.vhd" "rnd_NB" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:C2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:C2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:C2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:C2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:C2\|altpll:altpll_component " "Instantiated megafunction \"PLL:C2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273231574 ""}  } { { "PLL.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741273231574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273231618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:C2\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:C2\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:C3 " "Elaborating entity \"top\" for hierarchy \"top:C3\"" {  } { { "VGA.vhd" "C3" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231622 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address top.vhd(100) " "VHDL Process Statement warning at top.vhd(100): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] top.vhd(100) " "Inferred latch for \"address\[0\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] top.vhd(100) " "Inferred latch for \"address\[1\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] top.vhd(100) " "Inferred latch for \"address\[2\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] top.vhd(100) " "Inferred latch for \"address\[3\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] top.vhd(100) " "Inferred latch for \"address\[4\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] top.vhd(100) " "Inferred latch for \"address\[5\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] top.vhd(100) " "Inferred latch for \"address\[6\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231623 "|VGA|top:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] top.vhd(100) " "Inferred latch for \"address\[7\]\" at top.vhd(100)" {  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273231624 "|VGA|top:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aff top:C3\|aff:iaff " "Elaborating entity \"aff\" for hierarchy \"top:C3\|aff:iaff\"" {  } { { "top.vhd" "iaff" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelero top:C3\|accelero:iacc " "Elaborating entity \"accelero\" for hierarchy \"top:C3\|accelero:iacc\"" {  } { { "top.vhd" "iacc" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273231626 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod1\"" {  } { { "MY4.vhd" "Mod1" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY4.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741273232620 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod0\"" {  } { { "SYNC.vhd" "Mod0" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 196 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741273232620 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741273232620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod1\"" {  } { { "MY4.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY4.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273232681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod1 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273232681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273232681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273232681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273232681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273232681 ""}  } { { "MY4.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/MY4.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741273232681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4o " "Found entity 1: lpm_divide_u4o" {  } { { "db/lpm_divide_u4o.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/lpm_divide_u4o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273232718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273232718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/abs_divider_0dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273232757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273232757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273232793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273232793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273232858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273232858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273232976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273232976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6b9 " "Found entity 1: lpm_abs_6b9" {  } { { "db/lpm_abs_6b9.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/lpm_abs_6b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273233002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273233002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod0\"" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273233036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod0 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273233036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273233036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273233036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741273233036 ""}  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741273233036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273233075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273233075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273233101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273233101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273233128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273233128 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "10 " "Ignored 10 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1741273233372 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1741273233372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:C3\|address\[0\] " "Latch top:C3\|address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:C3\|accelero:iacc\|currentState.stIDLE " "Ports D and ENA on the latch are fed by the same signal top:C3\|accelero:iacc\|currentState.stIDLE" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233375 ""}  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:C3\|address\[1\] " "Latch top:C3\|address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:C3\|accelero:iacc\|currentState.stIDLE " "Ports D and ENA on the latch are fed by the same signal top:C3\|accelero:iacc\|currentState.stIDLE" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233376 ""}  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:C3\|address\[2\] " "Latch top:C3\|address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:C3\|accelero:iacc\|currentState.stIDLE " "Ports D and ENA on the latch are fed by the same signal top:C3\|accelero:iacc\|currentState.stIDLE" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233376 ""}  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:C3\|address\[3\] " "Latch top:C3\|address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:C3\|accelero:iacc\|currentState.stIDLE " "Ports D and ENA on the latch are fed by the same signal top:C3\|accelero:iacc\|currentState.stIDLE" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233376 ""}  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:C3\|address\[4\] " "Latch top:C3\|address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA top:C3\|accelero:iacc\|currentState.stIDLE " "Ports D and ENA on the latch are fed by the same signal top:C3\|accelero:iacc\|currentState.stIDLE" {  } { { "accelero.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/accelero.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233376 ""}  } { { "top.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/top.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SYNC:C1\|DRAW_SCORE " "Latch SYNC:C1\|DRAW_SCORE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SYNC:C1\|HPOS\[8\] " "Ports D and ENA on the latch are fed by the same signal SYNC:C1\|HPOS\[8\]" {  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741273233376 ""}  } { { "SYNC.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/SYNC.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741273233376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0top\[7\] VCC " "Pin \"hex0top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex0top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1top\[7\] VCC " "Pin \"hex1top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex1top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[0\] VCC " "Pin \"hex2top\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[1\] VCC " "Pin \"hex2top\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[2\] VCC " "Pin \"hex2top\[2\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[3\] VCC " "Pin \"hex2top\[3\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[4\] VCC " "Pin \"hex2top\[4\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[5\] VCC " "Pin \"hex2top\[5\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2top\[7\] VCC " "Pin \"hex2top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex2top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[0\] VCC " "Pin \"hex3top\[0\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[1\] GND " "Pin \"hex3top\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[2\] GND " "Pin \"hex3top\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[5\] GND " "Pin \"hex3top\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[6\] GND " "Pin \"hex3top\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3top\[7\] VCC " "Pin \"hex3top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex3top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4top\[7\] VCC " "Pin \"hex4top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex4top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5top\[7\] VCC " "Pin \"hex5top\[7\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|hex5top[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/VGA.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741273233823 "|VGA|VGA_B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741273233823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741273233928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741273235943 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Mod0\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"SYNC:C1\|lpm_divide:Mod0\|lpm_divide_8kl:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_oee:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_oee.tdf" "add_sub_3_result_int\[0\]~0" { Text "C:/Users/PaulN/Travail/ING4/S1/VHDL/Lab6_Game/Test/db/alt_u_div_oee.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741273235986 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1741273235986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741273236259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273236259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1055 " "Implemented 1055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741273236528 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741273236528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "985 " "Implemented 985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741273236528 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1741273236528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741273236528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741273236561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 16:00:36 2025 " "Processing ended: Thu Mar  6 16:00:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741273236561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741273236561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741273236561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273236561 ""}
