git clone --depth 1 --no-tags https://github.com/h20201400237/AVA_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426581972
git clone --depth 1 --no-tags https://github.com/Faakka/microblaze-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426771077
git clone --depth 1 --no-tags https://github.com/isa32-2021-PoliTO/ISAlabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430179659
git clone --depth 1 --no-tags https://github.com/Nawres-latiri/Lab_isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430496854
git clone --depth 1 --no-tags https://github.com/usman1515/Verilog-Language-and-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430390810
git clone --depth 1 --no-tags https://github.com/Josem9718/Reg_File_Miguel_1_Benavides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430523893
git clone --depth 1 --no-tags https://github.com/pedroasgDEV/EletronicaDigital_UFOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429798036
git clone --depth 1 --no-tags https://github.com/Victohu1/EternalMazeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428398763
git clone --depth 1 --no-tags https://github.com/jamesstocktonj1/FPGA-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428323917
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429480715
git clone --depth 1 --no-tags https://github.com/salyken/IC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429625495
git clone --depth 1 --no-tags https://github.com/Wout3/UART_PCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428214343
git clone --depth 1 --no-tags https://github.com/c369578336/Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430916188
git clone --depth 1 --no-tags https://github.com/Arima9/Reg_File_Rivera_1_Andres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428849845
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/Muk-jji-ppa-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427278092
git clone --depth 1 --no-tags https://github.com/KHermanUBB/cup-eco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427125539
git clone --depth 1 --no-tags https://github.com/asinghani/caravel-picorF0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428056669
git clone --depth 1 --no-tags https://github.com/Adrian-glz01/PR02_EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427985164
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Clock-divider-100MHz-to-1Hz-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427935837
git clone --depth 1 --no-tags https://github.com/sh619/circuit_and_system_coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426430841
git clone --depth 1 --no-tags https://github.com/MichaelPate/UWYO-EE4490-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428532996
git clone --depth 1 --no-tags https://github.com/Arq-Trabajos/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428433852
git clone --depth 1 --no-tags https://github.com/ShamodGeevinda/CO224_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426617473
git clone --depth 1 --no-tags https://github.com/aquantumreality/Chipun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430870997
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/folded_unfolded_IIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429272904
git clone --depth 1 --no-tags https://github.com/hge2020/KECE210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429343627
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/signCalculatorUsingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430038677
git clone --depth 1 --no-tags https://github.com/Gruppo30/Group30-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429752867
git clone --depth 1 --no-tags https://github.com/RoanR/Structural-Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429969943
git clone --depth 1 --no-tags https://github.com/Prithvi-Velicheti/systolic_autorun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430470987
git clone --depth 1 --no-tags https://github.com/sbeery3/Transistor_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430231063
git clone --depth 1 --no-tags https://github.com/salyken/IC_project_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429618216
git clone --depth 1 --no-tags https://github.com/Muhammedyakubu/ece241-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429658985
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-linear-feedback-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428957694
git clone --depth 1 --no-tags https://github.com/aush577/BigBrainCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429929587
git clone --depth 1 --no-tags https://github.com/noahzlutz/ece154a_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429928710
git clone --depth 1 --no-tags https://github.com/ssmiftah/32bit-MIPS-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426611218
git clone --depth 1 --no-tags https://github.com/szhao2095/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428435656
git clone --depth 1 --no-tags https://github.com/nans1208/multi_core_with_multi_assem_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427745621
git clone --depth 1 --no-tags https://github.com/ronith-git/ALU-RISC-V-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427809988
git clone --depth 1 --no-tags https://github.com/nans1208/single_core_with_intr_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427565111
git clone --depth 1 --no-tags https://github.com/DevSoni1/Digital-Circuit-Design-using-Verilog-HDL-Switch-Modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432202880
git clone --depth 1 --no-tags https://github.com/Zz-dong/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432418341
git clone --depth 1 --no-tags https://github.com/PrRonald/ALU-Arithmetic-Logic-Unit-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427475268
git clone --depth 1 --no-tags https://github.com/Josem9718/SistemasDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426828226
git clone --depth 1 --no-tags https://github.com/kirolossedra/MIPS_verilog_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428214137
git clone --depth 1 --no-tags https://github.com/torjeikenes/DIC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428267771
git clone --depth 1 --no-tags https://github.com/Alterfoxy/z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428028889
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Microphone-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427942336
git clone --depth 1 --no-tags https://github.com/jaydonalexis/CPEN-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427093266
git clone --depth 1 --no-tags https://github.com/Khaliddxx/Macro_Floorplanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427353116
git clone --depth 1 --no-tags https://github.com/Viniciusfelp/Projeto_InfraHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428760677
git clone --depth 1 --no-tags https://github.com/Abdob/fpga_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428896668
git clone --depth 1 --no-tags https://github.com/TangentSplash/DSDL4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429376387
git clone --depth 1 --no-tags https://github.com/eliasorre/IC_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429210946
git clone --depth 1 --no-tags https://github.com/JarlMS/SPICE-and-SystemVerilog-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429401861
git clone --depth 1 --no-tags https://github.com/jquinonezb/Reg_File_Quinonez_1_Jose.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431283775
git clone --depth 1 --no-tags https://github.com/OrkunAliOzkan/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430704083
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429909861
git clone --depth 1 --no-tags https://github.com/shahadshaheen/group12CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429798915
git clone --depth 1 --no-tags https://github.com/xinghuaman/digital_wifi_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430943881
git clone --depth 1 --no-tags https://github.com/esschwar/FPGA-for-Robotics-Education-code_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429606568
git clone --depth 1 --no-tags https://github.com/c369578336/PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430672572
git clone --depth 1 --no-tags https://github.com/sid620/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430280242
git clone --depth 1 --no-tags https://github.com/merledu/Azadi_II_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431376317
git clone --depth 1 --no-tags https://github.com/CODERGU7/SPI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432179193
git clone --depth 1 --no-tags https://github.com/RolandoAraujo/Reg_File_Araujo_1__Rolando.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431333665
git clone --depth 1 --no-tags https://github.com/Gallagator/IAC_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429782749
git clone --depth 1 --no-tags https://github.com/cam-br0wn/verilog_adventures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429672617
git clone --depth 1 --no-tags https://github.com/mohamesb/Semester-Project---TFE4152.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429755301
git clone --depth 1 --no-tags https://github.com/97joseph/Risc-Compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430010639
git clone --depth 1 --no-tags https://github.com/sebbk3/TP3-arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431634499
git clone --depth 1 --no-tags https://github.com/rfuentesgtz/ECE369Phase1Upload.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428783030
git clone --depth 1 --no-tags https://github.com/c-biancone/cjbRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428011581
git clone --depth 1 --no-tags https://github.com/Limonka11/Mars-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429538826
git clone --depth 1 --no-tags https://github.com/mcbottcher/lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429926593
git clone --depth 1 --no-tags https://github.com/made-o/Arqui-2021-tp3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428429553
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/7-segment-LED-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427925591
git clone --depth 1 --no-tags https://github.com/Dirakon/FPGA-Controlling-PC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428392939
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/CORDIC_algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429270359
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Keyboard-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427937314
git clone --depth 1 --no-tags https://github.com/jabbarvlsi/My-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427854066
git clone --depth 1 --no-tags https://github.com/codeheng7/codeheng7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427714518
git clone --depth 1 --no-tags https://github.com/wcvanvan/MorseCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432468364
git clone --depth 1 --no-tags https://github.com/mrapi00/Stoplight_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432525515
git clone --depth 1 --no-tags https://github.com/RayWright27/Fractional-Sample-Rate-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430885776
git clone --depth 1 --no-tags https://github.com/HBzhainan-wzw/ECE154A_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430937768
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo05-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431541131
git clone --depth 1 --no-tags https://github.com/BrentRoberts989/ECE275-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431342471
git clone --depth 1 --no-tags https://github.com/Cl0udi/smoothen_image_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432364608
git clone --depth 1 --no-tags https://github.com/HamadAbdulRazzaq/DLD_Project-Air_Hockey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432261092
git clone --depth 1 --no-tags https://github.com/schuyler1007/EC311_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427419720
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Analog_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427209814
git clone --depth 1 --no-tags https://github.com/NafisulKhondaker1025/SingleCoreProcessor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430482096
git clone --depth 1 --no-tags https://github.com/Hgjnnf/CPEN211-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430203070
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo03-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431531214
git clone --depth 1 --no-tags https://github.com/LWanTao/MyStupidCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428207683
git clone --depth 1 --no-tags https://github.com/tiffany1618/space-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428405351
git clone --depth 1 --no-tags https://github.com/nans1208/single_core_with_multi_assem_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427745047
