INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/lab03_alu/lab03_alu.srcs/sources_1/new/seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/lab03_alu/lab03_alu.srcs/sim_1/new/seg_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_decoder_tb
