// Seed: 2247226072
module module_0 ();
  assign id_1 = id_1;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  wire id_3, id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply1 id_8
);
  always begin : LABEL_0
    id_2 <= -1;
  end
  module_0 modCall_1 ();
  wire id_10, id_11, id_12;
  assign id_5 = 1;
  id_13(
      .id_0(-1), .id_1(1'b0), .id_2(id_7), .id_3(id_2), .id_4(id_1), .id_5(), .id_6(), .id_7(id_5)
  );
  wire id_14, id_15;
endmodule
