\hypertarget{hsmci_8c}{}\section{bsps/arm/atsam/contrib/libraries/libchip/source/hsmci.c File Reference}
\label{hsmci_8c}\index{bsps/arm/atsam/contrib/libraries/libchip/source/hsmci.c@{bsps/arm/atsam/contrib/libraries/libchip/source/hsmci.c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include $<$assert.\+h$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__hsmci__functions_ga2c391b7420eb0660c30b87510a862770}{H\+S\+M\+C\+I\+\_\+\+Enable}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Enable Multi-\/\+Media Interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga2c89bafa247d5b403603f9ecd26cbff7}{H\+S\+M\+C\+I\+\_\+\+Disable}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Disable Multi-\/\+Media Interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga0f8d0807a99a07f6d859633b77d062b2}{H\+S\+M\+C\+I\+\_\+\+Reset}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Backup)
\begin{DoxyCompactList}\small\item\em Reset (\& Disable) Multi-\/\+Media Interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga210fc8e5e44462ef886fcccda3d2fec9}{H\+S\+M\+C\+I\+\_\+\+Select}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Slot, uint8\+\_\+t b\+Bus\+Width)
\begin{DoxyCompactList}\small\item\em Select slot. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaa994954a36c86927aa59db8b8737c47f}{H\+S\+M\+C\+I\+\_\+\+Set\+Slot}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Slot)
\begin{DoxyCompactList}\small\item\em Set slot. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga402f687cf0393baac08390e517e84033}{H\+S\+M\+C\+I\+\_\+\+Set\+Bus\+Width}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Bus\+Width)
\begin{DoxyCompactList}\small\item\em Set bus width of M\+CI. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__hsmci__functions_ga552236fa96bc93916c7f87d3d1fd420f}{H\+S\+M\+C\+I\+\_\+\+Get\+Bus\+Width}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return bus width setting. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaf51e5a4c668bd49302fbab8329215445}{H\+S\+M\+C\+I\+\_\+\+Configure\+Mode}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Mode)
\begin{DoxyCompactList}\small\item\em Configures a M\+CI peripheral as specified. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_ga016a1f6f3a075807c55a2ad2cf23255a}{H\+S\+M\+C\+I\+\_\+\+Get\+Mode}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return mode register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga7bf994f02c7a9184148767df93b74360}{H\+S\+M\+C\+I\+\_\+\+Proof\+Enable}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Rd\+Proof, uint8\+\_\+t b\+Wr\+Proof)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable R/W proof. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga8f832162c274c87351c980033d382c9d}{H\+S\+M\+C\+I\+\_\+\+Padv\+Ctl}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Padv)
\begin{DoxyCompactList}\small\item\em Padding value setting. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gafd512a0c9cecc6938fd1d9bbd182af9d}{H\+S\+M\+C\+I\+\_\+\+F\+Byte\+Enable}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+F\+Byte\+En)
\begin{DoxyCompactList}\small\item\em Force byte transfer enable/disable. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__hsmci__functions_gad57fce98582202eca10f7911c75e34c3}{H\+S\+M\+C\+I\+\_\+\+Is\+F\+Byte\+Enabled}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Check if Force Byte mode enabled. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga3aa96ac076372bb4b34fe58c10640f7a}{H\+S\+M\+C\+I\+\_\+\+Div\+Ctrl}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t b\+Clk\+Div, uint8\+\_\+t b\+Pws\+Div)
\begin{DoxyCompactList}\small\item\em Set Clock Divider \& Power save divider for M\+CI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga9b3811aee4fc3cef7fcc8b38ab0fa7f2}{H\+S\+M\+C\+I\+\_\+\+Enable\+It}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Sources)
\begin{DoxyCompactList}\small\item\em Enables one or more interrupt sources of M\+CI peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga273099b0076489b4216672fb85d8a813}{H\+S\+M\+C\+I\+\_\+\+Disable\+It}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Sources)
\begin{DoxyCompactList}\small\item\em Disable one or more interrupt sources of M\+CI peripheral. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_gae4fc955f147a6f1fa8d8c511e7f9f4f6}{H\+S\+M\+C\+I\+\_\+\+Get\+It\+Mask}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return the interrupt mask register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gab17151fd3e0b1a81b78067b7f07b0424}{H\+S\+M\+C\+I\+\_\+\+Configure\+Transfer}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint16\+\_\+t w\+Blk\+Len, uint16\+\_\+t w\+Cnt)
\begin{DoxyCompactList}\small\item\em Set block len \& count for transfer. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaa5df49e8ce9e84d0a598c8869aebf844}{H\+S\+M\+C\+I\+\_\+\+Set\+Block\+Len}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint16\+\_\+t w\+Blk\+Size)
\begin{DoxyCompactList}\small\item\em Set block length. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga3cb4486c346c94ee101913c757658e1a}{H\+S\+M\+C\+I\+\_\+\+Set\+Block\+Count}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint16\+\_\+t w\+Blk\+Cnt)
\begin{DoxyCompactList}\small\item\em Set block (byte) count. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga75c6f68a1b67b73c8b80482b5cc17c45}{H\+S\+M\+C\+I\+\_\+\+Configure\+Completion\+TO}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Configure)
\begin{DoxyCompactList}\small\item\em Configure the Completion Signal Timeout. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga6668e349edf32e148bfd5fcf45b1eccc}{H\+S\+M\+C\+I\+\_\+\+Configure\+Data\+TO}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Configure)
\begin{DoxyCompactList}\small\item\em Configure the Data Timeout. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gabcc9bc86415267cdc2b54098b3dc9731}{H\+S\+M\+C\+I\+\_\+\+Send\+Cmd}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Cmd, uint32\+\_\+t dw\+Arg)
\begin{DoxyCompactList}\small\item\em Send command. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_gafb6f3467813115f494f67c125f821264}{H\+S\+M\+C\+I\+\_\+\+Get\+Response}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return the response register. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_ga51401f15d5a9979beb4be951d13ee9b6}{H\+S\+M\+C\+I\+\_\+\+Read}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return the receive data register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaf4700a730c2105820baeeab5b02e1776}{H\+S\+M\+C\+I\+\_\+\+Read\+Fifo}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t $\ast$pdw\+Data, uint32\+\_\+t dw\+Size)
\begin{DoxyCompactList}\small\item\em Read from F\+I\+FO. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gacaabbc538539863298c3f2db59a2f894}{H\+S\+M\+C\+I\+\_\+\+Write}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Data)
\begin{DoxyCompactList}\small\item\em Sends data through M\+CI peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga2e01ee1c7cd331ecdadd5ad251c5ba2c}{H\+S\+M\+C\+I\+\_\+\+Write\+Fifo}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t $\ast$pdw\+Data, uint32\+\_\+t dw\+Size)
\begin{DoxyCompactList}\small\item\em Write to F\+I\+FO. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_ga7395ec7b356ef056f786107518137a56}{H\+S\+M\+C\+I\+\_\+\+Get\+Status}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return the status register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaceb167f796372edad0ce22b545dfbf54}{H\+S\+M\+C\+I\+\_\+\+Configure\+Dma}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Configure)
\begin{DoxyCompactList}\small\item\em Configure the H\+S\+M\+CI D\+MA. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gaf2f9c4d2b276027b3c238530ed107308}{H\+S\+M\+C\+I\+\_\+\+Enable\+Dma}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Enable)
\begin{DoxyCompactList}\small\item\em Enable the H\+S\+M\+CI D\+MA. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_gae212bc49645bc7b10e0f46159737f874}{H\+S\+M\+C\+I\+\_\+\+Configure}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Configure)
\begin{DoxyCompactList}\small\item\em Configure the H\+S\+M\+CI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga9365f2817b47644f8c0f325a915fb141}{H\+S\+M\+C\+I\+\_\+\+Hs\+Enable}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint8\+\_\+t b\+Hs\+Enable)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable High-\/\+Speed mode for M\+CI. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__hsmci__functions_gad4ba27f7339c9558b66aef5d9ebf6cab}{H\+S\+M\+C\+I\+\_\+\+Is\+Hs\+Enabled}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Check if High-\/speed mode is enabled on M\+CI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__hsmci__functions_ga4b461ac473c06a1c56e475f5f0810c06}{H\+S\+M\+C\+I\+\_\+\+Configure\+WP}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci, uint32\+\_\+t dw\+Configure)
\begin{DoxyCompactList}\small\item\em Configure the Write Protection Mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__hsmci__functions_ga98efe2806580596d2bc2236b52f0b7ee}{H\+S\+M\+C\+I\+\_\+\+Get\+W\+P\+Status}} (\mbox{\hyperlink{structHsmci}{Hsmci}} $\ast$p\+R\+Mci)
\begin{DoxyCompactList}\small\item\em Return the write protect status register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Implementation of High Speed Multi\+Media Card Interface (H\+S\+M\+CI) controller. 