Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jan 14 10:28:26 2022
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_methodology -file mopshub_design_wrapper_methodology_drc_routed.rpt -pb mopshub_design_wrapper_methodology_drc_routed.pb -rpx mopshub_design_wrapper_methodology_drc_routed.rpx
| Design       : mopshub_design_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_mopshub_design_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 28         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 2          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF               | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_0/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_2/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_3/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_4/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_5/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_6/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/reset_generator/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/reset_generator/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/reset_generator/active_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/rxf_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR,
mopshub_design_i/mopshub_top_diff_por_0/inst/mopshub_top_0/mopshub_core0/canakari_top0/cancari_block07/can_7/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X63Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X62Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X59Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X59Y12 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X58Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X58Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X57Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X56Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X54Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X55Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on clk_100out_n_0 relative to clock(s) clk_100in_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on clk_100out_p_0 relative to clock(s) clk_100in_clk_p
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
mopshub_design_i/selectio_wiz_0/inst/pins[0].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


