
RobotControlProgram v0.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00012d00  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00412d00  00412d00  00022d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d0  20000000  00412d08  00030000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000b63c  200008d0  004135d8  000308d0  2**3
                  ALLOC
  4 .stack        00003004  2000bf0c  0041ec14  000308d0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000308d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000308fa  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002c702  00000000  00000000  00030953  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006c15  00000000  00000000  0005d055  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00016988  00000000  00000000  00063c6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001a78  00000000  00000000  0007a5f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001a00  00000000  00000000  0007c06a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013b0d  00000000  00000000  0007da6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00029804  00000000  00000000  00091577  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00065dcf  00000000  00000000  000bad7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00005a04  00000000  00000000  00120b4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2000ef10 	.word	0x2000ef10
  400004:	004055f1 	.word	0x004055f1
  400008:	004055d9 	.word	0x004055d9
  40000c:	004055d9 	.word	0x004055d9
  400010:	004055d9 	.word	0x004055d9
  400014:	004055d9 	.word	0x004055d9
  400018:	004055d9 	.word	0x004055d9
	...
  40002c:	00405969 	.word	0x00405969
  400030:	004055d9 	.word	0x004055d9
  400034:	00000000 	.word	0x00000000
  400038:	004059e5 	.word	0x004059e5
  40003c:	00405a21 	.word	0x00405a21
  400040:	004055d9 	.word	0x004055d9
  400044:	004055d9 	.word	0x004055d9
  400048:	004055d9 	.word	0x004055d9
  40004c:	004055d9 	.word	0x004055d9
  400050:	004055d9 	.word	0x004055d9
  400054:	004055d9 	.word	0x004055d9
  400058:	004055d9 	.word	0x004055d9
  40005c:	004055d9 	.word	0x004055d9
  400060:	004055d9 	.word	0x004055d9
  400064:	004055d9 	.word	0x004055d9
  400068:	00000000 	.word	0x00000000
  40006c:	004053d5 	.word	0x004053d5
  400070:	004053e9 	.word	0x004053e9
  400074:	004053fd 	.word	0x004053fd
  400078:	004055d9 	.word	0x004055d9
  40007c:	004055d9 	.word	0x004055d9
	...
  400088:	004055d9 	.word	0x004055d9
  40008c:	004055d9 	.word	0x004055d9
  400090:	004055d9 	.word	0x004055d9
  400094:	004055d9 	.word	0x004055d9
  400098:	004055d9 	.word	0x004055d9
  40009c:	004055d9 	.word	0x004055d9
  4000a0:	004055d9 	.word	0x004055d9
  4000a4:	004055d9 	.word	0x004055d9
  4000a8:	004055d9 	.word	0x004055d9
  4000ac:	004055d9 	.word	0x004055d9
  4000b0:	004055d9 	.word	0x004055d9
  4000b4:	004055d9 	.word	0x004055d9
  4000b8:	004055d9 	.word	0x004055d9
  4000bc:	004055d9 	.word	0x004055d9
  4000c0:	004055d9 	.word	0x004055d9
  4000c4:	004055d9 	.word	0x004055d9
  4000c8:	004055d9 	.word	0x004055d9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008d0 	.word	0x200008d0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00412d08 	.word	0x00412d08

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200008d4 	.word	0x200008d4
  40011c:	00412d08 	.word	0x00412d08
  400120:	00412d08 	.word	0x00412d08
  400124:	00000000 	.word	0x00000000

00400128 <nand_flash_model_find>:
 * \return 0 if  a matching model has been found; otherwise returns
 * NAND_COMMON_ERROR_UNKNOWNMODEL.
 */
uint32_t nand_flash_model_find(const struct nand_flash_model *model_list,
		uint32_t size, uint32_t chip_id, struct nand_flash_model *model)
{
  400128:	b4f0      	push	{r4, r5, r6, r7}
	uint8_t found = 0, id2, id4;
	uint32_t i;
	id2 = (uint8_t)(chip_id >> 8);
  40012a:	f3c2 2507 	ubfx	r5, r2, #8, #8
	id4 = (uint8_t)(chip_id >> 24);

	for (i = 0; i < size; i++) {
  40012e:	2900      	cmp	r1, #0
  400130:	d052      	beq.n	4001d8 <nand_flash_model_find+0xb0>
  400132:	460e      	mov	r6, r1
		if (model_list[i].device_id == id2) {
  400134:	7801      	ldrb	r1, [r0, #0]
  400136:	42a9      	cmp	r1, r5
  400138:	d147      	bne.n	4001ca <nand_flash_model_find+0xa2>
  40013a:	e005      	b.n	400148 <nand_flash_model_find+0x20>
  40013c:	4607      	mov	r7, r0
  40013e:	f810 4b0c 	ldrb.w	r4, [r0], #12
  400142:	42ac      	cmp	r4, r5
  400144:	d143      	bne.n	4001ce <nand_flash_model_find+0xa6>
  400146:	e000      	b.n	40014a <nand_flash_model_find+0x22>
  400148:	4607      	mov	r7, r0
			found = 1;

			if (model) {
  40014a:	2b00      	cmp	r3, #0
  40014c:	d057      	beq.n	4001fe <nand_flash_model_find+0xd6>
				memcpy(model, &model_list[i], sizeof(struct nand_flash_model));
  40014e:	683c      	ldr	r4, [r7, #0]
  400150:	6878      	ldr	r0, [r7, #4]
  400152:	68b9      	ldr	r1, [r7, #8]
  400154:	601c      	str	r4, [r3, #0]
  400156:	6058      	str	r0, [r3, #4]
  400158:	6099      	str	r1, [r3, #8]

				if ((model->block_size_in_kilobytes == 0)
  40015a:	88d9      	ldrh	r1, [r3, #6]
  40015c:	b111      	cbz	r1, 400164 <nand_flash_model_find+0x3c>
						|| (model->page_size_in_bytes == 0)) {
  40015e:	8859      	ldrh	r1, [r3, #2]
  400160:	2900      	cmp	r1, #0
  400162:	d14c      	bne.n	4001fe <nand_flash_model_find+0xd6>
					 * 0   0   64K      || 0   0   1K
					 * 0   1   128K     || 0   1   2K
					 * 1   0   256K     || 1   0   4K
					 * 1   1   512K     || 1   1   8k
					 */
					switch (id4 & 0x03) {
  400164:	0e12      	lsrs	r2, r2, #24
  400166:	f002 0103 	and.w	r1, r2, #3
  40016a:	2903      	cmp	r1, #3
  40016c:	d813      	bhi.n	400196 <nand_flash_model_find+0x6e>
  40016e:	e8df f001 	tbb	[pc, r1]
  400172:	0602      	.short	0x0602
  400174:	0e0a      	.short	0x0e0a
					case 0x00:
						model->page_size_in_bytes =	1024;
  400176:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40017a:	8059      	strh	r1, [r3, #2]
						break;
  40017c:	e032      	b.n	4001e4 <nand_flash_model_find+0xbc>
					case 0x01:
						model->page_size_in_bytes =	2048;
  40017e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400182:	8059      	strh	r1, [r3, #2]
						break;
  400184:	e02e      	b.n	4001e4 <nand_flash_model_find+0xbc>
					case 0x02:
						model->page_size_in_bytes =	4096;
  400186:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40018a:	8059      	strh	r1, [r3, #2]
						break;
  40018c:	e02a      	b.n	4001e4 <nand_flash_model_find+0xbc>
					case 0x03:
						model->page_size_in_bytes =	8192;
  40018e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400192:	8059      	strh	r1, [r3, #2]
						break;
  400194:	e026      	b.n	4001e4 <nand_flash_model_find+0xbc>
					}
					switch (id4 & 0x30) {
  400196:	f002 0230 	and.w	r2, r2, #48	; 0x30
  40019a:	2a10      	cmp	r2, #16
  40019c:	d00a      	beq.n	4001b4 <nand_flash_model_find+0x8c>
  40019e:	dc01      	bgt.n	4001a4 <nand_flash_model_find+0x7c>
  4001a0:	b12a      	cbz	r2, 4001ae <nand_flash_model_find+0x86>
  4001a2:	e01b      	b.n	4001dc <nand_flash_model_find+0xb4>
  4001a4:	2a20      	cmp	r2, #32
  4001a6:	d008      	beq.n	4001ba <nand_flash_model_find+0x92>
  4001a8:	2a30      	cmp	r2, #48	; 0x30
  4001aa:	d00a      	beq.n	4001c2 <nand_flash_model_find+0x9a>
  4001ac:	e016      	b.n	4001dc <nand_flash_model_find+0xb4>
					case 0x00:
						model->block_size_in_kilobytes = 64;
  4001ae:	2240      	movs	r2, #64	; 0x40
  4001b0:	80da      	strh	r2, [r3, #6]
						break;
  4001b2:	e024      	b.n	4001fe <nand_flash_model_find+0xd6>
					case 0x10:
						model->block_size_in_kilobytes = 128;
  4001b4:	2280      	movs	r2, #128	; 0x80
  4001b6:	80da      	strh	r2, [r3, #6]
						break;
  4001b8:	e021      	b.n	4001fe <nand_flash_model_find+0xd6>
					case 0x20:
						model->block_size_in_kilobytes = 256;
  4001ba:	f44f 7280 	mov.w	r2, #256	; 0x100
  4001be:	80da      	strh	r2, [r3, #6]
						break;
  4001c0:	e01d      	b.n	4001fe <nand_flash_model_find+0xd6>
					case 0x30:
						model->block_size_in_kilobytes = 512;
  4001c2:	f44f 7200 	mov.w	r2, #512	; 0x200
  4001c6:	80da      	strh	r2, [r3, #6]
						break;
  4001c8:	e019      	b.n	4001fe <nand_flash_model_find+0xd6>
  4001ca:	300c      	adds	r0, #12
	uint32_t i;
	id2 = (uint8_t)(chip_id >> 8);
	id4 = (uint8_t)(chip_id >> 24);

	for (i = 0; i < size; i++) {
		if (model_list[i].device_id == id2) {
  4001cc:	2100      	movs	r1, #0
	uint8_t found = 0, id2, id4;
	uint32_t i;
	id2 = (uint8_t)(chip_id >> 8);
	id4 = (uint8_t)(chip_id >> 24);

	for (i = 0; i < size; i++) {
  4001ce:	3101      	adds	r1, #1
  4001d0:	428e      	cmp	r6, r1
  4001d2:	d1b3      	bne.n	40013c <nand_flash_model_find+0x14>

	/* Check if chip has been detected */
	if (found) {
		return 0;
	} else {
		return NAND_COMMON_ERROR_UNKNOWNMODEL;
  4001d4:	2008      	movs	r0, #8
  4001d6:	e013      	b.n	400200 <nand_flash_model_find+0xd8>
  4001d8:	2008      	movs	r0, #8
  4001da:	e011      	b.n	400200 <nand_flash_model_find+0xd8>
		}
	}

	/* Check if chip has been detected */
	if (found) {
		return 0;
  4001dc:	2000      	movs	r0, #0
  4001de:	e00f      	b.n	400200 <nand_flash_model_find+0xd8>
  4001e0:	2000      	movs	r0, #0
  4001e2:	e00d      	b.n	400200 <nand_flash_model_find+0xd8>
						break;
					case 0x03:
						model->page_size_in_bytes =	8192;
						break;
					}
					switch (id4 & 0x30) {
  4001e4:	f002 0230 	and.w	r2, r2, #48	; 0x30
  4001e8:	2a10      	cmp	r2, #16
  4001ea:	d0e3      	beq.n	4001b4 <nand_flash_model_find+0x8c>
  4001ec:	dc02      	bgt.n	4001f4 <nand_flash_model_find+0xcc>
  4001ee:	2a00      	cmp	r2, #0
  4001f0:	d0dd      	beq.n	4001ae <nand_flash_model_find+0x86>
  4001f2:	e7f5      	b.n	4001e0 <nand_flash_model_find+0xb8>
  4001f4:	2a20      	cmp	r2, #32
  4001f6:	d0e0      	beq.n	4001ba <nand_flash_model_find+0x92>
  4001f8:	2a30      	cmp	r2, #48	; 0x30
  4001fa:	d0e2      	beq.n	4001c2 <nand_flash_model_find+0x9a>
  4001fc:	e7f0      	b.n	4001e0 <nand_flash_model_find+0xb8>
		}
	}

	/* Check if chip has been detected */
	if (found) {
		return 0;
  4001fe:	2000      	movs	r0, #0
	} else {
		return NAND_COMMON_ERROR_UNKNOWNMODEL;
	}
}
  400200:	bcf0      	pop	{r4, r5, r6, r7}
  400202:	4770      	bx	lr

00400204 <nand_flash_model_get_device_size_in_blocks>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint16_t nand_flash_model_get_device_size_in_blocks(const struct
		nand_flash_model *model)
{
	return (1024 * model->device_size_in_megabytes) /
  400204:	8883      	ldrh	r3, [r0, #4]
  400206:	029b      	lsls	r3, r3, #10
  400208:	88c0      	ldrh	r0, [r0, #6]
  40020a:	fb93 f0f0 	sdiv	r0, r3, r0
			model->block_size_in_kilobytes;
}
  40020e:	b280      	uxth	r0, r0
  400210:	4770      	bx	lr
  400212:	bf00      	nop

00400214 <nand_flash_model_get_device_size_in_pages>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint16_t nand_flash_model_get_device_size_in_blocks(const struct
		nand_flash_model *model)
{
	return (1024 * model->device_size_in_megabytes) /
  400214:	88c2      	ldrh	r2, [r0, #6]
 * \param model  Pointer to a nand_flash_model instance.
 */
uint32_t nand_flash_model_get_device_size_in_pages(const struct nand_flash_model
		*model)
{
	return (uint32_t) nand_flash_model_get_device_size_in_blocks(model) *
  400216:	8883      	ldrh	r3, [r0, #4]
  400218:	029b      	lsls	r3, r3, #10
  40021a:	fb93 f3f2 	sdiv	r3, r3, r2
  40021e:	b29b      	uxth	r3, r3
  400220:	0292      	lsls	r2, r2, #10
  400222:	8840      	ldrh	r0, [r0, #2]
  400224:	fb92 f0f0 	sdiv	r0, r2, r0
			nand_flash_model_get_block_size_in_pages(model);
}
  400228:	fb00 f003 	mul.w	r0, r0, r3
  40022c:	4770      	bx	lr
  40022e:	bf00      	nop

00400230 <nand_flash_model_get_device_size_in_bytes>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint64_t nand_flash_model_get_device_size_in_bytes(const struct nand_flash_model
		*model)
{
	return ((uint64_t) model->device_size_in_megabytes) << 20;
  400230:	8882      	ldrh	r2, [r0, #4]
}
  400232:	0510      	lsls	r0, r2, #20
  400234:	0b11      	lsrs	r1, r2, #12
  400236:	4770      	bx	lr

00400238 <nand_flash_model_get_block_size_in_pages>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint32_t nand_flash_model_get_block_size_in_pages(const struct nand_flash_model
		*model)
{
	return (model->block_size_in_kilobytes * 1024) /
  400238:	88c3      	ldrh	r3, [r0, #6]
  40023a:	029b      	lsls	r3, r3, #10
  40023c:	8840      	ldrh	r0, [r0, #2]
			model->page_size_in_bytes;
}
  40023e:	fb93 f0f0 	sdiv	r0, r3, r0
  400242:	4770      	bx	lr

00400244 <nand_flash_model_get_block_size_in_bytes>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint32_t nand_flash_model_get_block_size_in_bytes(const struct nand_flash_model
		*model)
{
	return (model->block_size_in_kilobytes * 1024);
  400244:	88c0      	ldrh	r0, [r0, #6]
}
  400246:	0280      	lsls	r0, r0, #10
  400248:	4770      	bx	lr
  40024a:	bf00      	nop

0040024c <nand_flash_model_get_page_data_size>:
 */
uint16_t nand_flash_model_get_page_data_size(const struct nand_flash_model
		*model)
{
	return model->page_size_in_bytes;
}
  40024c:	8840      	ldrh	r0, [r0, #2]
  40024e:	4770      	bx	lr

00400250 <nand_flash_model_get_page_spare_size>:
 */
uint16_t nand_flash_model_get_page_spare_size(const struct nand_flash_model
		*model)
{
	/* Spare size is 16/512 of data size */
	return (model->page_size_in_bytes >> 5);
  400250:	8840      	ldrh	r0, [r0, #2]
}
  400252:	0940      	lsrs	r0, r0, #5
  400254:	4770      	bx	lr
  400256:	bf00      	nop

00400258 <nand_flash_model_get_data_bus_width>:
 * \param model  Pointer to a nand_flash_model instance.
 */
uint32_t nand_flash_model_get_data_bus_width(const struct nand_flash_model
		*model)
{
	return (model->options & NAND_FLASH_MODEL_DATA_BUS_16) ? 16 : 8;
  400258:	7843      	ldrb	r3, [r0, #1]
  40025a:	f003 0301 	and.w	r3, r3, #1
  40025e:	2b00      	cmp	r3, #0
}
  400260:	bf14      	ite	ne
  400262:	2010      	movne	r0, #16
  400264:	2008      	moveq	r0, #8
  400266:	4770      	bx	lr

00400268 <nand_flash_model_small_block>:
 * \param model  Pointer to a nand_flash_model instance.
 * \return 1 if the model uses the "small blocks/pages"; otherwise return 0.
 */
uint32_t nand_flash_model_small_block(const struct nand_flash_model *model)
{
	return (model->page_size_in_bytes <= 512) ? 1 : 0;
  400268:	8840      	ldrh	r0, [r0, #2]
}
  40026a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  40026e:	bf8c      	ite	hi
  400270:	2000      	movhi	r0, #0
  400272:	2001      	movls	r0, #1
  400274:	4770      	bx	lr
  400276:	bf00      	nop

00400278 <check_status>:
 */
static uint32_t check_status(const struct nand_flash_raw *raw)
{
	uint32_t status;

	WRITE_COMMAND(raw, NAND_COMMAND_STATUS);
  400278:	68c3      	ldr	r3, [r0, #12]
  40027a:	2270      	movs	r2, #112	; 0x70
  40027c:	701a      	strb	r2, [r3, #0]

	status = READ_DATA8(raw);
  40027e:	6943      	ldr	r3, [r0, #20]
  400280:	7818      	ldrb	r0, [r3, #0]
  400282:	f000 0041 	and.w	r0, r0, #65	; 0x41
	if (((status & NAND_STATUS_READY) != NAND_STATUS_READY) ||
			((status & NAND_STATUS_ERROR) != 0)) {
		return 0;
	}
	return 1;
}
  400286:	2840      	cmp	r0, #64	; 0x40
  400288:	bf14      	ite	ne
  40028a:	2000      	movne	r0, #0
  40028c:	2001      	moveq	r0, #1
  40028e:	4770      	bx	lr

00400290 <wait_ready>:

/**
 * \brief Wait for the completion of a page program, erase and random read completion.
 */
static void wait_ready(void)
{
  400290:	b538      	push	{r3, r4, r5, lr}
	while (gpio_pin_is_low(PIN_NF_RB_IDX)) {
  400292:	254d      	movs	r5, #77	; 0x4d
  400294:	4c02      	ldr	r4, [pc, #8]	; (4002a0 <wait_ready+0x10>)
  400296:	4628      	mov	r0, r5
  400298:	47a0      	blx	r4
  40029a:	2800      	cmp	r0, #0
  40029c:	d0fb      	beq.n	400296 <wait_ready+0x6>
	}
}
  40029e:	bd38      	pop	{r3, r4, r5, pc}
  4002a0:	00405041 	.word	0x00405041

004002a4 <write_row_address>:
 * \param raw  Pointer to a nand_flash_raw instance.
 * \param row_address  Row address to send.
 */
static void write_row_address(const struct nand_flash_raw *raw,
		uint32_t row_address)
{
  4002a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4002a6:	4606      	mov	r6, r0
  4002a8:	460d      	mov	r5, r1
	uint32_t num_page =
  4002aa:	4b08      	ldr	r3, [pc, #32]	; (4002cc <write_row_address+0x28>)
  4002ac:	4798      	blx	r3
			nand_flash_model_get_device_size_in_pages(MODEL(raw));

	while (num_page > 0) {
  4002ae:	b160      	cbz	r0, 4002ca <write_row_address+0x26>
  4002b0:	4604      	mov	r4, r0
		if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
  4002b2:	4f07      	ldr	r7, [pc, #28]	; (4002d0 <write_row_address+0x2c>)
  4002b4:	4630      	mov	r0, r6
  4002b6:	47b8      	blx	r7
  4002b8:	2810      	cmp	r0, #16
			WRITE_ADDRESS16(raw, (row_address & 0xFF));
  4002ba:	6933      	ldr	r3, [r6, #16]
  4002bc:	b2ea      	uxtb	r2, r5
  4002be:	bf0c      	ite	eq
  4002c0:	801a      	strheq	r2, [r3, #0]
		} else {
			WRITE_ADDRESS(raw, (row_address & 0xFF));
  4002c2:	701a      	strbne	r2, [r3, #0]
		}

		num_page >>= 8;
		row_address >>= 8;
  4002c4:	0a2d      	lsrs	r5, r5, #8
		uint32_t row_address)
{
	uint32_t num_page =
			nand_flash_model_get_device_size_in_pages(MODEL(raw));

	while (num_page > 0) {
  4002c6:	0a24      	lsrs	r4, r4, #8
  4002c8:	d1f4      	bne.n	4002b4 <write_row_address+0x10>
  4002ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4002cc:	00400215 	.word	0x00400215
  4002d0:	00400259 	.word	0x00400259

004002d4 <read_data>:
 * \param buffer  Pointer to data buffer.
 * \param size  Number of bytes that will be written.
 */
static void read_data(const struct nand_flash_raw *raw,
		uint8_t *buffer, uint32_t size)
{
  4002d4:	b570      	push	{r4, r5, r6, lr}
  4002d6:	4605      	mov	r5, r0
  4002d8:	460e      	mov	r6, r1
  4002da:	4614      	mov	r4, r2
	uint32_t i;

	/* Check the chip data bus width */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
  4002dc:	4b19      	ldr	r3, [pc, #100]	; (400344 <read_data+0x70>)
  4002de:	4798      	blx	r3
  4002e0:	2810      	cmp	r0, #16
  4002e2:	d001      	beq.n	4002e8 <read_data+0x14>
			for (i = 0; i < size; i++) {
				buffer16[i] = READ_DATA16(raw);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
  4002e4:	bb2c      	cbnz	r4, 400332 <read_data+0x5e>
  4002e6:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t i;

	/* Check the chip data bus width */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
		/* Not aligned: read 16-bit and store by byte */
		if (((uint32_t)buffer & 0x1u) || (size & 0x1u))  {
  4002e8:	ea46 0304 	orr.w	r3, r6, r4
  4002ec:	f013 0f01 	tst.w	r3, #1
  4002f0:	d013      	beq.n	40031a <read_data+0x46>
  4002f2:	1c72      	adds	r2, r6, #1
  4002f4:	f024 0001 	bic.w	r0, r4, #1
  4002f8:	2100      	movs	r1, #0
  4002fa:	e003      	b.n	400304 <read_data+0x30>
			uint16_t tmp16;
			for (i = 0; i < size;) {
				tmp16 = READ_DATA16(raw);
				buffer[i++] = tmp16 & 0xFF;
				if (i < size) {
					buffer[i++] = (tmp16 >> 8) & 0xFF;
  4002fc:	3102      	adds	r1, #2
  4002fe:	0a1b      	lsrs	r3, r3, #8
  400300:	f802 3c02 	strb.w	r3, [r2, #-2]
	/* Check the chip data bus width */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
		/* Not aligned: read 16-bit and store by byte */
		if (((uint32_t)buffer & 0x1u) || (size & 0x1u))  {
			uint16_t tmp16;
			for (i = 0; i < size;) {
  400304:	428c      	cmp	r4, r1
  400306:	d91c      	bls.n	400342 <read_data+0x6e>
				tmp16 = READ_DATA16(raw);
  400308:	696b      	ldr	r3, [r5, #20]
  40030a:	881b      	ldrh	r3, [r3, #0]
  40030c:	b29b      	uxth	r3, r3
				buffer[i++] = tmp16 & 0xFF;
  40030e:	f802 3c01 	strb.w	r3, [r2, #-1]
  400312:	3202      	adds	r2, #2
				if (i < size) {
  400314:	4281      	cmp	r1, r0
  400316:	d014      	beq.n	400342 <read_data+0x6e>
  400318:	e7f0      	b.n	4002fc <read_data+0x28>
		} else {
			/* Aligned, uses 16b pointer */
			uint16_t *buffer16 = (uint16_t *)(uint32_t)buffer;
			size >>= 1;

			for (i = 0; i < size; i++) {
  40031a:	0862      	lsrs	r2, r4, #1
  40031c:	d011      	beq.n	400342 <read_data+0x6e>
  40031e:	eb06 0142 	add.w	r1, r6, r2, lsl #1
  400322:	4632      	mov	r2, r6
				buffer16[i] = READ_DATA16(raw);
  400324:	696b      	ldr	r3, [r5, #20]
  400326:	881b      	ldrh	r3, [r3, #0]
  400328:	f822 3b02 	strh.w	r3, [r2], #2
		} else {
			/* Aligned, uses 16b pointer */
			uint16_t *buffer16 = (uint16_t *)(uint32_t)buffer;
			size >>= 1;

			for (i = 0; i < size; i++) {
  40032c:	428a      	cmp	r2, r1
  40032e:	d1f9      	bne.n	400324 <read_data+0x50>
  400330:	bd70      	pop	{r4, r5, r6, pc}
  400332:	4633      	mov	r3, r6
  400334:	1932      	adds	r2, r6, r4
				buffer16[i] = READ_DATA16(raw);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
			buffer[i] = READ_DATA8(raw);
  400336:	6968      	ldr	r0, [r5, #20]
  400338:	7800      	ldrb	r0, [r0, #0]
  40033a:	f803 0b01 	strb.w	r0, [r3], #1
			for (i = 0; i < size; i++) {
				buffer16[i] = READ_DATA16(raw);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
  40033e:	4293      	cmp	r3, r2
  400340:	d1f9      	bne.n	400336 <read_data+0x62>
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	00400259 	.word	0x00400259

00400348 <write_data>:
 * \param buffer  Pointer to data buffer.
 * \param size  Number of bytes that will be written.
 */
static void write_data(const struct nand_flash_raw *raw,
		uint8_t *buffer, uint32_t size)
{
  400348:	b570      	push	{r4, r5, r6, lr}
  40034a:	4605      	mov	r5, r0
  40034c:	460e      	mov	r6, r1
  40034e:	4614      	mov	r4, r2
	uint32_t i;

	/* Check the data bus width of the NAND Flash */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
  400350:	4b1b      	ldr	r3, [pc, #108]	; (4003c0 <write_data+0x78>)
  400352:	4798      	blx	r3
  400354:	2810      	cmp	r0, #16
  400356:	d001      	beq.n	40035c <write_data+0x14>
			for (i = 0; i < size; i++) {
				WRITE_DATA16(raw, buffer16[i]);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
  400358:	bb44      	cbnz	r4, 4003ac <write_data+0x64>
  40035a:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t i;

	/* Check the data bus width of the NAND Flash */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
		/* Not aligned, get data by byte */
		if (((uint32_t)buffer & 0x1u) || (size & 0x1u)) {
  40035c:	ea46 0304 	orr.w	r3, r6, r4
  400360:	f013 0f01 	tst.w	r3, #1
  400364:	d016      	beq.n	400394 <write_data+0x4c>
			uint16_t tmp16;
			for (i = 0; i < size;) {
  400366:	b34c      	cbz	r4, 4003bc <write_data+0x74>
  400368:	2101      	movs	r1, #1
  40036a:	2200      	movs	r2, #0
				tmp16 = buffer[i++];
  40036c:	5cb3      	ldrb	r3, [r6, r2]
				if (i < size) {
  40036e:	428c      	cmp	r4, r1
  400370:	d90a      	bls.n	400388 <write_data+0x40>
					tmp16 += buffer[i++] << 8;
  400372:	3202      	adds	r2, #2
  400374:	5c70      	ldrb	r0, [r6, r1]
  400376:	eb03 2300 	add.w	r3, r3, r0, lsl #8
  40037a:	b29b      	uxth	r3, r3
				} else {
					tmp16 += 0xFF00; // Write FF if no data
				}
				WRITE_DATA16(raw, tmp16);
  40037c:	6968      	ldr	r0, [r5, #20]
  40037e:	8003      	strh	r3, [r0, #0]
  400380:	3102      	adds	r1, #2
	/* Check the data bus width of the NAND Flash */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
		/* Not aligned, get data by byte */
		if (((uint32_t)buffer & 0x1u) || (size & 0x1u)) {
			uint16_t tmp16;
			for (i = 0; i < size;) {
  400382:	4294      	cmp	r4, r2
  400384:	d8f2      	bhi.n	40036c <write_data+0x24>
  400386:	bd70      	pop	{r4, r5, r6, pc}
				tmp16 = buffer[i++];
				if (i < size) {
					tmp16 += buffer[i++] << 8;
				} else {
					tmp16 += 0xFF00; // Write FF if no data
  400388:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
  40038c:	b29b      	uxth	r3, r3
				}
				WRITE_DATA16(raw, tmp16);
  40038e:	696a      	ldr	r2, [r5, #20]
  400390:	8013      	strh	r3, [r2, #0]
  400392:	bd70      	pop	{r4, r5, r6, pc}
			}
		} else {
			uint16_t *buffer16 = (uint16_t *)(uint32_t)buffer;
			size >>= 1;
			for (i = 0; i < size; i++) {
  400394:	0862      	lsrs	r2, r4, #1
  400396:	d011      	beq.n	4003bc <write_data+0x74>
  400398:	eb06 0042 	add.w	r0, r6, r2, lsl #1
  40039c:	4632      	mov	r2, r6
				WRITE_DATA16(raw, buffer16[i]);
  40039e:	696b      	ldr	r3, [r5, #20]
  4003a0:	f832 1b02 	ldrh.w	r1, [r2], #2
  4003a4:	8019      	strh	r1, [r3, #0]
				WRITE_DATA16(raw, tmp16);
			}
		} else {
			uint16_t *buffer16 = (uint16_t *)(uint32_t)buffer;
			size >>= 1;
			for (i = 0; i < size; i++) {
  4003a6:	4290      	cmp	r0, r2
  4003a8:	d1f9      	bne.n	40039e <write_data+0x56>
  4003aa:	bd70      	pop	{r4, r5, r6, pc}
  4003ac:	4633      	mov	r3, r6
  4003ae:	1932      	adds	r2, r6, r4
				WRITE_DATA16(raw, buffer16[i]);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
			WRITE_DATA8(raw, buffer[i]);
  4003b0:	6968      	ldr	r0, [r5, #20]
  4003b2:	f813 4b01 	ldrb.w	r4, [r3], #1
  4003b6:	7004      	strb	r4, [r0, #0]
			for (i = 0; i < size; i++) {
				WRITE_DATA16(raw, buffer16[i]);
			}
		}
	} else {
		for (i = 0; i < size; i++) {
  4003b8:	429a      	cmp	r2, r3
  4003ba:	d1f9      	bne.n	4003b0 <write_data+0x68>
  4003bc:	bd70      	pop	{r4, r5, r6, pc}
  4003be:	bf00      	nop
  4003c0:	00400259 	.word	0x00400259

004003c4 <write_column_address>:
 * \param raw  Pointer to a nand_flash_raw instance.
 * \param column_address  Column address to send.
 */
static void write_column_address(const struct nand_flash_raw *raw,
		uint16_t column_address)
{
  4003c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003c6:	4606      	mov	r6, r0
  4003c8:	460d      	mov	r5, r1
	uint16_t page_data_size =
  4003ca:	4b0d      	ldr	r3, [pc, #52]	; (400400 <write_column_address+0x3c>)
  4003cc:	4798      	blx	r3
  4003ce:	4604      	mov	r4, r0
			nand_flash_model_get_page_data_size(MODEL(raw));

	/* Check the data bus width of the NAND Flash */
	if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
  4003d0:	4630      	mov	r0, r6
  4003d2:	4b0c      	ldr	r3, [pc, #48]	; (400404 <write_column_address+0x40>)
  4003d4:	4798      	blx	r3
  4003d6:	2810      	cmp	r0, #16
		/* Div 2 is because we address in word and not in byte */
		column_address >>= 1;
  4003d8:	bf08      	it	eq
  4003da:	086d      	lsreq	r5, r5, #1
	}
	/*
	 * Send single column address byte for small block devices,
	 * or two column address bytes for large block devices.
	 */
	while (page_data_size > 2) {
  4003dc:	2c02      	cmp	r4, #2
  4003de:	d90d      	bls.n	4003fc <write_column_address+0x38>
		if (nand_flash_model_get_data_bus_width(MODEL(raw)) == 16) {
  4003e0:	4f08      	ldr	r7, [pc, #32]	; (400404 <write_column_address+0x40>)
  4003e2:	4630      	mov	r0, r6
  4003e4:	47b8      	blx	r7
  4003e6:	2810      	cmp	r0, #16
			WRITE_ADDRESS16(raw, (column_address & 0xFF));
  4003e8:	6933      	ldr	r3, [r6, #16]
  4003ea:	b2ea      	uxtb	r2, r5
  4003ec:	bf0c      	ite	eq
  4003ee:	801a      	strheq	r2, [r3, #0]
		} else {
			WRITE_ADDRESS(raw, (column_address & 0xFF));
  4003f0:	701a      	strbne	r2, [r3, #0]
		}

		page_data_size >>= 8;
  4003f2:	f3c4 240f 	ubfx	r4, r4, #8, #16
		column_address >>= 8;
  4003f6:	0a2d      	lsrs	r5, r5, #8
	}
	/*
	 * Send single column address byte for small block devices,
	 * or two column address bytes for large block devices.
	 */
	while (page_data_size > 2) {
  4003f8:	2c02      	cmp	r4, #2
  4003fa:	d8f2      	bhi.n	4003e2 <write_column_address+0x1e>
  4003fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003fe:	bf00      	nop
  400400:	0040024d 	.word	0x0040024d
  400404:	00400259 	.word	0x00400259

00400408 <nand_flash_raw_reset>:
 * \brief Reset a NAND Flash device.
 *
 * \param raw  Pointer to a nand_flash_raw instance.
 */
void nand_flash_raw_reset(const struct nand_flash_raw *raw)
{
  400408:	b510      	push	{r4, lr}
  40040a:	4604      	mov	r4, r0
	ENABLE_CE(raw);
  40040c:	204e      	movs	r0, #78	; 0x4e
  40040e:	4b05      	ldr	r3, [pc, #20]	; (400424 <nand_flash_raw_reset+0x1c>)
  400410:	4798      	blx	r3
	WRITE_COMMAND(raw, NAND_COMMAND_RESET);
  400412:	68e3      	ldr	r3, [r4, #12]
  400414:	22ff      	movs	r2, #255	; 0xff
  400416:	701a      	strb	r2, [r3, #0]
	wait_ready();
  400418:	4b03      	ldr	r3, [pc, #12]	; (400428 <nand_flash_raw_reset+0x20>)
  40041a:	4798      	blx	r3
	DISABLE_CE(raw);
  40041c:	204e      	movs	r0, #78	; 0x4e
  40041e:	4b03      	ldr	r3, [pc, #12]	; (40042c <nand_flash_raw_reset+0x24>)
  400420:	4798      	blx	r3
  400422:	bd10      	pop	{r4, pc}
  400424:	00405079 	.word	0x00405079
  400428:	00400291 	.word	0x00400291
  40042c:	0040505d 	.word	0x0040505d

00400430 <nand_flash_raw_read_id>:
 * \param raw  Pointer to a nand_flash_raw instance.
 *
 * \return id1|(id2<<8)|(id3<<16)|(id4<<24)
 */
uint32_t nand_flash_raw_read_id(const struct nand_flash_raw *raw)
{
  400430:	b510      	push	{r4, lr}
  400432:	4604      	mov	r4, r0
	uint32_t chip_id;

	ENABLE_CE(raw);
  400434:	204e      	movs	r0, #78	; 0x4e
  400436:	4b0e      	ldr	r3, [pc, #56]	; (400470 <nand_flash_raw_read_id+0x40>)
  400438:	4798      	blx	r3

	WRITE_COMMAND(raw, NAND_COMMAND_READID);
  40043a:	68e3      	ldr	r3, [r4, #12]
  40043c:	2290      	movs	r2, #144	; 0x90
  40043e:	701a      	strb	r2, [r3, #0]
	WRITE_ADDRESS(raw, 0);
  400440:	6923      	ldr	r3, [r4, #16]
  400442:	2200      	movs	r2, #0
  400444:	701a      	strb	r2, [r3, #0]

	/* make sure ready */
	delay_us(1);
  400446:	2009      	movs	r0, #9
  400448:	4b0a      	ldr	r3, [pc, #40]	; (400474 <nand_flash_raw_read_id+0x44>)
  40044a:	4798      	blx	r3

	chip_id = READ_DATA8(raw);
  40044c:	6961      	ldr	r1, [r4, #20]
  40044e:	7808      	ldrb	r0, [r1, #0]
	chip_id |= (READ_DATA8(raw) << 8);
  400450:	780c      	ldrb	r4, [r1, #0]
	chip_id |= (READ_DATA8(raw) << 16);
  400452:	780a      	ldrb	r2, [r1, #0]
  400454:	0412      	lsls	r2, r2, #16
  400456:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
  40045a:	ea40 0304 	orr.w	r3, r0, r4
	chip_id |= (READ_DATA8(raw) << 24);
  40045e:	780c      	ldrb	r4, [r1, #0]
  400460:	ea43 6404 	orr.w	r4, r3, r4, lsl #24
	DISABLE_CE(raw);
  400464:	204e      	movs	r0, #78	; 0x4e
  400466:	4b04      	ldr	r3, [pc, #16]	; (400478 <nand_flash_raw_read_id+0x48>)
  400468:	4798      	blx	r3

	return chip_id;
}
  40046a:	4620      	mov	r0, r4
  40046c:	bd10      	pop	{r4, pc}
  40046e:	bf00      	nop
  400470:	00405079 	.word	0x00405079
  400474:	20000001 	.word	0x20000001
  400478:	0040505d 	.word	0x0040505d

0040047c <nand_flash_raw_initialize>:
 * \return 0 if successful; otherwise returns NAND_COMMON_ERROR_UNKNOWNMODEL.
 */
uint32_t nand_flash_raw_initialize(struct nand_flash_raw *raw,
		const struct nand_flash_model *model, uint32_t command_address,
		uint32_t address_address, uint32_t data_address)
{
  40047c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400480:	4604      	mov	r4, r0
  400482:	460e      	mov	r6, r1
  400484:	4690      	mov	r8, r2
  400486:	461f      	mov	r7, r3
#if SAM
	/* Configure SMC for NAND Flash accesses */
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  400488:	200a      	movs	r0, #10
  40048a:	4d1f      	ldr	r5, [pc, #124]	; (400508 <nand_flash_raw_initialize+0x8c>)
  40048c:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_PIOC),
  40048e:	200d      	movs	r0, #13
  400490:	47a8      	blx	r5

	/* CS setting in matrix */
	matrix_set_nandflash_cs(0x1u << BOARD_NAND_CS);
  400492:	2001      	movs	r0, #1
  400494:	4b1d      	ldr	r3, [pc, #116]	; (40050c <nand_flash_raw_initialize+0x90>)
  400496:	4798      	blx	r3
		ioport_set_pin_dir(PIN_NF_RB_IDX, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(PIN_NF_RB_IDX, IOPORT_MODE_PULLUP);
	}
#endif
	/* Configure SMC interface for NAND Flash */
	smc_set_setup_timing(SMC, BOARD_NAND_CS, CONF_NF_SETUP_TIMING);
  400498:	4d1d      	ldr	r5, [pc, #116]	; (400510 <nand_flash_raw_initialize+0x94>)
  40049a:	f04f 2201 	mov.w	r2, #16777472	; 0x1000100
  40049e:	2100      	movs	r1, #0
  4004a0:	4628      	mov	r0, r5
  4004a2:	4b1c      	ldr	r3, [pc, #112]	; (400514 <nand_flash_raw_initialize+0x98>)
  4004a4:	4798      	blx	r3
	smc_set_pulse_timing(SMC, BOARD_NAND_CS, CONF_NF_PULSE_TIMING);
  4004a6:	4a1c      	ldr	r2, [pc, #112]	; (400518 <nand_flash_raw_initialize+0x9c>)
  4004a8:	2100      	movs	r1, #0
  4004aa:	4628      	mov	r0, r5
  4004ac:	4b1b      	ldr	r3, [pc, #108]	; (40051c <nand_flash_raw_initialize+0xa0>)
  4004ae:	4798      	blx	r3
	smc_set_cycle_timing(SMC, BOARD_NAND_CS, CONF_NF_CYCLE_TIMING);
  4004b0:	4a1b      	ldr	r2, [pc, #108]	; (400520 <nand_flash_raw_initialize+0xa4>)
  4004b2:	2100      	movs	r1, #0
  4004b4:	4628      	mov	r0, r5
  4004b6:	4b1b      	ldr	r3, [pc, #108]	; (400524 <nand_flash_raw_initialize+0xa8>)
  4004b8:	4798      	blx	r3
	if (CONF_NF_BUSWIDTH == 8) {
		smc_set_mode(SMC, BOARD_NAND_CS, SMC_MODE_READ_MODE
  4004ba:	2203      	movs	r2, #3
  4004bc:	2100      	movs	r1, #0
  4004be:	4628      	mov	r0, r5
  4004c0:	4b19      	ldr	r3, [pc, #100]	; (400528 <nand_flash_raw_initialize+0xac>)
  4004c2:	4798      	blx	r3
	/* Unprotect all the flashes */
	gpio_set_gpio_pin(NF_WP_PIN);
#endif

	/* Initialize fields */
	raw->command_address = command_address;
  4004c4:	f8c4 800c 	str.w	r8, [r4, #12]
	raw->address_address = address_address;
  4004c8:	6127      	str	r7, [r4, #16]
	raw->data_address = data_address;
  4004ca:	9b06      	ldr	r3, [sp, #24]
  4004cc:	6163      	str	r3, [r4, #20]

	/* Reset */
	nand_flash_raw_reset(raw);
  4004ce:	4620      	mov	r0, r4
  4004d0:	4b16      	ldr	r3, [pc, #88]	; (40052c <nand_flash_raw_initialize+0xb0>)
  4004d2:	4798      	blx	r3

	/* make sure for reset ready */
	delay_ms(1);
  4004d4:	f242 107c 	movw	r0, #8572	; 0x217c
  4004d8:	4b15      	ldr	r3, [pc, #84]	; (400530 <nand_flash_raw_initialize+0xb4>)
  4004da:	4798      	blx	r3

	/* If model is not provided, autodetect it */
	if (!model) {
  4004dc:	b96e      	cbnz	r6, 4004fa <nand_flash_raw_initialize+0x7e>
		if (nand_flash_model_find(nand_flash_model_list,
  4004de:	4620      	mov	r0, r4
  4004e0:	4b14      	ldr	r3, [pc, #80]	; (400534 <nand_flash_raw_initialize+0xb8>)
  4004e2:	4798      	blx	r3
  4004e4:	4623      	mov	r3, r4
  4004e6:	4602      	mov	r2, r0
  4004e8:	213a      	movs	r1, #58	; 0x3a
  4004ea:	4813      	ldr	r0, [pc, #76]	; (400538 <nand_flash_raw_initialize+0xbc>)
  4004ec:	4c13      	ldr	r4, [pc, #76]	; (40053c <nand_flash_raw_initialize+0xc0>)
  4004ee:	47a0      	blx	r4
  4004f0:	2800      	cmp	r0, #0
				NAND_FLASH_MODEL_LIST_SIZE, nand_flash_raw_read_id(raw),
				&(raw->model))) {
			return NAND_COMMON_ERROR_UNKNOWNMODEL;
  4004f2:	bf18      	it	ne
  4004f4:	2008      	movne	r0, #8
  4004f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
	} else {
		/* Copy provided model */
		raw->model = *model;
  4004fa:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
  4004fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	return 0;
  400502:	2000      	movs	r0, #0
}
  400504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400508:	0040557d 	.word	0x0040557d
  40050c:	00400805 	.word	0x00400805
  400510:	400e0000 	.word	0x400e0000
  400514:	004007e5 	.word	0x004007e5
  400518:	04040302 	.word	0x04040302
  40051c:	004007ed 	.word	0x004007ed
  400520:	00070004 	.word	0x00070004
  400524:	004007f5 	.word	0x004007f5
  400528:	004007fd 	.word	0x004007fd
  40052c:	00400409 	.word	0x00400409
  400530:	20000001 	.word	0x20000001
  400534:	00400431 	.word	0x00400431
  400538:	00410a70 	.word	0x00410a70
  40053c:	00400129 	.word	0x00400129

00400540 <nand_flash_raw_erase_block>:
 *
 * \return 0 if successful; otherwise returns NAND_COMMON_ERROR_BADBLOCK.
 */
uint32_t nand_flash_raw_erase_block(const struct nand_flash_raw *raw,
		uint16_t block)
{
  400540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400544:	4604      	mov	r4, r0
  400546:	4689      	mov	r9, r1
  400548:	2502      	movs	r5, #2
	uint32_t error = 0;
	uint32_t row_address;

	/* Calculate address used for erase */
	row_address = block *
			nand_flash_model_get_block_size_in_pages(MODEL(raw));
  40054a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 4005b8 <nand_flash_raw_erase_block+0x78>

	/* Start erase */
	ENABLE_CE(raw);
  40054e:	4f14      	ldr	r7, [pc, #80]	; (4005a0 <nand_flash_raw_erase_block+0x60>)
	WRITE_COMMAND(raw, NAND_COMMAND_ERASE_1);
	write_row_address(raw, row_address);
  400550:	4e14      	ldr	r6, [pc, #80]	; (4005a4 <nand_flash_raw_erase_block+0x64>)
	uint32_t error = 0;
	uint32_t row_address;

	/* Calculate address used for erase */
	row_address = block *
			nand_flash_model_get_block_size_in_pages(MODEL(raw));
  400552:	4620      	mov	r0, r4
  400554:	47c0      	blx	r8
{
	uint32_t error = 0;
	uint32_t row_address;

	/* Calculate address used for erase */
	row_address = block *
  400556:	fb00 fa09 	mul.w	sl, r0, r9
			nand_flash_model_get_block_size_in_pages(MODEL(raw));

	/* Start erase */
	ENABLE_CE(raw);
  40055a:	204e      	movs	r0, #78	; 0x4e
  40055c:	47b8      	blx	r7
	WRITE_COMMAND(raw, NAND_COMMAND_ERASE_1);
  40055e:	68e3      	ldr	r3, [r4, #12]
  400560:	2260      	movs	r2, #96	; 0x60
  400562:	701a      	strb	r2, [r3, #0]
	write_row_address(raw, row_address);
  400564:	4651      	mov	r1, sl
  400566:	4620      	mov	r0, r4
  400568:	47b0      	blx	r6
	WRITE_COMMAND(raw, NAND_COMMAND_ERASE_2);
  40056a:	68e3      	ldr	r3, [r4, #12]
  40056c:	22d0      	movs	r2, #208	; 0xd0
  40056e:	701a      	strb	r2, [r3, #0]

	/* make sure for erase ready */
	delay_ms(3);
  400570:	f246 4073 	movw	r0, #25715	; 0x6473
  400574:	4b0c      	ldr	r3, [pc, #48]	; (4005a8 <nand_flash_raw_erase_block+0x68>)
  400576:	4798      	blx	r3

	wait_ready();
  400578:	4b0c      	ldr	r3, [pc, #48]	; (4005ac <nand_flash_raw_erase_block+0x6c>)
  40057a:	4798      	blx	r3

	if (!check_status(raw)) {
  40057c:	4620      	mov	r0, r4
  40057e:	4b0c      	ldr	r3, [pc, #48]	; (4005b0 <nand_flash_raw_erase_block+0x70>)
  400580:	4798      	blx	r3
  400582:	b128      	cbz	r0, 400590 <nand_flash_raw_erase_block+0x50>
		error = NAND_COMMON_ERROR_CANNOTERASE;
	}

	DISABLE_CE(raw);
  400584:	204e      	movs	r0, #78	; 0x4e
  400586:	4b0b      	ldr	r3, [pc, #44]	; (4005b4 <nand_flash_raw_erase_block+0x74>)
  400588:	4798      	blx	r3
{
	uint32_t num_try = CONF_NF_ERASE_NUM_TRY;

	while (num_try > 0) {
		if (!erase_block(raw, block)) {
			return 0;
  40058a:	2000      	movs	r0, #0
  40058c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

	if (!check_status(raw)) {
		error = NAND_COMMON_ERROR_CANNOTERASE;
	}

	DISABLE_CE(raw);
  400590:	204e      	movs	r0, #78	; 0x4e
  400592:	4b08      	ldr	r3, [pc, #32]	; (4005b4 <nand_flash_raw_erase_block+0x74>)
  400594:	4798      	blx	r3
uint32_t nand_flash_raw_erase_block(const struct nand_flash_raw *raw,
		uint16_t block)
{
	uint32_t num_try = CONF_NF_ERASE_NUM_TRY;

	while (num_try > 0) {
  400596:	3d01      	subs	r5, #1
  400598:	d1db      	bne.n	400552 <nand_flash_raw_erase_block+0x12>
		}

		num_try--;
	}

	return NAND_COMMON_ERROR_BADBLOCK;
  40059a:	200c      	movs	r0, #12
}
  40059c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4005a0:	00405079 	.word	0x00405079
  4005a4:	004002a5 	.word	0x004002a5
  4005a8:	20000001 	.word	0x20000001
  4005ac:	00400291 	.word	0x00400291
  4005b0:	00400279 	.word	0x00400279
  4005b4:	0040505d 	.word	0x0040505d
  4005b8:	00400239 	.word	0x00400239

004005bc <nand_flash_raw_read_page>:
 *
 * \note If one of the buffer pointer is 0, the corresponding area is not read.
 */
void nand_flash_raw_read_page(const struct nand_flash_raw *raw,
		uint16_t block, uint16_t page, uint8_t *data, uint8_t *spare)
{
  4005bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4005c0:	4604      	mov	r4, r0
  4005c2:	468a      	mov	sl, r1
  4005c4:	4615      	mov	r5, r2
  4005c6:	461e      	mov	r6, r3
	uint32_t small_block = nand_flash_model_small_block(MODEL(raw));
  4005c8:	4b32      	ldr	r3, [pc, #200]	; (400694 <nand_flash_raw_read_page+0xd8>)
  4005ca:	4798      	blx	r3
  4005cc:	4680      	mov	r8, r0
	uint32_t page_data_size =
			nand_flash_model_get_page_data_size(MODEL(raw));
  4005ce:	4620      	mov	r0, r4
  4005d0:	4b31      	ldr	r3, [pc, #196]	; (400698 <nand_flash_raw_read_page+0xdc>)
  4005d2:	4798      	blx	r3
  4005d4:	4607      	mov	r7, r0
	uint32_t page_spare_size =
			nand_flash_model_get_page_spare_size(MODEL(raw));
  4005d6:	4620      	mov	r0, r4
  4005d8:	4b30      	ldr	r3, [pc, #192]	; (40069c <nand_flash_raw_read_page+0xe0>)
  4005da:	4798      	blx	r3
  4005dc:	4681      	mov	r9, r0
	uint32_t col_address;
	uint32_t row_address;

	/* Calculate actual address of the page */
	row_address = block *
			nand_flash_model_get_block_size_in_pages(MODEL(raw)) + page;
  4005de:	4620      	mov	r0, r4
  4005e0:	4b2f      	ldr	r3, [pc, #188]	; (4006a0 <nand_flash_raw_read_page+0xe4>)
  4005e2:	4798      	blx	r3
			nand_flash_model_get_page_spare_size(MODEL(raw));
	uint32_t col_address;
	uint32_t row_address;

	/* Calculate actual address of the page */
	row_address = block *
  4005e4:	fb00 550a 	mla	r5, r0, sl, r5
			nand_flash_model_get_block_size_in_pages(MODEL(raw)) + page;

	/* Start operation */
	ENABLE_CE(raw);
  4005e8:	204e      	movs	r0, #78	; 0x4e
  4005ea:	4b2e      	ldr	r3, [pc, #184]	; (4006a4 <nand_flash_raw_read_page+0xe8>)
  4005ec:	4798      	blx	r3

	if (data) {
  4005ee:	2e00      	cmp	r6, #0
  4005f0:	d14a      	bne.n	400688 <nand_flash_raw_read_page+0xcc>
		/* to read spare area in sequential access */
		col_address = page_data_size;
	}

	/* Use either small blocks or large blocks data area read */
	if (small_block) {
  4005f2:	f1b8 0f00 	cmp.w	r8, #0
  4005f6:	d011      	beq.n	40061c <nand_flash_raw_read_page+0x60>
		if (col_address == 0) {
  4005f8:	b91f      	cbnz	r7, 400602 <nand_flash_raw_read_page+0x46>
			WRITE_COMMAND(raw, NAND_COMMAND_READ_A);
  4005fa:	68e3      	ldr	r3, [r4, #12]
  4005fc:	2100      	movs	r1, #0
  4005fe:	7019      	strb	r1, [r3, #0]
  400600:	e003      	b.n	40060a <nand_flash_raw_read_page+0x4e>
		} else if (col_address == page_data_size) {
			WRITE_COMMAND(raw, NAND_COMMAND_READ_C);
  400602:	68e3      	ldr	r3, [r4, #12]
  400604:	2250      	movs	r2, #80	; 0x50
  400606:	701a      	strb	r2, [r3, #0]

	if (data) {
		col_address = 0;
	} else {
		/* to read spare area in sequential access */
		col_address = page_data_size;
  400608:	4639      	mov	r1, r7
			WRITE_COMMAND(raw, NAND_COMMAND_READ_A);
		} else if (col_address == page_data_size) {
			WRITE_COMMAND(raw, NAND_COMMAND_READ_C);
		}

		write_column_address(raw, col_address);
  40060a:	b289      	uxth	r1, r1
  40060c:	4620      	mov	r0, r4
  40060e:	4b26      	ldr	r3, [pc, #152]	; (4006a8 <nand_flash_raw_read_page+0xec>)
  400610:	4798      	blx	r3
		write_row_address(raw, row_address);
  400612:	4629      	mov	r1, r5
  400614:	4620      	mov	r0, r4
  400616:	4b25      	ldr	r3, [pc, #148]	; (4006ac <nand_flash_raw_read_page+0xf0>)
  400618:	4798      	blx	r3
  40061a:	e00e      	b.n	40063a <nand_flash_raw_read_page+0x7e>

	if (data) {
		col_address = 0;
	} else {
		/* to read spare area in sequential access */
		col_address = page_data_size;
  40061c:	4639      	mov	r1, r7
		}

		write_column_address(raw, col_address);
		write_row_address(raw, row_address);
	} else {
		WRITE_COMMAND(raw, NAND_COMMAND_READ_1);
  40061e:	68e3      	ldr	r3, [r4, #12]
  400620:	2200      	movs	r2, #0
  400622:	701a      	strb	r2, [r3, #0]
		write_column_address(raw, col_address);
  400624:	b289      	uxth	r1, r1
  400626:	4620      	mov	r0, r4
  400628:	4b1f      	ldr	r3, [pc, #124]	; (4006a8 <nand_flash_raw_read_page+0xec>)
  40062a:	4798      	blx	r3
		write_row_address(raw, row_address);
  40062c:	4629      	mov	r1, r5
  40062e:	4620      	mov	r0, r4
  400630:	4b1e      	ldr	r3, [pc, #120]	; (4006ac <nand_flash_raw_read_page+0xf0>)
  400632:	4798      	blx	r3
		WRITE_COMMAND(raw, NAND_COMMAND_READ_2);
  400634:	68e3      	ldr	r3, [r4, #12]
  400636:	2230      	movs	r2, #48	; 0x30
  400638:	701a      	strb	r2, [r3, #0]
	}

	/* make sure ready */
	delay_us(30);
  40063a:	f44f 7081 	mov.w	r0, #258	; 0x102
  40063e:	4b1c      	ldr	r3, [pc, #112]	; (4006b0 <nand_flash_raw_read_page+0xf4>)
  400640:	4798      	blx	r3
	/* Wait for the NAND to be ready */
	wait_ready();
  400642:	4b1c      	ldr	r3, [pc, #112]	; (4006b4 <nand_flash_raw_read_page+0xf8>)
  400644:	4798      	blx	r3

	/* Read data area if needed */
	if (data) {
  400646:	b196      	cbz	r6, 40066e <nand_flash_raw_read_page+0xb2>
		WRITE_COMMAND(raw, NAND_COMMAND_READ_1);
  400648:	68e3      	ldr	r3, [r4, #12]
  40064a:	2200      	movs	r2, #0
  40064c:	701a      	strb	r2, [r3, #0]
		/* make sure ready */
		delay_us(1);
  40064e:	2009      	movs	r0, #9
  400650:	4b17      	ldr	r3, [pc, #92]	; (4006b0 <nand_flash_raw_read_page+0xf4>)
  400652:	4798      	blx	r3

		read_data(raw, data, page_data_size);
  400654:	463a      	mov	r2, r7
  400656:	4631      	mov	r1, r6
  400658:	4620      	mov	r0, r4
  40065a:	4b17      	ldr	r3, [pc, #92]	; (4006b8 <nand_flash_raw_read_page+0xfc>)
  40065c:	4798      	blx	r3

		if (spare) {
  40065e:	9b08      	ldr	r3, [sp, #32]
  400660:	b16b      	cbz	r3, 40067e <nand_flash_raw_read_page+0xc2>
			read_data(raw, spare, page_spare_size);
  400662:	464a      	mov	r2, r9
  400664:	4619      	mov	r1, r3
  400666:	4620      	mov	r0, r4
  400668:	4b13      	ldr	r3, [pc, #76]	; (4006b8 <nand_flash_raw_read_page+0xfc>)
  40066a:	4798      	blx	r3
  40066c:	e007      	b.n	40067e <nand_flash_raw_read_page+0xc2>
		}
	} else {
		/* Read spare area only */
		WRITE_COMMAND(raw, NAND_COMMAND_READ_1);
  40066e:	68e3      	ldr	r3, [r4, #12]
  400670:	2200      	movs	r2, #0
  400672:	701a      	strb	r2, [r3, #0]
		read_data(raw, spare, page_spare_size);
  400674:	464a      	mov	r2, r9
  400676:	9908      	ldr	r1, [sp, #32]
  400678:	4620      	mov	r0, r4
  40067a:	4b0f      	ldr	r3, [pc, #60]	; (4006b8 <nand_flash_raw_read_page+0xfc>)
  40067c:	4798      	blx	r3
	}

	/* Disable CE */
	DISABLE_CE(raw);
  40067e:	204e      	movs	r0, #78	; 0x4e
  400680:	4b0e      	ldr	r3, [pc, #56]	; (4006bc <nand_flash_raw_read_page+0x100>)
  400682:	4798      	blx	r3
}
  400684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		/* to read spare area in sequential access */
		col_address = page_data_size;
	}

	/* Use either small blocks or large blocks data area read */
	if (small_block) {
  400688:	f1b8 0f00 	cmp.w	r8, #0
  40068c:	d1b5      	bne.n	4005fa <nand_flash_raw_read_page+0x3e>

	/* Start operation */
	ENABLE_CE(raw);

	if (data) {
		col_address = 0;
  40068e:	2100      	movs	r1, #0
  400690:	e7c5      	b.n	40061e <nand_flash_raw_read_page+0x62>
  400692:	bf00      	nop
  400694:	00400269 	.word	0x00400269
  400698:	0040024d 	.word	0x0040024d
  40069c:	00400251 	.word	0x00400251
  4006a0:	00400239 	.word	0x00400239
  4006a4:	00405079 	.word	0x00405079
  4006a8:	004003c5 	.word	0x004003c5
  4006ac:	004002a5 	.word	0x004002a5
  4006b0:	20000001 	.word	0x20000001
  4006b4:	00400291 	.word	0x00400291
  4006b8:	004002d5 	.word	0x004002d5
  4006bc:	0040505d 	.word	0x0040505d

004006c0 <nand_flash_raw_write_page>:
 * \note If one of the buffer pointer is 0, the corresponding area is not
 * written.
 */
uint32_t nand_flash_raw_write_page(const struct nand_flash_raw *raw,
		uint16_t block, uint16_t page, uint8_t *data, uint8_t *spare)
{
  4006c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006c4:	b087      	sub	sp, #28
  4006c6:	4604      	mov	r4, r0
  4006c8:	4688      	mov	r8, r1
  4006ca:	4691      	mov	r9, r2
  4006cc:	9301      	str	r3, [sp, #4]
  4006ce:	2502      	movs	r5, #2
static uint32_t write_page(const struct nand_flash_raw *raw,
		uint16_t block, uint16_t page, void *data, void *spare)
{
	uint32_t error = 0;
	uint32_t page_data_size =
			nand_flash_model_get_page_data_size(MODEL(raw));
  4006d0:	f8df b108 	ldr.w	fp, [pc, #264]	; 4007dc <nand_flash_raw_write_page+0x11c>
	uint32_t page_spare_size =
			nand_flash_model_get_page_spare_size(MODEL(raw));
  4006d4:	f8df a108 	ldr.w	sl, [pc, #264]	; 4007e0 <nand_flash_raw_write_page+0x120>
	uint16_t dummy_byte;
	uint32_t row_address;

	/* Calculate physical address of the page */
	row_address = block *
			nand_flash_model_get_block_size_in_pages(MODEL(raw)) + page;
  4006d8:	4e37      	ldr	r6, [pc, #220]	; (4007b8 <nand_flash_raw_write_page+0xf8>)
static uint32_t write_page(const struct nand_flash_raw *raw,
		uint16_t block, uint16_t page, void *data, void *spare)
{
	uint32_t error = 0;
	uint32_t page_data_size =
			nand_flash_model_get_page_data_size(MODEL(raw));
  4006da:	4620      	mov	r0, r4
  4006dc:	47d8      	blx	fp
  4006de:	9002      	str	r0, [sp, #8]
	uint32_t page_spare_size =
			nand_flash_model_get_page_spare_size(MODEL(raw));
  4006e0:	4620      	mov	r0, r4
  4006e2:	47d0      	blx	sl
  4006e4:	9003      	str	r0, [sp, #12]
	uint16_t dummy_byte;
	uint32_t row_address;

	/* Calculate physical address of the page */
	row_address = block *
			nand_flash_model_get_block_size_in_pages(MODEL(raw)) + page;
  4006e6:	4620      	mov	r0, r4
  4006e8:	47b0      	blx	r6
			nand_flash_model_get_page_spare_size(MODEL(raw));
	uint16_t dummy_byte;
	uint32_t row_address;

	/* Calculate physical address of the page */
	row_address = block *
  4006ea:	fb00 9708 	mla	r7, r0, r8, r9
			nand_flash_model_get_block_size_in_pages(MODEL(raw)) + page;

	/* Start write operation */
	ENABLE_CE(raw);
  4006ee:	204e      	movs	r0, #78	; 0x4e
  4006f0:	4b32      	ldr	r3, [pc, #200]	; (4007bc <nand_flash_raw_write_page+0xfc>)
  4006f2:	4798      	blx	r3

	/* Write data area if needed */
	if (data) {
  4006f4:	9b01      	ldr	r3, [sp, #4]
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d046      	beq.n	400788 <nand_flash_raw_write_page+0xc8>
		WRITE_COMMAND(raw, NAND_COMMAND_WRITE_1);
  4006fa:	68e3      	ldr	r3, [r4, #12]
  4006fc:	2280      	movs	r2, #128	; 0x80
  4006fe:	701a      	strb	r2, [r3, #0]
		write_column_address(raw, 0);
  400700:	2100      	movs	r1, #0
  400702:	4620      	mov	r0, r4
  400704:	4b2e      	ldr	r3, [pc, #184]	; (4007c0 <nand_flash_raw_write_page+0x100>)
  400706:	4798      	blx	r3
		write_row_address(raw, row_address);
  400708:	4639      	mov	r1, r7
  40070a:	4620      	mov	r0, r4
  40070c:	4b2d      	ldr	r3, [pc, #180]	; (4007c4 <nand_flash_raw_write_page+0x104>)
  40070e:	4798      	blx	r3
		write_data(raw, (uint8_t *)data, page_data_size);
  400710:	9a02      	ldr	r2, [sp, #8]
  400712:	9901      	ldr	r1, [sp, #4]
  400714:	4620      	mov	r0, r4
  400716:	4b2c      	ldr	r3, [pc, #176]	; (4007c8 <nand_flash_raw_write_page+0x108>)
  400718:	4798      	blx	r3

		/* Spare is written here as well since it is more efficient */
		if (spare) {
  40071a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40071c:	b12b      	cbz	r3, 40072a <nand_flash_raw_write_page+0x6a>
			write_data(raw, (uint8_t *)spare, page_spare_size);
  40071e:	9a03      	ldr	r2, [sp, #12]
  400720:	4619      	mov	r1, r3
  400722:	4620      	mov	r0, r4
  400724:	4b28      	ldr	r3, [pc, #160]	; (4007c8 <nand_flash_raw_write_page+0x108>)
  400726:	4798      	blx	r3
  400728:	e005      	b.n	400736 <nand_flash_raw_write_page+0x76>
			 * ECC results are available as soon as the counter reaches the
			 * end of the main area. But when reach page size for an example,
			 * it could not generate last ECC_PR. The workaround is to receive
			 * page size plus one.
			 */
			read_data(raw, (uint8_t *)(&dummy_byte), 2);
  40072a:	2202      	movs	r2, #2
  40072c:	f10d 0116 	add.w	r1, sp, #22
  400730:	4620      	mov	r0, r4
  400732:	4b26      	ldr	r3, [pc, #152]	; (4007cc <nand_flash_raw_write_page+0x10c>)
  400734:	4798      	blx	r3
		}

		WRITE_COMMAND(raw, NAND_COMMAND_WRITE_2);
  400736:	68e3      	ldr	r3, [r4, #12]
  400738:	2210      	movs	r2, #16
  40073a:	701a      	strb	r2, [r3, #0]

		wait_ready();
  40073c:	4b24      	ldr	r3, [pc, #144]	; (4007d0 <nand_flash_raw_write_page+0x110>)
  40073e:	4798      	blx	r3
		if (!check_status(raw)) {
  400740:	4620      	mov	r0, r4
  400742:	4b24      	ldr	r3, [pc, #144]	; (4007d4 <nand_flash_raw_write_page+0x114>)
  400744:	4798      	blx	r3
  400746:	2800      	cmp	r0, #0
  400748:	d02b      	beq.n	4007a2 <nand_flash_raw_write_page+0xe2>
  40074a:	e02e      	b.n	4007aa <nand_flash_raw_write_page+0xea>
		}
	}

	/* Write spare area alone if needed */
	if (spare && (!data)) {
		WRITE_COMMAND(raw, NAND_COMMAND_WRITE_1);
  40074c:	68e3      	ldr	r3, [r4, #12]
  40074e:	2280      	movs	r2, #128	; 0x80
  400750:	701a      	strb	r2, [r3, #0]
		write_column_address(raw, page_data_size);
  400752:	9902      	ldr	r1, [sp, #8]
  400754:	4620      	mov	r0, r4
  400756:	4b1a      	ldr	r3, [pc, #104]	; (4007c0 <nand_flash_raw_write_page+0x100>)
  400758:	4798      	blx	r3
		write_row_address(raw, row_address);
  40075a:	4639      	mov	r1, r7
  40075c:	4620      	mov	r0, r4
  40075e:	4b19      	ldr	r3, [pc, #100]	; (4007c4 <nand_flash_raw_write_page+0x104>)
  400760:	4798      	blx	r3
		write_data(raw, (uint8_t *)spare, page_spare_size);
  400762:	9a03      	ldr	r2, [sp, #12]
  400764:	9910      	ldr	r1, [sp, #64]	; 0x40
  400766:	4620      	mov	r0, r4
  400768:	4b17      	ldr	r3, [pc, #92]	; (4007c8 <nand_flash_raw_write_page+0x108>)
  40076a:	4798      	blx	r3
		WRITE_COMMAND(raw, NAND_COMMAND_WRITE_2);
  40076c:	68e3      	ldr	r3, [r4, #12]
  40076e:	2210      	movs	r2, #16
  400770:	701a      	strb	r2, [r3, #0]

		wait_ready();
  400772:	4b17      	ldr	r3, [pc, #92]	; (4007d0 <nand_flash_raw_write_page+0x110>)
  400774:	4798      	blx	r3
		if (!check_status(raw)) {
  400776:	4620      	mov	r0, r4
  400778:	4b16      	ldr	r3, [pc, #88]	; (4007d4 <nand_flash_raw_write_page+0x114>)
  40077a:	4798      	blx	r3
  40077c:	b140      	cbz	r0, 400790 <nand_flash_raw_write_page+0xd0>
  40077e:	e00b      	b.n	400798 <nand_flash_raw_write_page+0xd8>
uint32_t nand_flash_raw_write_page(const struct nand_flash_raw *raw,
		uint16_t block, uint16_t page, uint8_t *data, uint8_t *spare)
{
	uint32_t num_try = CONF_NF_WRITE_NUM_TRY;

	while (num_try > 0) {
  400780:	3d01      	subs	r5, #1
  400782:	d1aa      	bne.n	4006da <nand_flash_raw_write_page+0x1a>
		}

		num_try--;
	}

	return NAND_COMMON_ERROR_BADBLOCK;
  400784:	200c      	movs	r0, #12
  400786:	e014      	b.n	4007b2 <nand_flash_raw_write_page+0xf2>
			error = NAND_COMMON_ERROR_CANNOTWRITE;
		}
	}

	/* Write spare area alone if needed */
	if (spare && (!data)) {
  400788:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40078a:	2b00      	cmp	r3, #0
  40078c:	d1de      	bne.n	40074c <nand_flash_raw_write_page+0x8c>
  40078e:	e003      	b.n	400798 <nand_flash_raw_write_page+0xd8>
			error = NAND_COMMON_ERROR_CANNOTWRITE;
		}
	}

	/* Disable chip */
	DISABLE_CE(raw);
  400790:	204e      	movs	r0, #78	; 0x4e
  400792:	4b11      	ldr	r3, [pc, #68]	; (4007d8 <nand_flash_raw_write_page+0x118>)
  400794:	4798      	blx	r3
  400796:	e7f3      	b.n	400780 <nand_flash_raw_write_page+0xc0>
  400798:	204e      	movs	r0, #78	; 0x4e
  40079a:	4b0f      	ldr	r3, [pc, #60]	; (4007d8 <nand_flash_raw_write_page+0x118>)
  40079c:	4798      	blx	r3
{
	uint32_t num_try = CONF_NF_WRITE_NUM_TRY;

	while (num_try > 0) {
		if (!write_page(raw, block, page, data, spare)) {
			return 0;
  40079e:	2000      	movs	r0, #0
  4007a0:	e007      	b.n	4007b2 <nand_flash_raw_write_page+0xf2>
			error = NAND_COMMON_ERROR_CANNOTWRITE;
		}
	}

	/* Disable chip */
	DISABLE_CE(raw);
  4007a2:	204e      	movs	r0, #78	; 0x4e
  4007a4:	4b0c      	ldr	r3, [pc, #48]	; (4007d8 <nand_flash_raw_write_page+0x118>)
  4007a6:	4798      	blx	r3
  4007a8:	e7ea      	b.n	400780 <nand_flash_raw_write_page+0xc0>
  4007aa:	204e      	movs	r0, #78	; 0x4e
  4007ac:	4b0a      	ldr	r3, [pc, #40]	; (4007d8 <nand_flash_raw_write_page+0x118>)
  4007ae:	4798      	blx	r3
{
	uint32_t num_try = CONF_NF_WRITE_NUM_TRY;

	while (num_try > 0) {
		if (!write_page(raw, block, page, data, spare)) {
			return 0;
  4007b0:	2000      	movs	r0, #0

		num_try--;
	}

	return NAND_COMMON_ERROR_BADBLOCK;
}
  4007b2:	b007      	add	sp, #28
  4007b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4007b8:	00400239 	.word	0x00400239
  4007bc:	00405079 	.word	0x00405079
  4007c0:	004003c5 	.word	0x004003c5
  4007c4:	004002a5 	.word	0x004002a5
  4007c8:	00400349 	.word	0x00400349
  4007cc:	004002d5 	.word	0x004002d5
  4007d0:	00400291 	.word	0x00400291
  4007d4:	00400279 	.word	0x00400279
  4007d8:	0040505d 	.word	0x0040505d
  4007dc:	0040024d 	.word	0x0040024d
  4007e0:	00400251 	.word	0x00400251

004007e4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4007e4:	0109      	lsls	r1, r1, #4
  4007e6:	5042      	str	r2, [r0, r1]
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop

004007ec <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4007ec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4007f0:	604a      	str	r2, [r1, #4]
  4007f2:	4770      	bx	lr

004007f4 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4007f4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4007f8:	608a      	str	r2, [r1, #8]
  4007fa:	4770      	bx	lr

004007fc <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4007fc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400800:	60ca      	str	r2, [r1, #12]
  400802:	4770      	bx	lr

00400804 <matrix_set_nandflash_cs>:

	p_matrix->MATRIX_SMCNFCS = ul_cs;

#else

	p_matrix->CCFG_SMCNFCS = ul_cs;
  400804:	4b01      	ldr	r3, [pc, #4]	; (40080c <matrix_set_nandflash_cs+0x8>)
  400806:	f8c3 011c 	str.w	r0, [r3, #284]	; 0x11c
  40080a:	4770      	bx	lr
  40080c:	400e0200 	.word	0x400e0200

00400810 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  400810:	b4f0      	push	{r4, r5, r6, r7}
  400812:	b08c      	sub	sp, #48	; 0x30
  400814:	4607      	mov	r7, r0
  400816:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400818:	ac01      	add	r4, sp, #4
  40081a:	4d11      	ldr	r5, [pc, #68]	; (400860 <pwm_clocks_generate+0x50>)
  40081c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40081e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400820:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400822:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400824:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400828:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40082c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40082e:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400830:	f852 3b04 	ldr.w	r3, [r2], #4
  400834:	fbb6 f3f3 	udiv	r3, r6, r3
  400838:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  40083c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  400840:	d905      	bls.n	40084e <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  400842:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400844:	280b      	cmp	r0, #11
  400846:	d1f3      	bne.n	400830 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400848:	f64f 70ff 	movw	r0, #65535	; 0xffff
  40084c:	e005      	b.n	40085a <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  40084e:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  400850:	bf94      	ite	ls
  400852:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  400856:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  40085a:	b00c      	add	sp, #48	; 0x30
  40085c:	bcf0      	pop	{r4, r5, r6, r7}
  40085e:	4770      	bx	lr
  400860:	00410eb4 	.word	0x00410eb4

00400864 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400864:	b570      	push	{r4, r5, r6, lr}
  400866:	4606      	mov	r6, r0
  400868:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  40086a:	6808      	ldr	r0, [r1, #0]
  40086c:	b140      	cbz	r0, 400880 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40086e:	6889      	ldr	r1, [r1, #8]
  400870:	4b0e      	ldr	r3, [pc, #56]	; (4008ac <pwm_init+0x48>)
  400872:	4798      	blx	r3
  400874:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400876:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40087a:	4298      	cmp	r0, r3
  40087c:	d101      	bne.n	400882 <pwm_init+0x1e>
  40087e:	e00e      	b.n	40089e <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  400880:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  400882:	6860      	ldr	r0, [r4, #4]
  400884:	b140      	cbz	r0, 400898 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  400886:	68a1      	ldr	r1, [r4, #8]
  400888:	4b08      	ldr	r3, [pc, #32]	; (4008ac <pwm_init+0x48>)
  40088a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  40088c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400890:	4298      	cmp	r0, r3
  400892:	d007      	beq.n	4008a4 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  400894:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  400898:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  40089a:	2000      	movs	r0, #0
  40089c:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  40089e:	f64f 70ff 	movw	r0, #65535	; 0xffff
  4008a2:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  4008a4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  4008a8:	bd70      	pop	{r4, r5, r6, pc}
  4008aa:	bf00      	nop
  4008ac:	00400811 	.word	0x00400811

004008b0 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4008b0:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4008b2:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008b4:	684a      	ldr	r2, [r1, #4]
  4008b6:	f002 020f 	and.w	r2, r2, #15
  4008ba:	8a8c      	ldrh	r4, [r1, #20]
  4008bc:	4322      	orrs	r2, r4
  4008be:	890c      	ldrh	r4, [r1, #8]
  4008c0:	4322      	orrs	r2, r4
  4008c2:	7a8c      	ldrb	r4, [r1, #10]
  4008c4:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  4008c8:	7d8c      	ldrb	r4, [r1, #22]
  4008ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  4008ce:	7dcc      	ldrb	r4, [r1, #23]
  4008d0:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  4008d4:	7e0c      	ldrb	r4, [r1, #24]
  4008d6:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  4008da:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  4008de:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4008e2:	68ca      	ldr	r2, [r1, #12]
  4008e4:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4008e8:	690a      	ldr	r2, [r1, #16]
  4008ea:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4008ee:	7d8a      	ldrb	r2, [r1, #22]
  4008f0:	b13a      	cbz	r2, 400902 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4008f2:	8b8c      	ldrh	r4, [r1, #28]
  4008f4:	8b4a      	ldrh	r2, [r1, #26]
  4008f6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4008fa:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  4008fe:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  400902:	6c84      	ldr	r4, [r0, #72]	; 0x48
  400904:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  400908:	409a      	lsls	r2, r3
  40090a:	43d2      	mvns	r2, r2
  40090c:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  400910:	7fcc      	ldrb	r4, [r1, #31]
  400912:	fa04 f603 	lsl.w	r6, r4, r3
  400916:	7f8c      	ldrb	r4, [r1, #30]
  400918:	409c      	lsls	r4, r3
  40091a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  40091e:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  400920:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  400922:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400924:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400926:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  40092a:	fa04 f503 	lsl.w	r5, r4, r3
  40092e:	f891 4020 	ldrb.w	r4, [r1, #32]
  400932:	409c      	lsls	r4, r3
  400934:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  400938:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  40093a:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  40093c:	2201      	movs	r2, #1
  40093e:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  400940:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400944:	b11c      	cbz	r4, 40094e <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  400946:	6a04      	ldr	r4, [r0, #32]
  400948:	4314      	orrs	r4, r2
  40094a:	6204      	str	r4, [r0, #32]
  40094c:	e003      	b.n	400956 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40094e:	6a04      	ldr	r4, [r0, #32]
  400950:	ea24 0402 	bic.w	r4, r4, r2
  400954:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  400956:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  40095a:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  40095c:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40095e:	bf0c      	ite	eq
  400960:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  400962:	4394      	bicne	r4, r2
  400964:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  400966:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  40096a:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  40096c:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40096e:	bf0c      	ite	eq
  400970:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400974:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  400978:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  40097a:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  40097c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  40097e:	22ff      	movs	r2, #255	; 0xff
  400980:	409a      	lsls	r2, r3
  400982:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  400986:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  40098a:	fa01 f303 	lsl.w	r3, r1, r3
  40098e:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  400990:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  400992:	2000      	movs	r0, #0
  400994:	bc70      	pop	{r4, r5, r6}
  400996:	4770      	bx	lr

00400998 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  400998:	690b      	ldr	r3, [r1, #16]
  40099a:	4293      	cmp	r3, r2
  40099c:	d307      	bcc.n	4009ae <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  40099e:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4009a0:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4009a2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4009a6:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4009aa:	2000      	movs	r0, #0
  4009ac:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  4009ae:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4009b2:	4770      	bx	lr

004009b4 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4009b4:	2301      	movs	r3, #1
  4009b6:	fa03 f101 	lsl.w	r1, r3, r1
  4009ba:	6041      	str	r1, [r0, #4]
  4009bc:	4770      	bx	lr
  4009be:	bf00      	nop

004009c0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4009c0:	2301      	movs	r3, #1
  4009c2:	fa03 f101 	lsl.w	r1, r3, r1
  4009c6:	6081      	str	r1, [r0, #8]
  4009c8:	4770      	bx	lr
  4009ca:	bf00      	nop

004009cc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4009cc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009ce:	0189      	lsls	r1, r1, #6
  4009d0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4009d2:	2402      	movs	r4, #2
  4009d4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4009d6:	f04f 31ff 	mov.w	r1, #4294967295
  4009da:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4009dc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4009de:	605a      	str	r2, [r3, #4]
}
  4009e0:	bc10      	pop	{r4}
  4009e2:	4770      	bx	lr

004009e4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4009e4:	0189      	lsls	r1, r1, #6
  4009e6:	2305      	movs	r3, #5
  4009e8:	5043      	str	r3, [r0, r1]
  4009ea:	4770      	bx	lr

004009ec <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  4009ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4009f0:	614a      	str	r2, [r1, #20]
  4009f2:	4770      	bx	lr

004009f4 <tc_write_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RB = ul_value;
  4009f4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4009f8:	618a      	str	r2, [r1, #24]
  4009fa:	4770      	bx	lr

004009fc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4009fc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400a00:	61ca      	str	r2, [r1, #28]
  400a02:	4770      	bx	lr

00400a04 <nand_flash_storage_init>:

uint32_t error;

/* Initialize external NAND Flash */
int8_t nand_flash_storage_init(void)
{
  400a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400a08:	b082      	sub	sp, #8
	int8_t ret = 0;
	block = 0;
  400a0a:	2100      	movs	r1, #0
  400a0c:	4b29      	ldr	r3, [pc, #164]	; (400ab4 <nand_flash_storage_init+0xb0>)
  400a0e:	8019      	strh	r1, [r3, #0]
	memset(&nf_raw, 0, sizeof(nf_raw));
  400a10:	4829      	ldr	r0, [pc, #164]	; (400ab8 <nand_flash_storage_init+0xb4>)
  400a12:	6001      	str	r1, [r0, #0]
  400a14:	6041      	str	r1, [r0, #4]
  400a16:	6081      	str	r1, [r0, #8]
  400a18:	60c1      	str	r1, [r0, #12]
  400a1a:	6101      	str	r1, [r0, #16]
  400a1c:	6141      	str	r1, [r0, #20]

	if (nand_flash_raw_initialize(&nf_raw, 0, cmd_address,
  400a1e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
  400a22:	9300      	str	r3, [sp, #0]
  400a24:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400a28:	4a24      	ldr	r2, [pc, #144]	; (400abc <nand_flash_storage_init+0xb8>)
  400a2a:	4c25      	ldr	r4, [pc, #148]	; (400ac0 <nand_flash_storage_init+0xbc>)
  400a2c:	47a0      	blx	r4
  400a2e:	b128      	cbz	r0, 400a3c <nand_flash_storage_init+0x38>
	addr_address, data_address)) {

		printf("-E- Device Unknown\r\n");
  400a30:	4824      	ldr	r0, [pc, #144]	; (400ac4 <nand_flash_storage_init+0xc0>)
  400a32:	4b25      	ldr	r3, [pc, #148]	; (400ac8 <nand_flash_storage_init+0xc4>)
  400a34:	4798      	blx	r3
		ret = -1;
  400a36:	f04f 3aff 	mov.w	sl, #4294967295
  400a3a:	e004      	b.n	400a46 <nand_flash_storage_init+0x42>
	} else {
		printf("-I- NAND Flash driver initialized\r\n");
  400a3c:	4823      	ldr	r0, [pc, #140]	; (400acc <nand_flash_storage_init+0xc8>)
  400a3e:	4b22      	ldr	r3, [pc, #136]	; (400ac8 <nand_flash_storage_init+0xc4>)
  400a40:	4798      	blx	r3
uint32_t error;

/* Initialize external NAND Flash */
int8_t nand_flash_storage_init(void)
{
	int8_t ret = 0;
  400a42:	f04f 0a00 	mov.w	sl, #0
	} else {
		printf("-I- NAND Flash driver initialized\r\n");
	}

	/* Get device parameters */
	mem_size = nand_flash_model_get_device_size_in_bytes(&nf_raw.model);
  400a46:	4c1c      	ldr	r4, [pc, #112]	; (400ab8 <nand_flash_storage_init+0xb4>)
  400a48:	4620      	mov	r0, r4
  400a4a:	4b21      	ldr	r3, [pc, #132]	; (400ad0 <nand_flash_storage_init+0xcc>)
  400a4c:	4798      	blx	r3
  400a4e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400b08 <nand_flash_storage_init+0x104>
  400a52:	f8c9 0000 	str.w	r0, [r9]
	block_size = nand_flash_model_get_block_size_in_bytes(&nf_raw.model);
  400a56:	4620      	mov	r0, r4
  400a58:	4b1e      	ldr	r3, [pc, #120]	; (400ad4 <nand_flash_storage_init+0xd0>)
  400a5a:	4798      	blx	r3
  400a5c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 400b0c <nand_flash_storage_init+0x108>
  400a60:	f8c8 0000 	str.w	r0, [r8]
	num_block = nand_flash_model_get_device_size_in_blocks(&nf_raw.model);
  400a64:	4620      	mov	r0, r4
  400a66:	4b1c      	ldr	r3, [pc, #112]	; (400ad8 <nand_flash_storage_init+0xd4>)
  400a68:	4798      	blx	r3
  400a6a:	4f1c      	ldr	r7, [pc, #112]	; (400adc <nand_flash_storage_init+0xd8>)
  400a6c:	6038      	str	r0, [r7, #0]
	page_size = nand_flash_model_get_page_data_size(&nf_raw.model);
  400a6e:	4620      	mov	r0, r4
  400a70:	4b1b      	ldr	r3, [pc, #108]	; (400ae0 <nand_flash_storage_init+0xdc>)
  400a72:	4798      	blx	r3
  400a74:	4e1b      	ldr	r6, [pc, #108]	; (400ae4 <nand_flash_storage_init+0xe0>)
  400a76:	6030      	str	r0, [r6, #0]
	pages_per_block = nand_flash_model_get_block_size_in_pages(&nf_raw.model);
  400a78:	4620      	mov	r0, r4
  400a7a:	4b1b      	ldr	r3, [pc, #108]	; (400ae8 <nand_flash_storage_init+0xe4>)
  400a7c:	4798      	blx	r3
  400a7e:	4d1b      	ldr	r5, [pc, #108]	; (400aec <nand_flash_storage_init+0xe8>)
  400a80:	6028      	str	r0, [r5, #0]

	printf("-I- Size of the whole device in bytes : 0x%x \r\n", mem_size);
  400a82:	f8d9 1000 	ldr.w	r1, [r9]
  400a86:	481a      	ldr	r0, [pc, #104]	; (400af0 <nand_flash_storage_init+0xec>)
  400a88:	4c0f      	ldr	r4, [pc, #60]	; (400ac8 <nand_flash_storage_init+0xc4>)
  400a8a:	47a0      	blx	r4
	printf("-I- Size in bytes of one single block of a device : 0x%x \r\n",	block_size);
  400a8c:	f8d8 1000 	ldr.w	r1, [r8]
  400a90:	4818      	ldr	r0, [pc, #96]	; (400af4 <nand_flash_storage_init+0xf0>)
  400a92:	47a0      	blx	r4
	printf("-I- Number of blocks in the entire device : 0x%x \r\n",	num_block);
  400a94:	6839      	ldr	r1, [r7, #0]
  400a96:	4818      	ldr	r0, [pc, #96]	; (400af8 <nand_flash_storage_init+0xf4>)
  400a98:	47a0      	blx	r4
	printf("-I- Number of blocks used by the application : 0x%x \r\n", BLOCK_USAGE);
  400a9a:	210a      	movs	r1, #10
  400a9c:	4817      	ldr	r0, [pc, #92]	; (400afc <nand_flash_storage_init+0xf8>)
  400a9e:	47a0      	blx	r4
	printf("-I- Size of the data area of a page in bytes : 0x%x \r\n", page_size);
  400aa0:	6831      	ldr	r1, [r6, #0]
  400aa2:	4817      	ldr	r0, [pc, #92]	; (400b00 <nand_flash_storage_init+0xfc>)
  400aa4:	47a0      	blx	r4
	printf("-I- Number of pages in the entire device : 0x%x \r\n", pages_per_block);
  400aa6:	6829      	ldr	r1, [r5, #0]
  400aa8:	4816      	ldr	r0, [pc, #88]	; (400b04 <nand_flash_storage_init+0x100>)
  400aaa:	47a0      	blx	r4
	
	// TODO: Bad block handling
	
	return ret;
}
  400aac:	4650      	mov	r0, sl
  400aae:	b002      	add	sp, #8
  400ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400ab4:	2000ad58 	.word	0x2000ad58
  400ab8:	200008f0 	.word	0x200008f0
  400abc:	60400000 	.word	0x60400000
  400ac0:	0040047d 	.word	0x0040047d
  400ac4:	00410ee0 	.word	0x00410ee0
  400ac8:	00408701 	.word	0x00408701
  400acc:	00410ef8 	.word	0x00410ef8
  400ad0:	00400231 	.word	0x00400231
  400ad4:	00400245 	.word	0x00400245
  400ad8:	00400205 	.word	0x00400205
  400adc:	20000908 	.word	0x20000908
  400ae0:	0040024d 	.word	0x0040024d
  400ae4:	20000910 	.word	0x20000910
  400ae8:	00400239 	.word	0x00400239
  400aec:	20000914 	.word	0x20000914
  400af0:	00410f1c 	.word	0x00410f1c
  400af4:	00410f4c 	.word	0x00410f4c
  400af8:	00410f88 	.word	0x00410f88
  400afc:	00410fbc 	.word	0x00410fbc
  400b00:	00410ff4 	.word	0x00410ff4
  400b04:	0041102c 	.word	0x0041102c
  400b08:	200008ec 	.word	0x200008ec
  400b0c:	2000090c 	.word	0x2000090c

00400b10 <nand_flash_storage_write>:

/* Write a page to the first good block in the NAND flash */
int8_t nand_flash_storage_write(uint8_t* buf, uint8_t size)
{
  400b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400b14:	b083      	sub	sp, #12
  400b16:	4605      	mov	r5, r0
  400b18:	460c      	mov	r4, r1
	if(size > PAGE_SIZE)
		size = PAGE_SIZE;
	
	uint8_t ret = 0;
	error = -1;
  400b1a:	f04f 32ff 	mov.w	r2, #4294967295
  400b1e:	4b27      	ldr	r3, [pc, #156]	; (400bbc <nand_flash_storage_write+0xac>)
  400b20:	601a      	str	r2, [r3, #0]
	/* Prepare buffer in SRAM. */
	if(DEBUG) printf("-I- Preparing buffer in SRAM ...\r\n");
  400b22:	4827      	ldr	r0, [pc, #156]	; (400bc0 <nand_flash_storage_write+0xb0>)
  400b24:	4b27      	ldr	r3, [pc, #156]	; (400bc4 <nand_flash_storage_write+0xb4>)
  400b26:	4798      	blx	r3
	write_buffer[0] = size;								//First byte is size of data block 
  400b28:	4827      	ldr	r0, [pc, #156]	; (400bc8 <nand_flash_storage_write+0xb8>)
  400b2a:	f800 4b01 	strb.w	r4, [r0], #1
	memcpy(write_buffer+1,buf,size);
  400b2e:	4622      	mov	r2, r4
  400b30:	4629      	mov	r1, r5
  400b32:	4b26      	ldr	r3, [pc, #152]	; (400bcc <nand_flash_storage_write+0xbc>)
  400b34:	4798      	blx	r3

	/* Select a page. */
	page = 0;
  400b36:	2300      	movs	r3, #0
  400b38:	4a25      	ldr	r2, [pc, #148]	; (400bd0 <nand_flash_storage_write+0xc0>)
  400b3a:	8013      	strh	r3, [r2, #0]
	/* Iterate through blocks until a successful write is performed. Starting from block 0. */
	for (i = 0; i < BLOCK_USAGE; i++) {
  400b3c:	4a25      	ldr	r2, [pc, #148]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400b3e:	6013      	str	r3, [r2, #0]
  400b40:	4619      	mov	r1, r3
  400b42:	4698      	mov	r8, r3
		/* Erase the block in the NAND flash */
		error = nand_flash_raw_erase_block(&nf_raw, i);
  400b44:	4d24      	ldr	r5, [pc, #144]	; (400bd8 <nand_flash_storage_write+0xc8>)
  400b46:	4e25      	ldr	r6, [pc, #148]	; (400bdc <nand_flash_storage_write+0xcc>)
  400b48:	4c1c      	ldr	r4, [pc, #112]	; (400bbc <nand_flash_storage_write+0xac>)
  400b4a:	b289      	uxth	r1, r1
  400b4c:	4628      	mov	r0, r5
  400b4e:	47b0      	blx	r6
  400b50:	6020      	str	r0, [r4, #0]

		if (error == NAND_COMMON_ERROR_BADBLOCK) {
  400b52:	280c      	cmp	r0, #12
  400b54:	d105      	bne.n	400b62 <nand_flash_storage_write+0x52>
			printf("-E- Block %u is BAD block.\r\n", i);
  400b56:	4b1f      	ldr	r3, [pc, #124]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400b58:	6819      	ldr	r1, [r3, #0]
  400b5a:	4821      	ldr	r0, [pc, #132]	; (400be0 <nand_flash_storage_write+0xd0>)
  400b5c:	4b19      	ldr	r3, [pc, #100]	; (400bc4 <nand_flash_storage_write+0xb4>)
  400b5e:	4798      	blx	r3
  400b60:	e01f      	b.n	400ba2 <nand_flash_storage_write+0x92>
			ret = -1;
		} else {
			/* Write a page to the NAND Flash. */
			if(DEBUG) printf("-I- Writing the buffer in page %d of block %d without ECC\r\n", page, i);
  400b62:	4f1c      	ldr	r7, [pc, #112]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400b64:	f8df 9068 	ldr.w	r9, [pc, #104]	; 400bd0 <nand_flash_storage_write+0xc0>
  400b68:	683a      	ldr	r2, [r7, #0]
  400b6a:	f8b9 1000 	ldrh.w	r1, [r9]
  400b6e:	481d      	ldr	r0, [pc, #116]	; (400be4 <nand_flash_storage_write+0xd4>)
  400b70:	4b14      	ldr	r3, [pc, #80]	; (400bc4 <nand_flash_storage_write+0xb4>)
  400b72:	4798      	blx	r3
			error = nand_flash_raw_write_page(&nf_raw, i, page, write_buffer, 0);
  400b74:	f8b9 2000 	ldrh.w	r2, [r9]
  400b78:	8839      	ldrh	r1, [r7, #0]
  400b7a:	2300      	movs	r3, #0
  400b7c:	9300      	str	r3, [sp, #0]
  400b7e:	4b12      	ldr	r3, [pc, #72]	; (400bc8 <nand_flash_storage_write+0xb8>)
  400b80:	4628      	mov	r0, r5
  400b82:	4f19      	ldr	r7, [pc, #100]	; (400be8 <nand_flash_storage_write+0xd8>)
  400b84:	47b8      	blx	r7
  400b86:	6020      	str	r0, [r4, #0]
			if (!error) {
  400b88:	b920      	cbnz	r0, 400b94 <nand_flash_storage_write+0x84>
				block = i;
  400b8a:	4b12      	ldr	r3, [pc, #72]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400b8c:	681a      	ldr	r2, [r3, #0]
  400b8e:	4b17      	ldr	r3, [pc, #92]	; (400bec <nand_flash_storage_write+0xdc>)
  400b90:	801a      	strh	r2, [r3, #0]
				break;
  400b92:	e00e      	b.n	400bb2 <nand_flash_storage_write+0xa2>
			}
			printf("-E- Cannot write page %d of block %d. Trying next block...\r\n", page, i);
  400b94:	4b0f      	ldr	r3, [pc, #60]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400b96:	681a      	ldr	r2, [r3, #0]
  400b98:	4b0d      	ldr	r3, [pc, #52]	; (400bd0 <nand_flash_storage_write+0xc0>)
  400b9a:	8819      	ldrh	r1, [r3, #0]
  400b9c:	4814      	ldr	r0, [pc, #80]	; (400bf0 <nand_flash_storage_write+0xe0>)
  400b9e:	4b09      	ldr	r3, [pc, #36]	; (400bc4 <nand_flash_storage_write+0xb4>)
  400ba0:	4798      	blx	r3
	memcpy(write_buffer+1,buf,size);

	/* Select a page. */
	page = 0;
	/* Iterate through blocks until a successful write is performed. Starting from block 0. */
	for (i = 0; i < BLOCK_USAGE; i++) {
  400ba2:	4b0c      	ldr	r3, [pc, #48]	; (400bd4 <nand_flash_storage_write+0xc4>)
  400ba4:	6819      	ldr	r1, [r3, #0]
  400ba6:	3101      	adds	r1, #1
  400ba8:	6019      	str	r1, [r3, #0]
  400baa:	f04f 08ff 	mov.w	r8, #255	; 0xff
  400bae:	2909      	cmp	r1, #9
  400bb0:	d9cb      	bls.n	400b4a <nand_flash_storage_write+0x3a>
			printf("-E- Cannot write page %d of block %d. Trying next block...\r\n", page, i);
			ret = -1;
		}
	}
	return ret;
}
  400bb2:	fa4f f088 	sxtb.w	r0, r8
  400bb6:	b003      	add	sp, #12
  400bb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400bbc:	2000b5a0 	.word	0x2000b5a0
  400bc0:	00411060 	.word	0x00411060
  400bc4:	00408701 	.word	0x00408701
  400bc8:	2000b5a8 	.word	0x2000b5a8
  400bcc:	00408cb9 	.word	0x00408cb9
  400bd0:	2000b5a4 	.word	0x2000b5a4
  400bd4:	2000ad5c 	.word	0x2000ad5c
  400bd8:	200008f0 	.word	0x200008f0
  400bdc:	00400541 	.word	0x00400541
  400be0:	00411084 	.word	0x00411084
  400be4:	004110a4 	.word	0x004110a4
  400be8:	004006c1 	.word	0x004006c1
  400bec:	2000ad58 	.word	0x2000ad58
  400bf0:	004110e0 	.word	0x004110e0

00400bf4 <nand_flash_storage_read>:

/* Read a page from the first good block in the NAND flash */
int16_t nand_flash_storage_read(uint8_t* buf)
{
  400bf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400bf8:	b083      	sub	sp, #12
  400bfa:	4680      	mov	r8, r0
	int16_t ret;
	error = 0;
  400bfc:	2300      	movs	r3, #0
  400bfe:	4a1d      	ldr	r2, [pc, #116]	; (400c74 <nand_flash_storage_read+0x80>)
  400c00:	6013      	str	r3, [r2, #0]
	/* Read the data page from the NAND Flash. */
	page = 0;
  400c02:	4a1d      	ldr	r2, [pc, #116]	; (400c78 <nand_flash_storage_read+0x84>)
  400c04:	8013      	strh	r3, [r2, #0]
	/* Iterate through blocks until a successful read is performed. Data is written to the first good block. */
	for (i = block; i < BLOCK_USAGE; i++) {
  400c06:	4b1d      	ldr	r3, [pc, #116]	; (400c7c <nand_flash_storage_read+0x88>)
  400c08:	881a      	ldrh	r2, [r3, #0]
  400c0a:	4b1d      	ldr	r3, [pc, #116]	; (400c80 <nand_flash_storage_read+0x8c>)
  400c0c:	601a      	str	r2, [r3, #0]
  400c0e:	2a09      	cmp	r2, #9
  400c10:	d825      	bhi.n	400c5e <nand_flash_storage_read+0x6a>
		/* Read a page from the NAND Flash. */
		if(DEBUG) printf("-I- Reading page %d of block %d\r\n", page, i);
  400c12:	4d19      	ldr	r5, [pc, #100]	; (400c78 <nand_flash_storage_read+0x84>)
  400c14:	f8df 9088 	ldr.w	r9, [pc, #136]	; 400ca0 <nand_flash_storage_read+0xac>
  400c18:	4e1a      	ldr	r6, [pc, #104]	; (400c84 <nand_flash_storage_read+0x90>)
  400c1a:	8829      	ldrh	r1, [r5, #0]
  400c1c:	4648      	mov	r0, r9
  400c1e:	47b0      	blx	r6
		nand_flash_raw_read_page(&nf_raw, i, page, read_buffer, spare_area_buffer);
  400c20:	882a      	ldrh	r2, [r5, #0]
  400c22:	4b17      	ldr	r3, [pc, #92]	; (400c80 <nand_flash_storage_read+0x8c>)
  400c24:	8819      	ldrh	r1, [r3, #0]
  400c26:	4c18      	ldr	r4, [pc, #96]	; (400c88 <nand_flash_storage_read+0x94>)
  400c28:	9400      	str	r4, [sp, #0]
  400c2a:	4b18      	ldr	r3, [pc, #96]	; (400c8c <nand_flash_storage_read+0x98>)
  400c2c:	4818      	ldr	r0, [pc, #96]	; (400c90 <nand_flash_storage_read+0x9c>)
  400c2e:	4f19      	ldr	r7, [pc, #100]	; (400c94 <nand_flash_storage_read+0xa0>)
  400c30:	47b8      	blx	r7
		if(spare_area_buffer[0] == 0xFF) {
  400c32:	7823      	ldrb	r3, [r4, #0]
  400c34:	2bff      	cmp	r3, #255	; 0xff
  400c36:	d104      	bne.n	400c42 <nand_flash_storage_read+0x4e>
			block = i;
  400c38:	4b11      	ldr	r3, [pc, #68]	; (400c80 <nand_flash_storage_read+0x8c>)
  400c3a:	681a      	ldr	r2, [r3, #0]
  400c3c:	4b0f      	ldr	r3, [pc, #60]	; (400c7c <nand_flash_storage_read+0x88>)
  400c3e:	801a      	strh	r2, [r3, #0]
			break;
  400c40:	e00d      	b.n	400c5e <nand_flash_storage_read+0x6a>
		}
		error = -1;
  400c42:	f04f 32ff 	mov.w	r2, #4294967295
  400c46:	4b0b      	ldr	r3, [pc, #44]	; (400c74 <nand_flash_storage_read+0x80>)
  400c48:	601a      	str	r2, [r3, #0]
		printf("-E- Cannot read page %d of block %d. Trying next block...\r\n", page, i);
  400c4a:	4c0d      	ldr	r4, [pc, #52]	; (400c80 <nand_flash_storage_read+0x8c>)
  400c4c:	6822      	ldr	r2, [r4, #0]
  400c4e:	8829      	ldrh	r1, [r5, #0]
  400c50:	4811      	ldr	r0, [pc, #68]	; (400c98 <nand_flash_storage_read+0xa4>)
  400c52:	47b0      	blx	r6
	int16_t ret;
	error = 0;
	/* Read the data page from the NAND Flash. */
	page = 0;
	/* Iterate through blocks until a successful read is performed. Data is written to the first good block. */
	for (i = block; i < BLOCK_USAGE; i++) {
  400c54:	6822      	ldr	r2, [r4, #0]
  400c56:	3201      	adds	r2, #1
  400c58:	6022      	str	r2, [r4, #0]
  400c5a:	2a09      	cmp	r2, #9
  400c5c:	d9dd      	bls.n	400c1a <nand_flash_storage_read+0x26>
	
	if(error < 0) {
		printf("-E- Could not read any blocks\r\n");
		ret = error;
	} else {
		uint8_t data_size = read_buffer[0];
  400c5e:	490b      	ldr	r1, [pc, #44]	; (400c8c <nand_flash_storage_read+0x98>)
  400c60:	f811 4b01 	ldrb.w	r4, [r1], #1
		memcpy(buf,read_buffer+1,data_size);
  400c64:	4622      	mov	r2, r4
  400c66:	4640      	mov	r0, r8
  400c68:	4b0c      	ldr	r3, [pc, #48]	; (400c9c <nand_flash_storage_read+0xa8>)
  400c6a:	4798      	blx	r3
		ret = data_size;
	}
	return ret;
}
  400c6c:	4620      	mov	r0, r4
  400c6e:	b003      	add	sp, #12
  400c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400c74:	2000b5a0 	.word	0x2000b5a0
  400c78:	2000b5a4 	.word	0x2000b5a4
  400c7c:	2000ad58 	.word	0x2000ad58
  400c80:	2000ad5c 	.word	0x2000ad5c
  400c84:	00408701 	.word	0x00408701
  400c88:	2000ad60 	.word	0x2000ad60
  400c8c:	2000ada0 	.word	0x2000ada0
  400c90:	200008f0 	.word	0x200008f0
  400c94:	004005bd 	.word	0x004005bd
  400c98:	00411144 	.word	0x00411144
  400c9c:	00408cb9 	.word	0x00408cb9
  400ca0:	00411120 	.word	0x00411120

00400ca4 <network_establish_connection>:
		}
	}
}

void network_establish_connection(uint32_t address)
{
  400ca4:	b510      	push	{r4, lr}
  400ca6:	b084      	sub	sp, #16
	int8_t ret;
	struct sockaddr_in addr;
	
	/* Initialize socket address structure. */
	addr.sin_family = AF_INET;
  400ca8:	2302      	movs	r3, #2
  400caa:	f8ad 3000 	strh.w	r3, [sp]
	addr.sin_port = _htons(GO_PORT);
  400cae:	f640 7327 	movw	r3, #3879	; 0xf27
  400cb2:	f8ad 3002 	strh.w	r3, [sp, #2]
	addr.sin_addr.s_addr = _htonl(address);
  400cb6:	0e03      	lsrs	r3, r0, #24
  400cb8:	ea43 6200 	orr.w	r2, r3, r0, lsl #24
  400cbc:	0203      	lsls	r3, r0, #8
  400cbe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  400cc2:	4313      	orrs	r3, r2
  400cc4:	0a00      	lsrs	r0, r0, #8
  400cc6:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
  400cca:	4318      	orrs	r0, r3
  400ccc:	9001      	str	r0, [sp, #4]
	
	/* Initialize socket module */
	socketInit();
  400cce:	4b18      	ldr	r3, [pc, #96]	; (400d30 <network_establish_connection+0x8c>)
  400cd0:	4798      	blx	r3
	registerSocketCallback(socket_event_handler_cb, NULL);
  400cd2:	2100      	movs	r1, #0
  400cd4:	4817      	ldr	r0, [pc, #92]	; (400d34 <network_establish_connection+0x90>)
  400cd6:	4b18      	ldr	r3, [pc, #96]	; (400d38 <network_establish_connection+0x94>)
  400cd8:	4798      	blx	r3
	
	/* Open client socket. */
	if (tcp_connection_est_socket < 0) {
  400cda:	4b18      	ldr	r3, [pc, #96]	; (400d3c <network_establish_connection+0x98>)
  400cdc:	f993 3000 	ldrsb.w	r3, [r3]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	da22      	bge.n	400d2a <network_establish_connection+0x86>
		if ((tcp_connection_est_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  400ce4:	2200      	movs	r2, #0
  400ce6:	2101      	movs	r1, #1
  400ce8:	2002      	movs	r0, #2
  400cea:	4b15      	ldr	r3, [pc, #84]	; (400d40 <network_establish_connection+0x9c>)
  400cec:	4798      	blx	r3
  400cee:	4b13      	ldr	r3, [pc, #76]	; (400d3c <network_establish_connection+0x98>)
  400cf0:	7018      	strb	r0, [r3, #0]
  400cf2:	2800      	cmp	r0, #0
  400cf4:	da04      	bge.n	400d00 <network_establish_connection+0x5c>
			printf("-E- Networking: failed to create TCP client socket error!\r\n");
  400cf6:	4813      	ldr	r0, [pc, #76]	; (400d44 <network_establish_connection+0xa0>)
  400cf8:	4b13      	ldr	r3, [pc, #76]	; (400d48 <network_establish_connection+0xa4>)
  400cfa:	4798      	blx	r3
			m2m_wifi_disconnect();
  400cfc:	4b13      	ldr	r3, [pc, #76]	; (400d4c <network_establish_connection+0xa8>)
  400cfe:	4798      	blx	r3
		}

		/* Connect server */
		ret = connect(tcp_connection_est_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
  400d00:	2210      	movs	r2, #16
  400d02:	4669      	mov	r1, sp
  400d04:	4b0d      	ldr	r3, [pc, #52]	; (400d3c <network_establish_connection+0x98>)
  400d06:	f993 0000 	ldrsb.w	r0, [r3]
  400d0a:	4b11      	ldr	r3, [pc, #68]	; (400d50 <network_establish_connection+0xac>)
  400d0c:	4798      	blx	r3

		if (ret < 0) {
  400d0e:	2800      	cmp	r0, #0
  400d10:	da0b      	bge.n	400d2a <network_establish_connection+0x86>
			printf("-E- Networking: failed to connect TCP client socket error!\r\n");
  400d12:	4810      	ldr	r0, [pc, #64]	; (400d54 <network_establish_connection+0xb0>)
  400d14:	4b0c      	ldr	r3, [pc, #48]	; (400d48 <network_establish_connection+0xa4>)
  400d16:	4798      	blx	r3
			close(tcp_connection_est_socket);
  400d18:	4c08      	ldr	r4, [pc, #32]	; (400d3c <network_establish_connection+0x98>)
  400d1a:	f994 0000 	ldrsb.w	r0, [r4]
  400d1e:	4b0e      	ldr	r3, [pc, #56]	; (400d58 <network_establish_connection+0xb4>)
  400d20:	4798      	blx	r3
			tcp_connection_est_socket = -1;
  400d22:	23ff      	movs	r3, #255	; 0xff
  400d24:	7023      	strb	r3, [r4, #0]
			m2m_wifi_disconnect();
  400d26:	4b09      	ldr	r3, [pc, #36]	; (400d4c <network_establish_connection+0xa8>)
  400d28:	4798      	blx	r3
		}
	}	
}
  400d2a:	b004      	add	sp, #16
  400d2c:	bd10      	pop	{r4, pc}
  400d2e:	bf00      	nop
  400d30:	00404495 	.word	0x00404495
  400d34:	00400ec9 	.word	0x00400ec9
  400d38:	004044d9 	.word	0x004044d9
  400d3c:	2000000f 	.word	0x2000000f
  400d40:	004044ed 	.word	0x004044ed
  400d44:	004111a0 	.word	0x004111a0
  400d48:	00408701 	.word	0x00408701
  400d4c:	00402fc5 	.word	0x00402fc5
  400d50:	004046c9 	.word	0x004046c9
  400d54:	004111dc 	.word	0x004111dc
  400d58:	00404965 	.word	0x00404965

00400d5c <network_listen_for_commands>:

void network_listen_for_commands(void)
{
  400d5c:	b500      	push	{lr}
  400d5e:	b085      	sub	sp, #20
	struct sockaddr_in strAddr;
	// Initialize the socket layer.
	socketInit();
  400d60:	4b0e      	ldr	r3, [pc, #56]	; (400d9c <network_listen_for_commands+0x40>)
  400d62:	4798      	blx	r3
	
	// Register socket application callbacks.
	registerSocketCallback(socket_event_handler_cb, NULL);
  400d64:	2100      	movs	r1, #0
  400d66:	480e      	ldr	r0, [pc, #56]	; (400da0 <network_listen_for_commands+0x44>)
  400d68:	4b0e      	ldr	r3, [pc, #56]	; (400da4 <network_listen_for_commands+0x48>)
  400d6a:	4798      	blx	r3
	
	// Open socket
	udp_command_socket = socket(AF_INET,SOCK_DGRAM,0);
  400d6c:	2200      	movs	r2, #0
  400d6e:	2102      	movs	r1, #2
  400d70:	4608      	mov	r0, r1
  400d72:	4b0d      	ldr	r3, [pc, #52]	; (400da8 <network_listen_for_commands+0x4c>)
  400d74:	4798      	blx	r3
  400d76:	4b0d      	ldr	r3, [pc, #52]	; (400dac <network_listen_for_commands+0x50>)
  400d78:	7018      	strb	r0, [r3, #0]
	
	// Bind socket and listen from any address
	strAddr.sin_family = AF_INET;
  400d7a:	2302      	movs	r3, #2
  400d7c:	f8ad 3000 	strh.w	r3, [sp]
	strAddr.sin_port = _htons(UDP_COMMAND_PORT);
  400d80:	f248 6313 	movw	r3, #34323	; 0x8613
  400d84:	f8ad 3002 	strh.w	r3, [sp, #2]
	strAddr.sin_addr.s_addr = 0; //INADDR_ANY
  400d88:	2300      	movs	r3, #0
  400d8a:	9301      	str	r3, [sp, #4]
	bind(udp_command_socket, (struct sockaddr*)&strAddr, sizeof(struct sockaddr_in));
  400d8c:	2210      	movs	r2, #16
  400d8e:	4669      	mov	r1, sp
  400d90:	4b07      	ldr	r3, [pc, #28]	; (400db0 <network_listen_for_commands+0x54>)
  400d92:	4798      	blx	r3
}
  400d94:	b005      	add	sp, #20
  400d96:	f85d fb04 	ldr.w	pc, [sp], #4
  400d9a:	bf00      	nop
  400d9c:	00404495 	.word	0x00404495
  400da0:	00400ec9 	.word	0x00400ec9
  400da4:	004044d9 	.word	0x004044d9
  400da8:	004044ed 	.word	0x004044ed
  400dac:	2000000d 	.word	0x2000000d
  400db0:	004045cd 	.word	0x004045cd

00400db4 <network_listen_for_settings>:

void network_listen_for_settings(void)
{
  400db4:	b500      	push	{lr}
  400db6:	b085      	sub	sp, #20
	struct sockaddr_in strAddr;
	// Initialize the socket layer.
	socketInit();
  400db8:	4b0f      	ldr	r3, [pc, #60]	; (400df8 <network_listen_for_settings+0x44>)
  400dba:	4798      	blx	r3
	// Register socket application callbacks.
	registerSocketCallback(socket_event_handler_cb, NULL);
  400dbc:	2100      	movs	r1, #0
  400dbe:	480f      	ldr	r0, [pc, #60]	; (400dfc <network_listen_for_settings+0x48>)
  400dc0:	4b0f      	ldr	r3, [pc, #60]	; (400e00 <network_listen_for_settings+0x4c>)
  400dc2:	4798      	blx	r3
	// Create the server listen socket.
	tcp_settings_listen_socket = socket(AF_INET, SOCK_STREAM, 0);
  400dc4:	2200      	movs	r2, #0
  400dc6:	2101      	movs	r1, #1
  400dc8:	2002      	movs	r0, #2
  400dca:	4b0e      	ldr	r3, [pc, #56]	; (400e04 <network_listen_for_settings+0x50>)
  400dcc:	4798      	blx	r3
  400dce:	4b0e      	ldr	r3, [pc, #56]	; (400e08 <network_listen_for_settings+0x54>)
  400dd0:	7018      	strb	r0, [r3, #0]
	if(tcp_settings_listen_socket >= 0)
  400dd2:	2800      	cmp	r0, #0
  400dd4:	db0c      	blt.n	400df0 <network_listen_for_settings+0x3c>
	{
		strAddr.sin_family = AF_INET;
  400dd6:	2302      	movs	r3, #2
  400dd8:	f8ad 3000 	strh.w	r3, [sp]
		strAddr.sin_port = _htons(TCP_SETTINGS_PORT);
  400ddc:	f248 7313 	movw	r3, #34579	; 0x8713
  400de0:	f8ad 3002 	strh.w	r3, [sp, #2]
		strAddr.sin_addr.s_addr = 0; //INADDR_ANY
  400de4:	2300      	movs	r3, #0
  400de6:	9301      	str	r3, [sp, #4]
		
		bind(tcp_settings_listen_socket, (struct sockaddr*)&strAddr, sizeof(struct sockaddr_in));
  400de8:	2210      	movs	r2, #16
  400dea:	4669      	mov	r1, sp
  400dec:	4b07      	ldr	r3, [pc, #28]	; (400e0c <network_listen_for_settings+0x58>)
  400dee:	4798      	blx	r3
	}
}
  400df0:	b005      	add	sp, #20
  400df2:	f85d fb04 	ldr.w	pc, [sp], #4
  400df6:	bf00      	nop
  400df8:	00404495 	.word	0x00404495
  400dfc:	00400ec9 	.word	0x00400ec9
  400e00:	004044d9 	.word	0x004044d9
  400e04:	004044ed 	.word	0x004044ed
  400e08:	2000000e 	.word	0x2000000e
  400e0c:	004045cd 	.word	0x004045cd

00400e10 <network_send_status>:

void network_send_status(char* msg, uint32_t address)
{
  400e10:	b570      	push	{r4, r5, r6, lr}
  400e12:	b0c6      	sub	sp, #280	; 0x118
  400e14:	4606      	mov	r6, r0
  400e16:	460c      	mov	r4, r1
	struct sockaddr_in strAddr;
	// Initialize the socket layer.
	socketInit();
  400e18:	4b1b      	ldr	r3, [pc, #108]	; (400e88 <network_send_status+0x78>)
  400e1a:	4798      	blx	r3
	// Register socket application callbacks.
	registerSocketCallback(socket_event_handler_cb, NULL);
  400e1c:	2100      	movs	r1, #0
  400e1e:	481b      	ldr	r0, [pc, #108]	; (400e8c <network_send_status+0x7c>)
  400e20:	4b1b      	ldr	r3, [pc, #108]	; (400e90 <network_send_status+0x80>)
  400e22:	4798      	blx	r3
	udp_status_socket = socket(AF_INET,SOCK_DGRAM,0);
  400e24:	2200      	movs	r2, #0
  400e26:	2102      	movs	r1, #2
  400e28:	4608      	mov	r0, r1
  400e2a:	4b1a      	ldr	r3, [pc, #104]	; (400e94 <network_send_status+0x84>)
  400e2c:	4798      	blx	r3
  400e2e:	4b1a      	ldr	r3, [pc, #104]	; (400e98 <network_send_status+0x88>)
  400e30:	7018      	strb	r0, [r3, #0]
	if(udp_status_socket >= 0)
  400e32:	2800      	cmp	r0, #0
  400e34:	db26      	blt.n	400e84 <network_send_status+0x74>
  400e36:	4605      	mov	r5, r0
	{
	strAddr.sin_family = AF_INET;
  400e38:	2302      	movs	r3, #2
  400e3a:	f8ad 3108 	strh.w	r3, [sp, #264]	; 0x108
	strAddr.sin_port = _htons(host_udp_port);
  400e3e:	4b17      	ldr	r3, [pc, #92]	; (400e9c <network_send_status+0x8c>)
  400e40:	881a      	ldrh	r2, [r3, #0]
  400e42:	0a13      	lsrs	r3, r2, #8
  400e44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400e48:	f8ad 310a 	strh.w	r3, [sp, #266]	; 0x10a
	strAddr.sin_addr.s_addr = _htonl(address);
  400e4c:	0e23      	lsrs	r3, r4, #24
  400e4e:	ea43 6204 	orr.w	r2, r3, r4, lsl #24
  400e52:	0223      	lsls	r3, r4, #8
  400e54:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  400e58:	4313      	orrs	r3, r2
  400e5a:	0a24      	lsrs	r4, r4, #8
  400e5c:	f404 447f 	and.w	r4, r4, #65280	; 0xff00
  400e60:	431c      	orrs	r4, r3
  400e62:	9443      	str	r4, [sp, #268]	; 0x10c
		
	// Fill in data
	s_msg_status status_msg;
	memcpy(status_msg.status,msg,PACKET_SIZE);
  400e64:	24ff      	movs	r4, #255	; 0xff
  400e66:	4622      	mov	r2, r4
  400e68:	4631      	mov	r1, r6
  400e6a:	a802      	add	r0, sp, #8
  400e6c:	4b0c      	ldr	r3, [pc, #48]	; (400ea0 <network_send_status+0x90>)
  400e6e:	4798      	blx	r3

	// Format and send status message
	sendto(udp_status_socket, &status_msg, sizeof(s_msg_status), 0, (struct sockaddr*)&strAddr,
  400e70:	2310      	movs	r3, #16
  400e72:	9301      	str	r3, [sp, #4]
  400e74:	ab42      	add	r3, sp, #264	; 0x108
  400e76:	9300      	str	r3, [sp, #0]
  400e78:	2300      	movs	r3, #0
  400e7a:	4622      	mov	r2, r4
  400e7c:	a902      	add	r1, sp, #8
  400e7e:	4628      	mov	r0, r5
  400e80:	4c08      	ldr	r4, [pc, #32]	; (400ea4 <network_send_status+0x94>)
  400e82:	47a0      	blx	r4
	sizeof(struct sockaddr_in));
	}
}
  400e84:	b046      	add	sp, #280	; 0x118
  400e86:	bd70      	pop	{r4, r5, r6, pc}
  400e88:	00404495 	.word	0x00404495
  400e8c:	00400ec9 	.word	0x00400ec9
  400e90:	004044d9 	.word	0x004044d9
  400e94:	004044ed 	.word	0x004044ed
  400e98:	2000000c 	.word	0x2000000c
  400e9c:	2000be30 	.word	0x2000be30
  400ea0:	00408cb9 	.word	0x00408cb9
  400ea4:	00404809 	.word	0x00404809

00400ea8 <network_connected>:

void network_connected(void)
{
  400ea8:	b508      	push	{r3, lr}
	network_is_connected = IS_CONNECTED;
  400eaa:	2201      	movs	r2, #1
  400eac:	4b03      	ldr	r3, [pc, #12]	; (400ebc <network_connected+0x14>)
  400eae:	701a      	strb	r2, [r3, #0]
	network_listen_for_commands();
  400eb0:	4b03      	ldr	r3, [pc, #12]	; (400ec0 <network_connected+0x18>)
  400eb2:	4798      	blx	r3
	network_listen_for_settings();
  400eb4:	4b03      	ldr	r3, [pc, #12]	; (400ec4 <network_connected+0x1c>)
  400eb6:	4798      	blx	r3
  400eb8:	bd08      	pop	{r3, pc}
  400eba:	bf00      	nop
  400ebc:	2000bdb0 	.word	0x2000bdb0
  400ec0:	00400d5d 	.word	0x00400d5d
  400ec4:	00400db5 	.word	0x00400db5

00400ec8 <socket_event_handler_cb>:

/**
 * Callback to handle socket events
 */
static void socket_event_handler_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
  400ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ecc:	b0c4      	sub	sp, #272	; 0x110
  400ece:	4615      	mov	r5, r2
	/** Establishing connection */
	if(sock == tcp_connection_est_socket)
  400ed0:	4b98      	ldr	r3, [pc, #608]	; (401134 <socket_event_handler_cb+0x26c>)
  400ed2:	f993 4000 	ldrsb.w	r4, [r3]
  400ed6:	4284      	cmp	r4, r0
  400ed8:	f040 8083 	bne.w	400fe2 <socket_event_handler_cb+0x11a>
	{
		/* Socket connected */
		if(u8Msg == SOCKET_MSG_CONNECT)
  400edc:	2905      	cmp	r1, #5
  400ede:	d156      	bne.n	400f8e <socket_event_handler_cb+0xc6>
		{
			tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
			if (pstrConnect && pstrConnect->s8Error >= 0) {
  400ee0:	2a00      	cmp	r2, #0
  400ee2:	d047      	beq.n	400f74 <socket_event_handler_cb+0xac>
  400ee4:	f992 3001 	ldrsb.w	r3, [r2, #1]
  400ee8:	2b00      	cmp	r3, #0
  400eea:	db43      	blt.n	400f74 <socket_event_handler_cb+0xac>
				// Perform data exchange.
				s_msg_port port_msg;
				s_msg_settings settings_msg;
			
				// Send UDP command port
				sprintf(port_msg.port, "%d", UDP_COMMAND_PORT);
  400eec:	f8df 82d8 	ldr.w	r8, [pc, #728]	; 4011c8 <socket_event_handler_cb+0x300>
  400ef0:	f241 3286 	movw	r2, #4998	; 0x1386
  400ef4:	4641      	mov	r1, r8
  400ef6:	a803      	add	r0, sp, #12
  400ef8:	4f8f      	ldr	r7, [pc, #572]	; (401138 <socket_event_handler_cb+0x270>)
  400efa:	47b8      	blx	r7
				send(tcp_connection_est_socket, &port_msg, sizeof(s_msg_port), 0);
  400efc:	4e8d      	ldr	r6, [pc, #564]	; (401134 <socket_event_handler_cb+0x26c>)
  400efe:	2300      	movs	r3, #0
  400f00:	2204      	movs	r2, #4
  400f02:	a903      	add	r1, sp, #12
  400f04:	f996 0000 	ldrsb.w	r0, [r6]
  400f08:	4d8c      	ldr	r5, [pc, #560]	; (40113c <socket_event_handler_cb+0x274>)
  400f0a:	47a8      	blx	r5
				
				// Send TCP settings port
				sprintf(port_msg.port, "%d", TCP_SETTINGS_PORT);
  400f0c:	f241 3287 	movw	r2, #4999	; 0x1387
  400f10:	4641      	mov	r1, r8
  400f12:	a803      	add	r0, sp, #12
  400f14:	47b8      	blx	r7
				send(tcp_connection_est_socket, &port_msg, sizeof(s_msg_port), 0);
  400f16:	2300      	movs	r3, #0
  400f18:	2204      	movs	r2, #4
  400f1a:	a903      	add	r1, sp, #12
  400f1c:	f996 0000 	ldrsb.w	r0, [r6]
  400f20:	47a8      	blx	r5
			
				// Send TCP settings port
				sprintf(port_msg.port, "%d", HTTP_VIDEO_PORT);
  400f22:	f241 3285 	movw	r2, #4997	; 0x1385
  400f26:	4641      	mov	r1, r8
  400f28:	a803      	add	r0, sp, #12
  400f2a:	47b8      	blx	r7
				send(tcp_connection_est_socket, &port_msg, sizeof(s_msg_port), 0);
  400f2c:	2300      	movs	r3, #0
  400f2e:	2204      	movs	r2, #4
  400f30:	a903      	add	r1, sp, #12
  400f32:	f996 0000 	ldrsb.w	r0, [r6]
  400f36:	47a8      	blx	r5
			
				// Recv. UDP status port
				recv(sock, TCPConnectionEstRxBuffer, sizeof(TCPConnectionEstRxBuffer), 0);
  400f38:	2300      	movs	r3, #0
  400f3a:	2204      	movs	r2, #4
  400f3c:	4980      	ldr	r1, [pc, #512]	; (401140 <socket_event_handler_cb+0x278>)
  400f3e:	4620      	mov	r0, r4
  400f40:	4c80      	ldr	r4, [pc, #512]	; (401144 <socket_event_handler_cb+0x27c>)
  400f42:	47a0      	blx	r4
				
				// Send current settings
				if(generate_settings_packet(settings_msg.settings, 
  400f44:	4b80      	ldr	r3, [pc, #512]	; (401148 <socket_event_handler_cb+0x280>)
  400f46:	f993 3000 	ldrsb.w	r3, [r3]
  400f4a:	4a80      	ldr	r2, [pc, #512]	; (40114c <socket_event_handler_cb+0x284>)
  400f4c:	f992 2000 	ldrsb.w	r2, [r2]
  400f50:	497f      	ldr	r1, [pc, #508]	; (401150 <socket_event_handler_cb+0x288>)
  400f52:	6809      	ldr	r1, [r1, #0]
  400f54:	487f      	ldr	r0, [pc, #508]	; (401154 <socket_event_handler_cb+0x28c>)
  400f56:	7800      	ldrb	r0, [r0, #0]
  400f58:	9000      	str	r0, [sp, #0]
  400f5a:	a804      	add	r0, sp, #16
  400f5c:	4c7e      	ldr	r4, [pc, #504]	; (401158 <socket_event_handler_cb+0x290>)
  400f5e:	47a0      	blx	r4
  400f60:	2800      	cmp	r0, #0
  400f62:	f000 8160 	beq.w	401226 <socket_event_handler_cb+0x35e>
											device_name,
											iPower_save_mode,
											iAssisted_drive_mode,
											uiVideo_quality)) {
					send(tcp_connection_est_socket,&settings_msg,sizeof(s_msg_settings), 0);
  400f66:	2300      	movs	r3, #0
  400f68:	22ff      	movs	r2, #255	; 0xff
  400f6a:	a904      	add	r1, sp, #16
  400f6c:	f996 0000 	ldrsb.w	r0, [r6]
  400f70:	47a8      	blx	r5
	{
		/* Socket connected */
		if(u8Msg == SOCKET_MSG_CONNECT)
		{
			tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
			if (pstrConnect && pstrConnect->s8Error >= 0) {
  400f72:	e158      	b.n	401226 <socket_event_handler_cb+0x35e>
											uiVideo_quality)) {
					send(tcp_connection_est_socket,&settings_msg,sizeof(s_msg_settings), 0);
				}
		
			} else {
				printf("-E- tcp_connection_est_socket: connect error!\r\n");
  400f74:	4879      	ldr	r0, [pc, #484]	; (40115c <socket_event_handler_cb+0x294>)
  400f76:	4b7a      	ldr	r3, [pc, #488]	; (401160 <socket_event_handler_cb+0x298>)
  400f78:	4798      	blx	r3
				close(tcp_connection_est_socket);
  400f7a:	4c6e      	ldr	r4, [pc, #440]	; (401134 <socket_event_handler_cb+0x26c>)
  400f7c:	f994 0000 	ldrsb.w	r0, [r4]
  400f80:	4b78      	ldr	r3, [pc, #480]	; (401164 <socket_event_handler_cb+0x29c>)
  400f82:	4798      	blx	r3
				tcp_connection_est_socket = -1;
  400f84:	23ff      	movs	r3, #255	; 0xff
  400f86:	7023      	strb	r3, [r4, #0]
				m2m_wifi_disconnect();
  400f88:	4b77      	ldr	r3, [pc, #476]	; (401168 <socket_event_handler_cb+0x2a0>)
  400f8a:	4798      	blx	r3
  400f8c:	e14b      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
		/* Message receive */
		else if(u8Msg == SOCKET_MSG_RECV)
  400f8e:	2906      	cmp	r1, #6
  400f90:	f040 8149 	bne.w	401226 <socket_event_handler_cb+0x35e>
		{
			tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  400f94:	b1c2      	cbz	r2, 400fc8 <socket_event_handler_cb+0x100>
  400f96:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  400f9a:	2b00      	cmp	r3, #0
  400f9c:	dd14      	ble.n	400fc8 <socket_event_handler_cb+0x100>
				if(DEBUG) printf("-I- tcp_connection_est_socket: recv success!\r\n");
				char *ptr;
				host_udp_port = strtol(TCPConnectionEstRxBuffer,ptr,10);
  400f9e:	220a      	movs	r2, #10
  400fa0:	2100      	movs	r1, #0
  400fa2:	4867      	ldr	r0, [pc, #412]	; (401140 <socket_event_handler_cb+0x278>)
  400fa4:	4b71      	ldr	r3, [pc, #452]	; (40116c <socket_event_handler_cb+0x2a4>)
  400fa6:	4798      	blx	r3
  400fa8:	4b71      	ldr	r3, [pc, #452]	; (401170 <socket_event_handler_cb+0x2a8>)
  400faa:	8018      	strh	r0, [r3, #0]
				printf("-I- Host port resolved to: (%d)\r\n",host_udp_port);
  400fac:	b281      	uxth	r1, r0
  400fae:	4871      	ldr	r0, [pc, #452]	; (401174 <socket_event_handler_cb+0x2ac>)
  400fb0:	4b6b      	ldr	r3, [pc, #428]	; (401160 <socket_event_handler_cb+0x298>)
  400fb2:	4798      	blx	r3
				close(tcp_connection_est_socket);
  400fb4:	4c5f      	ldr	r4, [pc, #380]	; (401134 <socket_event_handler_cb+0x26c>)
  400fb6:	f994 0000 	ldrsb.w	r0, [r4]
  400fba:	4b6a      	ldr	r3, [pc, #424]	; (401164 <socket_event_handler_cb+0x29c>)
  400fbc:	4798      	blx	r3
				tcp_connection_est_socket = -1;
  400fbe:	23ff      	movs	r3, #255	; 0xff
  400fc0:	7023      	strb	r3, [r4, #0]
				network_connected();
  400fc2:	4b6d      	ldr	r3, [pc, #436]	; (401178 <socket_event_handler_cb+0x2b0>)
  400fc4:	4798      	blx	r3
		}
		/* Message receive */
		else if(u8Msg == SOCKET_MSG_RECV)
		{
			tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  400fc6:	e12e      	b.n	401226 <socket_event_handler_cb+0x35e>
				printf("-I- Host port resolved to: (%d)\r\n",host_udp_port);
				close(tcp_connection_est_socket);
				tcp_connection_est_socket = -1;
				network_connected();
			} else {
				printf("-E- tcp_connection_est_socket: recv error!\r\n");
  400fc8:	486c      	ldr	r0, [pc, #432]	; (40117c <socket_event_handler_cb+0x2b4>)
  400fca:	4b65      	ldr	r3, [pc, #404]	; (401160 <socket_event_handler_cb+0x298>)
  400fcc:	4798      	blx	r3
				close(tcp_connection_est_socket);
  400fce:	4c59      	ldr	r4, [pc, #356]	; (401134 <socket_event_handler_cb+0x26c>)
  400fd0:	f994 0000 	ldrsb.w	r0, [r4]
  400fd4:	4b63      	ldr	r3, [pc, #396]	; (401164 <socket_event_handler_cb+0x29c>)
  400fd6:	4798      	blx	r3
				tcp_connection_est_socket = -1;
  400fd8:	23ff      	movs	r3, #255	; 0xff
  400fda:	7023      	strb	r3, [r4, #0]
				m2m_wifi_disconnect();
  400fdc:	4b62      	ldr	r3, [pc, #392]	; (401168 <socket_event_handler_cb+0x2a0>)
  400fde:	4798      	blx	r3
  400fe0:	e121      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
	}
	/** Listening for control commands */
	else if(sock == udp_command_socket)
  400fe2:	4b67      	ldr	r3, [pc, #412]	; (401180 <socket_event_handler_cb+0x2b8>)
  400fe4:	f993 3000 	ldrsb.w	r3, [r3]
  400fe8:	4283      	cmp	r3, r0
  400fea:	d128      	bne.n	40103e <socket_event_handler_cb+0x176>
	{
		/** Socket bound */
		if(u8Msg == SOCKET_MSG_BIND)
  400fec:	2901      	cmp	r1, #1
  400fee:	d10b      	bne.n	401008 <socket_event_handler_cb+0x140>
		{
			tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg*)pvMsg;
			if(pstrBind->status == 0)
  400ff0:	f992 3000 	ldrsb.w	r3, [r2]
  400ff4:	b923      	cbnz	r3, 401000 <socket_event_handler_cb+0x138>
			{
				// call Recv
				recvfrom(udp_command_socket, UDPCommandRxBuffer, sizeof(UDPCommandRxBuffer), 0);
  400ff6:	22ff      	movs	r2, #255	; 0xff
  400ff8:	4962      	ldr	r1, [pc, #392]	; (401184 <socket_event_handler_cb+0x2bc>)
  400ffa:	4c63      	ldr	r4, [pc, #396]	; (401188 <socket_event_handler_cb+0x2c0>)
  400ffc:	47a0      	blx	r4
  400ffe:	e015      	b.n	40102c <socket_event_handler_cb+0x164>
			}
			else
			{
				printf("-E- udp_command_socket: Bind Failed\n");
  401000:	4862      	ldr	r0, [pc, #392]	; (40118c <socket_event_handler_cb+0x2c4>)
  401002:	4b57      	ldr	r3, [pc, #348]	; (401160 <socket_event_handler_cb+0x298>)
  401004:	4798      	blx	r3
  401006:	e011      	b.n	40102c <socket_event_handler_cb+0x164>
			}
		}
		/** Command received */
		else if((u8Msg == SOCKET_MSG_RECV) || (u8Msg == SOCKET_MSG_RECVFROM))
  401008:	2906      	cmp	r1, #6
  40100a:	d001      	beq.n	401010 <socket_event_handler_cb+0x148>
  40100c:	2909      	cmp	r1, #9
  40100e:	d10d      	bne.n	40102c <socket_event_handler_cb+0x164>
		{
			tstrSocketRecvMsg *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
			if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
  401010:	682b      	ldr	r3, [r5, #0]
  401012:	b15b      	cbz	r3, 40102c <socket_event_handler_cb+0x164>
			{
				if(DEBUG) printf("-I- udp_command_socket: recvfrom success!\r\n");
				
				if(pstrRecvMsg->s16BufferSize == UDP_COMMAND_BUFFER_SIZE)
  401014:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
  401018:	2bff      	cmp	r3, #255	; 0xff
  40101a:	d107      	bne.n	40102c <socket_event_handler_cb+0x164>
				{
					printf("-I- udp_command_socket: command received: %s\r\n",UDPCommandRxBuffer);
  40101c:	4c59      	ldr	r4, [pc, #356]	; (401184 <socket_event_handler_cb+0x2bc>)
  40101e:	4621      	mov	r1, r4
  401020:	485b      	ldr	r0, [pc, #364]	; (401190 <socket_event_handler_cb+0x2c8>)
  401022:	4b4f      	ldr	r3, [pc, #316]	; (401160 <socket_event_handler_cb+0x298>)
  401024:	4798      	blx	r3
					//xQueueSendToFront(xControl_Msg_Queue_handle, UDPCommandRxBuffer, 0);
					network_message_handler(UDPCommandRxBuffer);
  401026:	4620      	mov	r0, r4
  401028:	4b5a      	ldr	r3, [pc, #360]	; (401194 <socket_event_handler_cb+0x2cc>)
  40102a:	4798      	blx	r3
				}
			}
		}
		recvfrom(udp_command_socket, UDPCommandRxBuffer, sizeof(UDPCommandRxBuffer), 0);
  40102c:	2300      	movs	r3, #0
  40102e:	22ff      	movs	r2, #255	; 0xff
  401030:	4954      	ldr	r1, [pc, #336]	; (401184 <socket_event_handler_cb+0x2bc>)
  401032:	4853      	ldr	r0, [pc, #332]	; (401180 <socket_event_handler_cb+0x2b8>)
  401034:	f990 0000 	ldrsb.w	r0, [r0]
  401038:	4c53      	ldr	r4, [pc, #332]	; (401188 <socket_event_handler_cb+0x2c0>)
  40103a:	47a0      	blx	r4
  40103c:	e0f3      	b.n	401226 <socket_event_handler_cb+0x35e>
	}
	/** Server socket listening for connection request to transfer settings command */
	else if(sock == tcp_settings_listen_socket)
  40103e:	4b56      	ldr	r3, [pc, #344]	; (401198 <socket_event_handler_cb+0x2d0>)
  401040:	f993 3000 	ldrsb.w	r3, [r3]
  401044:	4283      	cmp	r3, r0
  401046:	d146      	bne.n	4010d6 <socket_event_handler_cb+0x20e>
	{
		/** Socket bound */
		if(u8Msg == SOCKET_MSG_BIND)
  401048:	2901      	cmp	r1, #1
  40104a:	d111      	bne.n	401070 <socket_event_handler_cb+0x1a8>
		{
			tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg*)pvMsg;
			if(pstrBind->status == 0)
  40104c:	f992 3000 	ldrsb.w	r3, [r2]
  401050:	b91b      	cbnz	r3, 40105a <socket_event_handler_cb+0x192>
			{
				listen(tcp_settings_listen_socket, 0);
  401052:	2100      	movs	r1, #0
  401054:	4b51      	ldr	r3, [pc, #324]	; (40119c <socket_event_handler_cb+0x2d4>)
  401056:	4798      	blx	r3
  401058:	e0e5      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
			else
			{
				printf("-E- tcp_settings_listen_socket: Bind Failed\n");
  40105a:	4851      	ldr	r0, [pc, #324]	; (4011a0 <socket_event_handler_cb+0x2d8>)
  40105c:	4b40      	ldr	r3, [pc, #256]	; (401160 <socket_event_handler_cb+0x298>)
  40105e:	4798      	blx	r3
				close(tcp_settings_listen_socket);
  401060:	4c4d      	ldr	r4, [pc, #308]	; (401198 <socket_event_handler_cb+0x2d0>)
  401062:	f994 0000 	ldrsb.w	r0, [r4]
  401066:	4b3f      	ldr	r3, [pc, #252]	; (401164 <socket_event_handler_cb+0x29c>)
  401068:	4798      	blx	r3
				tcp_settings_listen_socket = -1;
  40106a:	23ff      	movs	r3, #255	; 0xff
  40106c:	7023      	strb	r3, [r4, #0]
  40106e:	e0da      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
		/** Socket listening */
		else if(u8Msg == SOCKET_MSG_LISTEN)
  401070:	2902      	cmp	r1, #2
  401072:	d113      	bne.n	40109c <socket_event_handler_cb+0x1d4>
		{
			tstrSocketListenMsg *pstrListen = (tstrSocketListenMsg*)pvMsg;
			if (pstrListen && pstrListen->status == 0) {
  401074:	b13a      	cbz	r2, 401086 <socket_event_handler_cb+0x1be>
  401076:	f992 3000 	ldrsb.w	r3, [r2]
  40107a:	b923      	cbnz	r3, 401086 <socket_event_handler_cb+0x1be>
				if(DEBUG) printf("-I- tcp_settings_listen_socket: listen success!\r\n");
				accept(tcp_settings_listen_socket, NULL, NULL);
  40107c:	2200      	movs	r2, #0
  40107e:	4611      	mov	r1, r2
  401080:	4b48      	ldr	r3, [pc, #288]	; (4011a4 <socket_event_handler_cb+0x2dc>)
  401082:	4798      	blx	r3
  401084:	e0cf      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
			else
			{
				close(tcp_settings_listen_socket);
  401086:	4b37      	ldr	r3, [pc, #220]	; (401164 <socket_event_handler_cb+0x29c>)
  401088:	4798      	blx	r3
				tcp_settings_listen_socket = -1;
  40108a:	22ff      	movs	r2, #255	; 0xff
  40108c:	4b42      	ldr	r3, [pc, #264]	; (401198 <socket_event_handler_cb+0x2d0>)
  40108e:	701a      	strb	r2, [r3, #0]
				printf("-E- tcp_settings_listen_socket: listen Failed. Restarting...\n");
  401090:	4845      	ldr	r0, [pc, #276]	; (4011a8 <socket_event_handler_cb+0x2e0>)
  401092:	4b33      	ldr	r3, [pc, #204]	; (401160 <socket_event_handler_cb+0x298>)
  401094:	4798      	blx	r3
				network_listen_for_settings();
  401096:	4b45      	ldr	r3, [pc, #276]	; (4011ac <socket_event_handler_cb+0x2e4>)
  401098:	4798      	blx	r3
  40109a:	e0c4      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
		/** Accepting incoming connection */
		else if(u8Msg == SOCKET_MSG_ACCEPT)
  40109c:	2904      	cmp	r1, #4
  40109e:	f040 80c2 	bne.w	401226 <socket_event_handler_cb+0x35e>
		{
			// Socket is accepted.
			tstrSocketAcceptMsg *pstrAccept = (tstrSocketAcceptMsg *)pvMsg;
			if(pstrAccept)
  4010a2:	b16a      	cbz	r2, 4010c0 <socket_event_handler_cb+0x1f8>
			{
				if(DEBUG) printf("-I- tcp_settings_listen_socket: accept success!\r\n");
				accept(tcp_settings_listen_socket, NULL, NULL);
  4010a4:	2200      	movs	r2, #0
  4010a6:	4611      	mov	r1, r2
  4010a8:	4b3e      	ldr	r3, [pc, #248]	; (4011a4 <socket_event_handler_cb+0x2dc>)
  4010aa:	4798      	blx	r3
				tcp_settings_data_socket = pstrAccept->sock;
  4010ac:	f995 0000 	ldrsb.w	r0, [r5]
  4010b0:	4b3f      	ldr	r3, [pc, #252]	; (4011b0 <socket_event_handler_cb+0x2e8>)
  4010b2:	7018      	strb	r0, [r3, #0]
				recv(tcp_settings_data_socket, TCPSettingsRxBuffer, sizeof(TCPSettingsRxBuffer), 0);
  4010b4:	2300      	movs	r3, #0
  4010b6:	22ff      	movs	r2, #255	; 0xff
  4010b8:	493e      	ldr	r1, [pc, #248]	; (4011b4 <socket_event_handler_cb+0x2ec>)
  4010ba:	4c22      	ldr	r4, [pc, #136]	; (401144 <socket_event_handler_cb+0x27c>)
  4010bc:	47a0      	blx	r4
  4010be:	e0b2      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
			else
			{
				close(tcp_settings_listen_socket);
  4010c0:	4b28      	ldr	r3, [pc, #160]	; (401164 <socket_event_handler_cb+0x29c>)
  4010c2:	4798      	blx	r3
				tcp_settings_listen_socket = -1;
  4010c4:	22ff      	movs	r2, #255	; 0xff
  4010c6:	4b34      	ldr	r3, [pc, #208]	; (401198 <socket_event_handler_cb+0x2d0>)
  4010c8:	701a      	strb	r2, [r3, #0]
				printf("-E- tcp_settings_listen_socket: Accept Failed\n");
  4010ca:	483b      	ldr	r0, [pc, #236]	; (4011b8 <socket_event_handler_cb+0x2f0>)
  4010cc:	4b24      	ldr	r3, [pc, #144]	; (401160 <socket_event_handler_cb+0x298>)
  4010ce:	4798      	blx	r3
				network_listen_for_settings();
  4010d0:	4b36      	ldr	r3, [pc, #216]	; (4011ac <socket_event_handler_cb+0x2e4>)
  4010d2:	4798      	blx	r3
  4010d4:	e0a7      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
	}
	/** Accepted connection for transfer of settings command */
	else if(sock == tcp_settings_data_socket)
  4010d6:	4b36      	ldr	r3, [pc, #216]	; (4011b0 <socket_event_handler_cb+0x2e8>)
  4010d8:	f993 3000 	ldrsb.w	r3, [r3]
  4010dc:	4283      	cmp	r3, r0
  4010de:	f040 808e 	bne.w	4011fe <socket_event_handler_cb+0x336>
	{
		if(u8Msg == SOCKET_MSG_RECV)
  4010e2:	2906      	cmp	r1, #6
  4010e4:	f040 809f 	bne.w	401226 <socket_event_handler_cb+0x35e>
		{
			tstrSocketRecvMsg *pstrRecvMsg = (tstrSocketRecvMsg*)pvMsg;
			if((pstrRecvMsg->pu8Buffer != NULL) && (pstrRecvMsg->s16BufferSize > 0))
  4010e8:	6813      	ldr	r3, [r2, #0]
  4010ea:	2b00      	cmp	r3, #0
  4010ec:	f000 809b 	beq.w	401226 <socket_event_handler_cb+0x35e>
  4010f0:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  4010f4:	2b00      	cmp	r3, #0
  4010f6:	f340 8096 	ble.w	401226 <socket_event_handler_cb+0x35e>
			{			
				// Process the received message
				printf("-I- tcp_settings_data_socket: settings received: %s\r\n",TCPSettingsRxBuffer);
  4010fa:	4c2e      	ldr	r4, [pc, #184]	; (4011b4 <socket_event_handler_cb+0x2ec>)
  4010fc:	4621      	mov	r1, r4
  4010fe:	482f      	ldr	r0, [pc, #188]	; (4011bc <socket_event_handler_cb+0x2f4>)
  401100:	4b17      	ldr	r3, [pc, #92]	; (401160 <socket_event_handler_cb+0x298>)
  401102:	4798      	blx	r3
				s_msg_ack msg;
				if(network_message_handler(TCPSettingsRxBuffer) == PARSER_SUCCESS) {
  401104:	4620      	mov	r0, r4
  401106:	4b23      	ldr	r3, [pc, #140]	; (401194 <socket_event_handler_cb+0x2cc>)
  401108:	4798      	blx	r3
  40110a:	2800      	cmp	r0, #0
  40110c:	d15e      	bne.n	4011cc <socket_event_handler_cb+0x304>
					strncpy(msg.ack,CMD_ACK,CMD_SPECIFIER_SIZE);
  40110e:	4b2c      	ldr	r3, [pc, #176]	; (4011c0 <socket_event_handler_cb+0x2f8>)
  401110:	e893 0003 	ldmia.w	r3, {r0, r1}
  401114:	9004      	str	r0, [sp, #16]
  401116:	f8ad 1014 	strh.w	r1, [sp, #20]
					printf("-I- tcp_settings_data_socket: configuration successful. Sending ACK...\r\n");
  40111a:	482a      	ldr	r0, [pc, #168]	; (4011c4 <socket_event_handler_cb+0x2fc>)
  40111c:	4b10      	ldr	r3, [pc, #64]	; (401160 <socket_event_handler_cb+0x298>)
  40111e:	4798      	blx	r3
					send(tcp_settings_data_socket, &msg, sizeof(s_msg_ack), 0);
  401120:	2300      	movs	r3, #0
  401122:	2206      	movs	r2, #6
  401124:	a904      	add	r1, sp, #16
  401126:	4822      	ldr	r0, [pc, #136]	; (4011b0 <socket_event_handler_cb+0x2e8>)
  401128:	f990 0000 	ldrsb.w	r0, [r0]
  40112c:	4c03      	ldr	r4, [pc, #12]	; (40113c <socket_event_handler_cb+0x274>)
  40112e:	47a0      	blx	r4
  401130:	e05d      	b.n	4011ee <socket_event_handler_cb+0x326>
  401132:	bf00      	nop
  401134:	2000000f 	.word	0x2000000f
  401138:	00409015 	.word	0x00409015
  40113c:	00404769 	.word	0x00404769
  401140:	20000b18 	.word	0x20000b18
  401144:	004048c1 	.word	0x004048c1
  401148:	2000bdfc 	.word	0x2000bdfc
  40114c:	2000bdcc 	.word	0x2000bdcc
  401150:	2000be28 	.word	0x2000be28
  401154:	2000bdb8 	.word	0x2000bdb8
  401158:	00401b39 	.word	0x00401b39
  40115c:	00411220 	.word	0x00411220
  401160:	00408701 	.word	0x00408701
  401164:	00404965 	.word	0x00404965
  401168:	00402fc5 	.word	0x00402fc5
  40116c:	0040abdd 	.word	0x0040abdd
  401170:	2000be30 	.word	0x2000be30
  401174:	00411250 	.word	0x00411250
  401178:	00400ea9 	.word	0x00400ea9
  40117c:	00411274 	.word	0x00411274
  401180:	2000000d 	.word	0x2000000d
  401184:	20000918 	.word	0x20000918
  401188:	004049e9 	.word	0x004049e9
  40118c:	004112a4 	.word	0x004112a4
  401190:	004112cc 	.word	0x004112cc
  401194:	00401509 	.word	0x00401509
  401198:	2000000e 	.word	0x2000000e
  40119c:	00404645 	.word	0x00404645
  4011a0:	004112fc 	.word	0x004112fc
  4011a4:	004046a5 	.word	0x004046a5
  4011a8:	0041132c 	.word	0x0041132c
  4011ac:	00400db5 	.word	0x00400db5
  4011b0:	20000010 	.word	0x20000010
  4011b4:	20000a18 	.word	0x20000a18
  4011b8:	0041136c 	.word	0x0041136c
  4011bc:	0041139c 	.word	0x0041139c
  4011c0:	004113d4 	.word	0x004113d4
  4011c4:	004113dc 	.word	0x004113dc
  4011c8:	0041121c 	.word	0x0041121c
				} else {
					strncpy(msg.ack,CMD_NACK,CMD_SPECIFIER_SIZE);
  4011cc:	4b17      	ldr	r3, [pc, #92]	; (40122c <socket_event_handler_cb+0x364>)
  4011ce:	e893 0003 	ldmia.w	r3, {r0, r1}
  4011d2:	9004      	str	r0, [sp, #16]
  4011d4:	f8ad 1014 	strh.w	r1, [sp, #20]
					printf("-I- tcp_settings_data_socket: configuration was not successful. Sending NACK...\r\n");
  4011d8:	4815      	ldr	r0, [pc, #84]	; (401230 <socket_event_handler_cb+0x368>)
  4011da:	4b16      	ldr	r3, [pc, #88]	; (401234 <socket_event_handler_cb+0x36c>)
  4011dc:	4798      	blx	r3
					send(tcp_settings_data_socket, &msg, sizeof(s_msg_ack), 0);
  4011de:	2300      	movs	r3, #0
  4011e0:	2206      	movs	r2, #6
  4011e2:	a904      	add	r1, sp, #16
  4011e4:	4814      	ldr	r0, [pc, #80]	; (401238 <socket_event_handler_cb+0x370>)
  4011e6:	f990 0000 	ldrsb.w	r0, [r0]
  4011ea:	4c14      	ldr	r4, [pc, #80]	; (40123c <socket_event_handler_cb+0x374>)
  4011ec:	47a0      	blx	r4
				}
				
				// Close the accepted socket when finished.
				close(tcp_settings_data_socket);
  4011ee:	4c12      	ldr	r4, [pc, #72]	; (401238 <socket_event_handler_cb+0x370>)
  4011f0:	f994 0000 	ldrsb.w	r0, [r4]
  4011f4:	4b12      	ldr	r3, [pc, #72]	; (401240 <socket_event_handler_cb+0x378>)
  4011f6:	4798      	blx	r3
				tcp_settings_data_socket = -1;
  4011f8:	23ff      	movs	r3, #255	; 0xff
  4011fa:	7023      	strb	r3, [r4, #0]
  4011fc:	e013      	b.n	401226 <socket_event_handler_cb+0x35e>
			}
		}
	}
	else if(sock == udp_status_socket)
  4011fe:	4b11      	ldr	r3, [pc, #68]	; (401244 <socket_event_handler_cb+0x37c>)
  401200:	f993 3000 	ldrsb.w	r3, [r3]
  401204:	4283      	cmp	r3, r0
  401206:	d10e      	bne.n	401226 <socket_event_handler_cb+0x35e>
	{
		if(u8Msg == SOCKET_MSG_SENDTO)
  401208:	2908      	cmp	r1, #8
  40120a:	d10c      	bne.n	401226 <socket_event_handler_cb+0x35e>
		{
			printf("-I- udp_status_socket: Status sent!\r\n");
  40120c:	480e      	ldr	r0, [pc, #56]	; (401248 <socket_event_handler_cb+0x380>)
  40120e:	4b09      	ldr	r3, [pc, #36]	; (401234 <socket_event_handler_cb+0x36c>)
  401210:	4798      	blx	r3
			if(udp_status_socket > 0) {
  401212:	4b0c      	ldr	r3, [pc, #48]	; (401244 <socket_event_handler_cb+0x37c>)
  401214:	f993 0000 	ldrsb.w	r0, [r3]
  401218:	2800      	cmp	r0, #0
  40121a:	dd04      	ble.n	401226 <socket_event_handler_cb+0x35e>
				close(udp_status_socket);
  40121c:	4b08      	ldr	r3, [pc, #32]	; (401240 <socket_event_handler_cb+0x378>)
  40121e:	4798      	blx	r3
				udp_status_socket = -1;
  401220:	22ff      	movs	r2, #255	; 0xff
  401222:	4b08      	ldr	r3, [pc, #32]	; (401244 <socket_event_handler_cb+0x37c>)
  401224:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
  401226:	b044      	add	sp, #272	; 0x110
  401228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40122c:	00411428 	.word	0x00411428
  401230:	00411430 	.word	0x00411430
  401234:	00408701 	.word	0x00408701
  401238:	20000010 	.word	0x20000010
  40123c:	00404769 	.word	0x00404769
  401240:	00404965 	.word	0x00404965
  401244:	2000000c 	.word	0x2000000c
  401248:	00411484 	.word	0x00411484

0040124c <network_disconnected>:
	network_listen_for_commands();
	network_listen_for_settings();
}

void network_disconnected(void)
{
  40124c:	b508      	push	{r3, lr}
	network_is_connected = NOT_CONNECTED;
  40124e:	22ff      	movs	r2, #255	; 0xff
  401250:	4b15      	ldr	r3, [pc, #84]	; (4012a8 <network_disconnected+0x5c>)
  401252:	701a      	strb	r2, [r3, #0]
	if(tcp_connection_est_socket > 0)
  401254:	4b15      	ldr	r3, [pc, #84]	; (4012ac <network_disconnected+0x60>)
  401256:	f993 0000 	ldrsb.w	r0, [r3]
  40125a:	2800      	cmp	r0, #0
  40125c:	dd04      	ble.n	401268 <network_disconnected+0x1c>
	{
		close(tcp_connection_est_socket);
  40125e:	4b14      	ldr	r3, [pc, #80]	; (4012b0 <network_disconnected+0x64>)
  401260:	4798      	blx	r3
		tcp_connection_est_socket = -1;
  401262:	22ff      	movs	r2, #255	; 0xff
  401264:	4b11      	ldr	r3, [pc, #68]	; (4012ac <network_disconnected+0x60>)
  401266:	701a      	strb	r2, [r3, #0]
	}
	if(udp_command_socket > 0)
  401268:	4b12      	ldr	r3, [pc, #72]	; (4012b4 <network_disconnected+0x68>)
  40126a:	f993 0000 	ldrsb.w	r0, [r3]
  40126e:	2800      	cmp	r0, #0
  401270:	dd04      	ble.n	40127c <network_disconnected+0x30>
	{
		close(udp_command_socket);
  401272:	4b0f      	ldr	r3, [pc, #60]	; (4012b0 <network_disconnected+0x64>)
  401274:	4798      	blx	r3
		udp_command_socket = -1;		
  401276:	22ff      	movs	r2, #255	; 0xff
  401278:	4b0e      	ldr	r3, [pc, #56]	; (4012b4 <network_disconnected+0x68>)
  40127a:	701a      	strb	r2, [r3, #0]
	}
	if(tcp_settings_listen_socket > 0)
  40127c:	4b0e      	ldr	r3, [pc, #56]	; (4012b8 <network_disconnected+0x6c>)
  40127e:	f993 0000 	ldrsb.w	r0, [r3]
  401282:	2800      	cmp	r0, #0
  401284:	dd04      	ble.n	401290 <network_disconnected+0x44>
	{
		close(tcp_settings_listen_socket);
  401286:	4b0a      	ldr	r3, [pc, #40]	; (4012b0 <network_disconnected+0x64>)
  401288:	4798      	blx	r3
		tcp_settings_listen_socket = -1;
  40128a:	22ff      	movs	r2, #255	; 0xff
  40128c:	4b0a      	ldr	r3, [pc, #40]	; (4012b8 <network_disconnected+0x6c>)
  40128e:	701a      	strb	r2, [r3, #0]
	}
	if(tcp_settings_data_socket > 0)
  401290:	4b0a      	ldr	r3, [pc, #40]	; (4012bc <network_disconnected+0x70>)
  401292:	f993 0000 	ldrsb.w	r0, [r3]
  401296:	2800      	cmp	r0, #0
  401298:	dd04      	ble.n	4012a4 <network_disconnected+0x58>
	{
		close(tcp_settings_data_socket);
  40129a:	4b05      	ldr	r3, [pc, #20]	; (4012b0 <network_disconnected+0x64>)
  40129c:	4798      	blx	r3
		tcp_settings_data_socket = -1;
  40129e:	22ff      	movs	r2, #255	; 0xff
  4012a0:	4b06      	ldr	r3, [pc, #24]	; (4012bc <network_disconnected+0x70>)
  4012a2:	701a      	strb	r2, [r3, #0]
  4012a4:	bd08      	pop	{r3, pc}
  4012a6:	bf00      	nop
  4012a8:	2000bdb0 	.word	0x2000bdb0
  4012ac:	2000000f 	.word	0x2000000f
  4012b0:	00404965 	.word	0x00404965
  4012b4:	2000000d 	.word	0x2000000d
  4012b8:	2000000e 	.word	0x2000000e
  4012bc:	20000010 	.word	0x20000010

004012c0 <wifi_cb>:
 * \param[in] pvMsg A pointer to a buffer containing the notification parameters
 * (if any). It should be casted to the correct data type corresponding to the
 * notification type.
 */
void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  4012c0:	b530      	push	{r4, r5, lr}
  4012c2:	b083      	sub	sp, #12
  4012c4:	460c      	mov	r4, r1
	switch (u8MsgType) {
  4012c6:	282c      	cmp	r0, #44	; 0x2c
  4012c8:	d002      	beq.n	4012d0 <wifi_cb+0x10>
  4012ca:	2832      	cmp	r0, #50	; 0x32
  4012cc:	d011      	beq.n	4012f2 <wifi_cb+0x32>
  4012ce:	e036      	b.n	40133e <wifi_cb+0x7e>
		case M2M_WIFI_RESP_CON_STATE_CHANGED:
		{
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  4012d0:	780b      	ldrb	r3, [r1, #0]
  4012d2:	2b01      	cmp	r3, #1
  4012d4:	d102      	bne.n	4012dc <wifi_cb+0x1c>
				m2m_wifi_request_dhcp_client();
  4012d6:	4b1b      	ldr	r3, [pc, #108]	; (401344 <wifi_cb+0x84>)
  4012d8:	4798      	blx	r3
  4012da:	e030      	b.n	40133e <wifi_cb+0x7e>
			} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  4012dc:	2b00      	cmp	r3, #0
  4012de:	d12e      	bne.n	40133e <wifi_cb+0x7e>
				WIFI_CONNECTION_STATE = 0;
  4012e0:	2200      	movs	r2, #0
  4012e2:	4b19      	ldr	r3, [pc, #100]	; (401348 <wifi_cb+0x88>)
  4012e4:	701a      	strb	r2, [r3, #0]
				printf("-I- Wi-Fi disconnected\r\n");
  4012e6:	4819      	ldr	r0, [pc, #100]	; (40134c <wifi_cb+0x8c>)
  4012e8:	4b19      	ldr	r3, [pc, #100]	; (401350 <wifi_cb+0x90>)
  4012ea:	4798      	blx	r3
				network_disconnected();
  4012ec:	4b19      	ldr	r3, [pc, #100]	; (401354 <wifi_cb+0x94>)
  4012ee:	4798      	blx	r3
  4012f0:	e025      	b.n	40133e <wifi_cb+0x7e>
			break;
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			WIFI_CONNECTION_STATE = 1;
  4012f2:	2201      	movs	r2, #1
  4012f4:	4b14      	ldr	r3, [pc, #80]	; (401348 <wifi_cb+0x88>)
  4012f6:	701a      	strb	r2, [r3, #0]
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("-I- Wi-Fi connected\r\n");
  4012f8:	4817      	ldr	r0, [pc, #92]	; (401358 <wifi_cb+0x98>)
  4012fa:	4d15      	ldr	r5, [pc, #84]	; (401350 <wifi_cb+0x90>)
  4012fc:	47a8      	blx	r5
			printf("-I- Wi-Fi IP is %u.%u.%u.%u\r\n",
  4012fe:	78a3      	ldrb	r3, [r4, #2]
  401300:	7862      	ldrb	r2, [r4, #1]
  401302:	7821      	ldrb	r1, [r4, #0]
  401304:	78e0      	ldrb	r0, [r4, #3]
  401306:	9000      	str	r0, [sp, #0]
  401308:	4814      	ldr	r0, [pc, #80]	; (40135c <wifi_cb+0x9c>)
  40130a:	47a8      	blx	r5
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
			printf("-I- Wi-Fi Group owner IP is %u.%u.%u.%u\r\n",
  40130c:	79a3      	ldrb	r3, [r4, #6]
  40130e:	7962      	ldrb	r2, [r4, #5]
  401310:	7921      	ldrb	r1, [r4, #4]
  401312:	79e0      	ldrb	r0, [r4, #7]
  401314:	9000      	str	r0, [sp, #0]
  401316:	4812      	ldr	r0, [pc, #72]	; (401360 <wifi_cb+0xa0>)
  401318:	47a8      	blx	r5
			pu8IPAddress[4], pu8IPAddress[5], pu8IPAddress[6], pu8IPAddress[7]);
			
			// Convert IP address from uint8 array to uint32
			peer_address = pu8IPAddress[4]<<24 | pu8IPAddress[5]<<16 | pu8IPAddress[6]<<8 | pu8IPAddress[7];
  40131a:	4d12      	ldr	r5, [pc, #72]	; (401364 <wifi_cb+0xa4>)
  40131c:	7921      	ldrb	r1, [r4, #4]
  40131e:	7962      	ldrb	r2, [r4, #5]
  401320:	0413      	lsls	r3, r2, #16
  401322:	ea43 6201 	orr.w	r2, r3, r1, lsl #24
  401326:	79e3      	ldrb	r3, [r4, #7]
  401328:	4313      	orrs	r3, r2
  40132a:	79a2      	ldrb	r2, [r4, #6]
  40132c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401330:	602b      	str	r3, [r5, #0]
			delay_ms(100);	// Delay necessary to allow app to open socket
  401332:	480d      	ldr	r0, [pc, #52]	; (401368 <wifi_cb+0xa8>)
  401334:	4b0d      	ldr	r3, [pc, #52]	; (40136c <wifi_cb+0xac>)
  401336:	4798      	blx	r3
			network_establish_connection(peer_address);
  401338:	6828      	ldr	r0, [r5, #0]
  40133a:	4b0d      	ldr	r3, [pc, #52]	; (401370 <wifi_cb+0xb0>)
  40133c:	4798      	blx	r3
		default:
		{
			break;
		}
	}
}
  40133e:	b003      	add	sp, #12
  401340:	bd30      	pop	{r4, r5, pc}
  401342:	bf00      	nop
  401344:	00402fe5 	.word	0x00402fe5
  401348:	20000b1c 	.word	0x20000b1c
  40134c:	004114ac 	.word	0x004114ac
  401350:	00408701 	.word	0x00408701
  401354:	0040124d 	.word	0x0040124d
  401358:	004114c8 	.word	0x004114c8
  40135c:	004114e0 	.word	0x004114e0
  401360:	00411500 	.word	0x00411500
  401364:	2000bdb4 	.word	0x2000bdb4
  401368:	000d1437 	.word	0x000d1437
  40136c:	20000001 	.word	0x20000001
  401370:	00400ca5 	.word	0x00400ca5

00401374 <wifi_init>:
/**
 * \Function to initialize the Wi-Fi module. 
 * \ Sets the status callback and device name
 */
void wifi_init(void)
{
  401374:	b500      	push	{lr}
  401376:	b087      	sub	sp, #28
	tstrWifiInitParam param;
	int8_t ret;

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  401378:	2300      	movs	r3, #0
  40137a:	9301      	str	r3, [sp, #4]
  40137c:	9302      	str	r3, [sp, #8]
  40137e:	9303      	str	r3, [sp, #12]
  401380:	9304      	str	r3, [sp, #16]
  401382:	9305      	str	r3, [sp, #20]

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  401384:	4b06      	ldr	r3, [pc, #24]	; (4013a0 <wifi_init+0x2c>)
  401386:	9300      	str	r3, [sp, #0]
	ret = m2m_wifi_init(&param);
  401388:	4668      	mov	r0, sp
  40138a:	4b06      	ldr	r3, [pc, #24]	; (4013a4 <wifi_init+0x30>)
  40138c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40138e:	b120      	cbz	r0, 40139a <wifi_init+0x26>
  401390:	4601      	mov	r1, r0
		printf("WiFi_P2P: m2m_wifi_init call error!(%d)\r\n", ret);
  401392:	4805      	ldr	r0, [pc, #20]	; (4013a8 <wifi_init+0x34>)
  401394:	4b05      	ldr	r3, [pc, #20]	; (4013ac <wifi_init+0x38>)
  401396:	4798      	blx	r3
  401398:	e7fe      	b.n	401398 <wifi_init+0x24>
		while (1) {
		}
	}
}
  40139a:	b007      	add	sp, #28
  40139c:	f85d fb04 	ldr.w	pc, [sp], #4
  4013a0:	004012c1 	.word	0x004012c1
  4013a4:	00402ebd 	.word	0x00402ebd
  4013a8:	0041152c 	.word	0x0041152c
  4013ac:	00408701 	.word	0x00408701

004013b0 <wifi_p2p_start>:

/**
 * \Function to start the Wi-Fi module in P2P mode.
 */
void wifi_p2p_start(void)
{
  4013b0:	b508      	push	{r3, lr}
		int8_t ret;
		
		/* Bring up P2P mode with channel number. */
		ret = m2m_wifi_p2p(M2M_WIFI_CH_6);
  4013b2:	2005      	movs	r0, #5
  4013b4:	4b05      	ldr	r3, [pc, #20]	; (4013cc <wifi_p2p_start+0x1c>)
  4013b6:	4798      	blx	r3
		if (M2M_SUCCESS != ret) {
  4013b8:	b110      	cbz	r0, 4013c0 <wifi_p2p_start+0x10>
			printf("-E- WiFi_P2P: m2m_wifi_p2p call error!\r\n");
  4013ba:	4805      	ldr	r0, [pc, #20]	; (4013d0 <wifi_p2p_start+0x20>)
  4013bc:	4b05      	ldr	r3, [pc, #20]	; (4013d4 <wifi_p2p_start+0x24>)
  4013be:	4798      	blx	r3
		}

		printf("-I- P2P mode started. %s is awaiting connection.\r\n", (char *)device_name);
  4013c0:	4b05      	ldr	r3, [pc, #20]	; (4013d8 <wifi_p2p_start+0x28>)
  4013c2:	6819      	ldr	r1, [r3, #0]
  4013c4:	4805      	ldr	r0, [pc, #20]	; (4013dc <wifi_p2p_start+0x2c>)
  4013c6:	4b03      	ldr	r3, [pc, #12]	; (4013d4 <wifi_p2p_start+0x24>)
  4013c8:	4798      	blx	r3
  4013ca:	bd08      	pop	{r3, pc}
  4013cc:	00402fe9 	.word	0x00402fe9
  4013d0:	00411558 	.word	0x00411558
  4013d4:	00408701 	.word	0x00408701
  4013d8:	2000be28 	.word	0x2000be28
  4013dc:	00411584 	.word	0x00411584

004013e0 <wifi_set_device_name>:

/*
 * Set the peer device name
*/
int8_t wifi_set_device_name(char* name, uint8_t size)
{
  4013e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	4605      	mov	r5, r0
  4013e8:	460c      	mov	r4, r1
	int8_t ret = 0;
	if(strcmp(name, device_name) != 0)
  4013ea:	4b1c      	ldr	r3, [pc, #112]	; (40145c <wifi_set_device_name+0x7c>)
  4013ec:	6819      	ldr	r1, [r3, #0]
  4013ee:	4b1c      	ldr	r3, [pc, #112]	; (401460 <wifi_set_device_name+0x80>)
  4013f0:	4798      	blx	r3
  4013f2:	2800      	cmp	r0, #0
  4013f4:	d02d      	beq.n	401452 <wifi_set_device_name+0x72>
	{
  4013f6:	46e8      	mov	r8, sp
		volatile char tmp[strlen(SYSTEM_IDENTIFIER)+size];
  4013f8:	f104 0314 	add.w	r3, r4, #20
  4013fc:	f023 0307 	bic.w	r3, r3, #7
  401400:	ebad 0d03 	sub.w	sp, sp, r3
		memcpy(tmp,SYSTEM_IDENTIFIER,strlen(SYSTEM_IDENTIFIER));
  401404:	4b17      	ldr	r3, [pc, #92]	; (401464 <wifi_set_device_name+0x84>)
  401406:	cb07      	ldmia	r3!, {r0, r1, r2}
  401408:	9000      	str	r0, [sp, #0]
  40140a:	9101      	str	r1, [sp, #4]
  40140c:	9202      	str	r2, [sp, #8]
  40140e:	781b      	ldrb	r3, [r3, #0]
  401410:	f88d 300c 	strb.w	r3, [sp, #12]
		memcpy(tmp+strlen(SYSTEM_IDENTIFIER),name,size);
  401414:	4622      	mov	r2, r4
  401416:	4629      	mov	r1, r5
  401418:	f10d 000d 	add.w	r0, sp, #13
  40141c:	4b12      	ldr	r3, [pc, #72]	; (401468 <wifi_set_device_name+0x88>)
  40141e:	4798      	blx	r3
						
		/* Set device name to be shown in peer device. */
		ret = m2m_wifi_set_device_name((uint8_t *)tmp, strlen(tmp));
  401420:	4668      	mov	r0, sp
  401422:	4b12      	ldr	r3, [pc, #72]	; (40146c <wifi_set_device_name+0x8c>)
  401424:	4798      	blx	r3
  401426:	b2c1      	uxtb	r1, r0
  401428:	4668      	mov	r0, sp
  40142a:	4b11      	ldr	r3, [pc, #68]	; (401470 <wifi_set_device_name+0x90>)
  40142c:	4798      	blx	r3
		if (M2M_SUCCESS != ret) {
  40142e:	b118      	cbz	r0, 401438 <wifi_set_device_name+0x58>
			printf("-E- WiFi_P2P: m2m_wifi_set_device_name call error!\r\n");
  401430:	4810      	ldr	r0, [pc, #64]	; (401474 <wifi_set_device_name+0x94>)
  401432:	4b11      	ldr	r3, [pc, #68]	; (401478 <wifi_set_device_name+0x98>)
  401434:	4798      	blx	r3
  401436:	e7fe      	b.n	401436 <wifi_set_device_name+0x56>
			while (1) {
			}
		} else {
			free(device_name);
  401438:	4e08      	ldr	r6, [pc, #32]	; (40145c <wifi_set_device_name+0x7c>)
  40143a:	6830      	ldr	r0, [r6, #0]
  40143c:	4b0f      	ldr	r3, [pc, #60]	; (40147c <wifi_set_device_name+0x9c>)
  40143e:	4798      	blx	r3
			device_name = malloc(size);
  401440:	4620      	mov	r0, r4
  401442:	4b0f      	ldr	r3, [pc, #60]	; (401480 <wifi_set_device_name+0xa0>)
  401444:	4798      	blx	r3
  401446:	6030      	str	r0, [r6, #0]
			memcpy(device_name,name,size);
  401448:	4622      	mov	r2, r4
  40144a:	4629      	mov	r1, r5
  40144c:	4b06      	ldr	r3, [pc, #24]	; (401468 <wifi_set_device_name+0x88>)
  40144e:	4798      	blx	r3
  401450:	46c5      	mov	sp, r8
		}
	}
	return ret;
  401452:	2000      	movs	r0, #0
  401454:	46bd      	mov	sp, r7
  401456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40145a:	bf00      	nop
  40145c:	2000be28 	.word	0x2000be28
  401460:	00409149 	.word	0x00409149
  401464:	004115b8 	.word	0x004115b8
  401468:	00408cb9 	.word	0x00408cb9
  40146c:	00409441 	.word	0x00409441
  401470:	0040304d 	.word	0x0040304d
  401474:	004115c8 	.word	0x004115c8
  401478:	00408701 	.word	0x00408701
  40147c:	00408739 	.word	0x00408739
  401480:	00408729 	.word	0x00408729

00401484 <propeller_motor1_start>:
#include "propeller_motors.h"
#include "pwm_generator/pwm_generator.h"

/* Propeller 1 motor - PWM1H/PC19/Ext2-7 */
void propeller_motor1_start(uint8_t speed)
{
  401484:	b508      	push	{r3, lr}
  401486:	2864      	cmp	r0, #100	; 0x64
  401488:	bf28      	it	cs
  40148a:	2064      	movcs	r0, #100	; 0x64
	if(speed > 100)
		speed = 100;
	
	if(speed > 0) {		// Motor should spin
  40148c:	b188      	cbz	r0, 4014b2 <propeller_motor1_start+0x2e>
		uint32_t duty_cycle_reg = DUTY_CYCLE_REG_MIN + speed*DUTY_CYCLE_REG_PER_SPEED_PCT;
		pwm_ch1_start(MOTOR_CTRL_PWM_FREQUENCY_HZ,MOTOR_CTRL_PERIOD_REG,duty_cycle_reg);
  40148e:	f44f 63e1 	mov.w	r3, #1800	; 0x708
  401492:	fb03 f000 	mul.w	r0, r3, r0
  401496:	4a0b      	ldr	r2, [pc, #44]	; (4014c4 <propeller_motor1_start+0x40>)
  401498:	fb82 3200 	smull	r3, r2, r2, r0
  40149c:	17c0      	asrs	r0, r0, #31
  40149e:	ebc0 1262 	rsb	r2, r0, r2, asr #5
  4014a2:	f502 7216 	add.w	r2, r2, #600	; 0x258
  4014a6:	f640 31b8 	movw	r1, #3000	; 0xbb8
  4014aa:	2064      	movs	r0, #100	; 0x64
  4014ac:	4b06      	ldr	r3, [pc, #24]	; (4014c8 <propeller_motor1_start+0x44>)
  4014ae:	4798      	blx	r3
  4014b0:	bd08      	pop	{r3, pc}
	} else {			// Motor should stop
		pwm_ch1_start(MOTOR_CTRL_PWM_FREQUENCY_HZ,MOTOR_CTRL_PERIOD_REG,MOTOR_OFF_DUTY_CYCLE_REG);
  4014b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
  4014b6:	f640 31b8 	movw	r1, #3000	; 0xbb8
  4014ba:	2064      	movs	r0, #100	; 0x64
  4014bc:	4b02      	ldr	r3, [pc, #8]	; (4014c8 <propeller_motor1_start+0x44>)
  4014be:	4798      	blx	r3
  4014c0:	bd08      	pop	{r3, pc}
  4014c2:	bf00      	nop
  4014c4:	51eb851f 	.word	0x51eb851f
  4014c8:	00401d65 	.word	0x00401d65

004014cc <propeller_motor1_set_speed>:
{
	pwm_ch1_set_duty_cycle(MOTOR_OFF_DUTY_CYCLE_REG);
}

void propeller_motor1_set_speed(uint8_t speed)
{
  4014cc:	b508      	push	{r3, lr}
  4014ce:	2864      	cmp	r0, #100	; 0x64
  4014d0:	bf28      	it	cs
  4014d2:	2064      	movcs	r0, #100	; 0x64
	if(speed > 100)
		speed = 100;
	
	if(speed > 0) {		// Motor should spin
  4014d4:	b170      	cbz	r0, 4014f4 <propeller_motor1_set_speed+0x28>
		uint32_t duty_cycle_reg = DUTY_CYCLE_REG_MIN + speed*DUTY_CYCLE_REG_PER_SPEED_PCT;
		pwm_ch1_set_duty_cycle(duty_cycle_reg);
  4014d6:	f44f 63e1 	mov.w	r3, #1800	; 0x708
  4014da:	fb03 f000 	mul.w	r0, r3, r0
  4014de:	4b08      	ldr	r3, [pc, #32]	; (401500 <propeller_motor1_set_speed+0x34>)
  4014e0:	fb83 2300 	smull	r2, r3, r3, r0
  4014e4:	17c0      	asrs	r0, r0, #31
  4014e6:	ebc0 1063 	rsb	r0, r0, r3, asr #5
  4014ea:	f500 7016 	add.w	r0, r0, #600	; 0x258
  4014ee:	4b05      	ldr	r3, [pc, #20]	; (401504 <propeller_motor1_set_speed+0x38>)
  4014f0:	4798      	blx	r3
  4014f2:	bd08      	pop	{r3, pc}
	} else {			// Motor should stop
		pwm_ch1_set_duty_cycle(MOTOR_OFF_DUTY_CYCLE_REG);
  4014f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
  4014f8:	4b02      	ldr	r3, [pc, #8]	; (401504 <propeller_motor1_set_speed+0x38>)
  4014fa:	4798      	blx	r3
  4014fc:	bd08      	pop	{r3, pc}
  4014fe:	bf00      	nop
  401500:	51eb851f 	.word	0x51eb851f
  401504:	00401ded 	.word	0x00401ded

00401508 <network_message_handler>:
#include "freertos_tasks.h"
#include "nand_flash_storage/nand_flash_storage.h"

/** Event handler for network messages */
int8_t network_message_handler(char *msg)
{
  401508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40150c:	b0cd      	sub	sp, #308	; 0x134
  40150e:	4601      	mov	r1, r0
  401510:	9001      	str	r0, [sp, #4]
	int8_t error = PARSER_ERROR;
	char cmd[PACKET_SIZE];
	memcpy( cmd, msg, PACKET_SIZE );
  401512:	22ff      	movs	r2, #255	; 0xff
  401514:	a80c      	add	r0, sp, #48	; 0x30
  401516:	4b89      	ldr	r3, [pc, #548]	; (40173c <network_message_handler+0x234>)
  401518:	4798      	blx	r3
	
	/** Control message received */
	if(strstr(cmd, CMD_CONTROL) != NULL)
  40151a:	4989      	ldr	r1, [pc, #548]	; (401740 <network_message_handler+0x238>)
  40151c:	a80c      	add	r0, sp, #48	; 0x30
  40151e:	4b89      	ldr	r3, [pc, #548]	; (401744 <network_message_handler+0x23c>)
  401520:	4798      	blx	r3
  401522:	2800      	cmp	r0, #0
  401524:	f000 8098 	beq.w	401658 <network_message_handler+0x150>
	{
		char *token;
		
		/* get the first token */
		token = strtok(cmd, TAG_SEPARATOR);
  401528:	4987      	ldr	r1, [pc, #540]	; (401748 <network_message_handler+0x240>)
  40152a:	a80c      	add	r0, sp, #48	; 0x30
  40152c:	4b87      	ldr	r3, [pc, #540]	; (40174c <network_message_handler+0x244>)
  40152e:	4798      	blx	r3
		portBASE_TYPE xStatus;
		uint8_t uValidCoords = 0;
		uint8_t uValidPowerAng = 0;
		
		/* walk through other tokens */
		while(token != NULL)
  401530:	4605      	mov	r5, r0
  401532:	2800      	cmp	r0, #0
  401534:	f000 808d 	beq.w	401652 <network_message_handler+0x14a>
  401538:	f04f 0a00 	mov.w	sl, #0
  40153c:	4654      	mov	r4, sl
  40153e:	f04f 38ff 	mov.w	r8, #4294967295
		{
			// Find tag-value separator and extract value
			char* value = strchr(token,DATA_TAG_SPACING[0])+1;
  401542:	4f83      	ldr	r7, [pc, #524]	; (401750 <network_message_handler+0x248>)
					power_ang[ANG] = iAng;
					uValidPowerAng++;
				}
				
				/* Write to queue */
				xStatus = xQueueReset(xControl_Msg_Queue_handle);				// clear queue
  401544:	f8df 9258 	ldr.w	r9, [pc, #600]	; 4017a0 <network_message_handler+0x298>
  401548:	4656      	mov	r6, sl
		
		/* walk through other tokens */
		while(token != NULL)
		{
			// Find tag-value separator and extract value
			char* value = strchr(token,DATA_TAG_SPACING[0])+1;
  40154a:	213a      	movs	r1, #58	; 0x3a
  40154c:	4628      	mov	r0, r5
  40154e:	47b8      	blx	r7
			if(value)
  401550:	f110 0b01 	adds.w	fp, r0, #1
  401554:	d074      	beq.n	401640 <network_message_handler+0x138>
			{				
				/** X coordinate */
				if(strstr(token, TAG_CONTROL_STEERING_X) != NULL)
  401556:	2158      	movs	r1, #88	; 0x58
  401558:	4628      	mov	r0, r5
  40155a:	47b8      	blx	r7
  40155c:	b150      	cbz	r0, 401574 <network_message_handler+0x6c>
				{
					float x_coord = strtof(value,NULL);
  40155e:	4631      	mov	r1, r6
  401560:	4658      	mov	r0, fp
  401562:	4b7c      	ldr	r3, [pc, #496]	; (401754 <network_message_handler+0x24c>)
  401564:	4798      	blx	r3
					if(DEBUG) printf("X: %s (%d)\r\n",value,(int)x_coord);
					int8_t iX_coord = (int8_t)x_coord;
					coords[X_COORD] = iX_coord;
  401566:	4b7c      	ldr	r3, [pc, #496]	; (401758 <network_message_handler+0x250>)
  401568:	4798      	blx	r3
  40156a:	f88d 000c 	strb.w	r0, [sp, #12]
					uValidCoords++;
  40156e:	3401      	adds	r4, #1
  401570:	b2e4      	uxtb	r4, r4
  401572:	e031      	b.n	4015d8 <network_message_handler+0xd0>
				}
				/** Y coordinate */
				else if(strstr(token, TAG_CONTROL_STEERING_Y) != NULL)
  401574:	2159      	movs	r1, #89	; 0x59
  401576:	4628      	mov	r0, r5
  401578:	47b8      	blx	r7
  40157a:	b150      	cbz	r0, 401592 <network_message_handler+0x8a>
				{
					float y_coord = strtof(value,NULL);
  40157c:	4631      	mov	r1, r6
  40157e:	4658      	mov	r0, fp
  401580:	4b74      	ldr	r3, [pc, #464]	; (401754 <network_message_handler+0x24c>)
  401582:	4798      	blx	r3
					if(DEBUG) printf("Y: %s (%d)\r\n",value,(int)y_coord);
					int8_t iY_coord = (int8_t)y_coord;
					coords[Y_COORD] = iY_coord;
  401584:	4b74      	ldr	r3, [pc, #464]	; (401758 <network_message_handler+0x250>)
  401586:	4798      	blx	r3
  401588:	f88d 000d 	strb.w	r0, [sp, #13]
					uValidCoords++;
  40158c:	3401      	adds	r4, #1
  40158e:	b2e4      	uxtb	r4, r4
  401590:	e022      	b.n	4015d8 <network_message_handler+0xd0>
				}
				/** Power */
				else if(strstr(token, TAG_CONTROL_STEERING_POWER) != NULL)
  401592:	4972      	ldr	r1, [pc, #456]	; (40175c <network_message_handler+0x254>)
  401594:	4628      	mov	r0, r5
  401596:	4b6b      	ldr	r3, [pc, #428]	; (401744 <network_message_handler+0x23c>)
  401598:	4798      	blx	r3
  40159a:	b160      	cbz	r0, 4015b6 <network_message_handler+0xae>
				{
					float power = strtof(value,NULL);
  40159c:	4631      	mov	r1, r6
  40159e:	4658      	mov	r0, fp
  4015a0:	4b6c      	ldr	r3, [pc, #432]	; (401754 <network_message_handler+0x24c>)
  4015a2:	4798      	blx	r3
					if(DEBUG) printf("Pwr: %s (%d)\r\n",value,(int)power);
					int8_t iPow = (int8_t)power;
					power_ang[POW] = iPow;
  4015a4:	4b6c      	ldr	r3, [pc, #432]	; (401758 <network_message_handler+0x250>)
  4015a6:	4798      	blx	r3
  4015a8:	f88d 0010 	strb.w	r0, [sp, #16]
					uValidPowerAng++;
  4015ac:	f10a 0a01 	add.w	sl, sl, #1
  4015b0:	fa5f fa8a 	uxtb.w	sl, sl
  4015b4:	e010      	b.n	4015d8 <network_message_handler+0xd0>
				}
				/** Angle */
				else if(strstr(token, TAG_CONTROL_STEERING_ANGLE) != NULL)
  4015b6:	496a      	ldr	r1, [pc, #424]	; (401760 <network_message_handler+0x258>)
  4015b8:	4628      	mov	r0, r5
  4015ba:	4b62      	ldr	r3, [pc, #392]	; (401744 <network_message_handler+0x23c>)
  4015bc:	4798      	blx	r3
  4015be:	b158      	cbz	r0, 4015d8 <network_message_handler+0xd0>
				{
					float angle = strtof(value,NULL);
  4015c0:	4631      	mov	r1, r6
  4015c2:	4658      	mov	r0, fp
  4015c4:	4b63      	ldr	r3, [pc, #396]	; (401754 <network_message_handler+0x24c>)
  4015c6:	4798      	blx	r3
					if(DEBUG) printf("Ang: %s (%d)\r\n",value,(int)angle);
					int8_t iAng = (int8_t)angle;
					power_ang[ANG] = iAng;
  4015c8:	4b63      	ldr	r3, [pc, #396]	; (401758 <network_message_handler+0x250>)
  4015ca:	4798      	blx	r3
  4015cc:	f88d 0011 	strb.w	r0, [sp, #17]
					uValidPowerAng++;
  4015d0:	f10a 0a01 	add.w	sl, sl, #1
  4015d4:	fa5f fa8a 	uxtb.w	sl, sl
				}
				
				/* Write to queue */
				xStatus = xQueueReset(xControl_Msg_Queue_handle);				// clear queue
  4015d8:	4631      	mov	r1, r6
  4015da:	f8d9 0000 	ldr.w	r0, [r9]
  4015de:	4b61      	ldr	r3, [pc, #388]	; (401764 <network_message_handler+0x25c>)
  4015e0:	4798      	blx	r3
				if(xStatus == pdPASS || xStatus == errQUEUE_EMPTY) { // Queue successfully cleared
  4015e2:	2801      	cmp	r0, #1
  4015e4:	d820      	bhi.n	401628 <network_message_handler+0x120>
					if (uValidCoords == 2) {
  4015e6:	2c02      	cmp	r4, #2
  4015e8:	d10d      	bne.n	401606 <network_message_handler+0xfe>
						xStatus = xQueueSendToBack(xControl_Msg_Queue_handle, coords, 0);
  4015ea:	4633      	mov	r3, r6
  4015ec:	4632      	mov	r2, r6
  4015ee:	a903      	add	r1, sp, #12
  4015f0:	f8d9 0000 	ldr.w	r0, [r9]
  4015f4:	4d5c      	ldr	r5, [pc, #368]	; (401768 <network_message_handler+0x260>)
  4015f6:	47a8      	blx	r5
						if ((xStatus == pdPASS))
  4015f8:	2801      	cmp	r0, #1
  4015fa:	d01b      	beq.n	401634 <network_message_handler+0x12c>
						{
							if(DEBUG) printf("-I- Coordinates written to queue\r\n");
							error = PARSER_SUCCESS;
						}
						else if((xStatus == errQUEUE_FULL))
  4015fc:	bb00      	cbnz	r0, 401640 <network_message_handler+0x138>
						{
							printf("-E- Control queue is full\r\n");
  4015fe:	485b      	ldr	r0, [pc, #364]	; (40176c <network_message_handler+0x264>)
  401600:	4b5b      	ldr	r3, [pc, #364]	; (401770 <network_message_handler+0x268>)
  401602:	4798      	blx	r3
  401604:	e01c      	b.n	401640 <network_message_handler+0x138>
						}
					}  else if (uValidPowerAng == 2) {
  401606:	f1ba 0f02 	cmp.w	sl, #2
  40160a:	d115      	bne.n	401638 <network_message_handler+0x130>
						xStatus = xQueueSendToBack(xControl_Msg_Queue_handle, power_ang, 0);
  40160c:	4633      	mov	r3, r6
  40160e:	4632      	mov	r2, r6
  401610:	a904      	add	r1, sp, #16
  401612:	f8d9 0000 	ldr.w	r0, [r9]
  401616:	4d54      	ldr	r5, [pc, #336]	; (401768 <network_message_handler+0x260>)
  401618:	47a8      	blx	r5
						if ((xStatus == pdPASS))
  40161a:	2801      	cmp	r0, #1
  40161c:	d00f      	beq.n	40163e <network_message_handler+0x136>
						{
							if(DEBUG) printf("-I- Power/Ang. written to queue\r\n");
							error = PARSER_SUCCESS;
						}
						else if((xStatus == errQUEUE_FULL))
  40161e:	b978      	cbnz	r0, 401640 <network_message_handler+0x138>
						{
							printf("-E- Control queue is full\r\n");
  401620:	4852      	ldr	r0, [pc, #328]	; (40176c <network_message_handler+0x264>)
  401622:	4b53      	ldr	r3, [pc, #332]	; (401770 <network_message_handler+0x268>)
  401624:	4798      	blx	r3
  401626:	e00b      	b.n	401640 <network_message_handler+0x138>
						}
					} else {
						error = CONTROL_INPUT_ERROR;
					}				
				} else {
					printf("-E- Queue could not be cleared\r\n");
  401628:	4852      	ldr	r0, [pc, #328]	; (401774 <network_message_handler+0x26c>)
  40162a:	4b51      	ldr	r3, [pc, #324]	; (401770 <network_message_handler+0x268>)
  40162c:	4798      	blx	r3
					error = CONTROL_INPUT_ERROR;
  40162e:	f06f 0801 	mvn.w	r8, #1
  401632:	e005      	b.n	401640 <network_message_handler+0x138>
					if (uValidCoords == 2) {
						xStatus = xQueueSendToBack(xControl_Msg_Queue_handle, coords, 0);
						if ((xStatus == pdPASS))
						{
							if(DEBUG) printf("-I- Coordinates written to queue\r\n");
							error = PARSER_SUCCESS;
  401634:	46b0      	mov	r8, r6
  401636:	e003      	b.n	401640 <network_message_handler+0x138>
						else if((xStatus == errQUEUE_FULL))
						{
							printf("-E- Control queue is full\r\n");
						}
					} else {
						error = CONTROL_INPUT_ERROR;
  401638:	f06f 0801 	mvn.w	r8, #1
  40163c:	e000      	b.n	401640 <network_message_handler+0x138>
					}  else if (uValidPowerAng == 2) {
						xStatus = xQueueSendToBack(xControl_Msg_Queue_handle, power_ang, 0);
						if ((xStatus == pdPASS))
						{
							if(DEBUG) printf("-I- Power/Ang. written to queue\r\n");
							error = PARSER_SUCCESS;
  40163e:	46b0      	mov	r8, r6
					printf("-E- Queue could not be cleared\r\n");
					error = CONTROL_INPUT_ERROR;
				}
			}	
			// Read next token
			token = strtok(NULL, TAG_SEPARATOR);
  401640:	4941      	ldr	r1, [pc, #260]	; (401748 <network_message_handler+0x240>)
  401642:	4630      	mov	r0, r6
  401644:	4b41      	ldr	r3, [pc, #260]	; (40174c <network_message_handler+0x244>)
  401646:	4798      	blx	r3
		portBASE_TYPE xStatus;
		uint8_t uValidCoords = 0;
		uint8_t uValidPowerAng = 0;
		
		/* walk through other tokens */
		while(token != NULL)
  401648:	4605      	mov	r5, r0
  40164a:	2800      	cmp	r0, #0
  40164c:	f47f af7d 	bne.w	40154a <network_message_handler+0x42>
  401650:	e121      	b.n	401896 <network_message_handler+0x38e>
#include "nand_flash_storage/nand_flash_storage.h"

/** Event handler for network messages */
int8_t network_message_handler(char *msg)
{
	int8_t error = PARSER_ERROR;
  401652:	f04f 38ff 	mov.w	r8, #4294967295
  401656:	e11e      	b.n	401896 <network_message_handler+0x38e>
			// Read next token
			token = strtok(NULL, TAG_SEPARATOR);
		}
	}
	/** Settings message received*/
	else if(strstr(cmd, CMD_SETTINGS) != NULL)
  401658:	4947      	ldr	r1, [pc, #284]	; (401778 <network_message_handler+0x270>)
  40165a:	a80c      	add	r0, sp, #48	; 0x30
  40165c:	4b39      	ldr	r3, [pc, #228]	; (401744 <network_message_handler+0x23c>)
  40165e:	4798      	blx	r3
  401660:	2800      	cmp	r0, #0
  401662:	f000 80fd 	beq.w	401860 <network_message_handler+0x358>
		int8_t assisted_drive_mode = -1;
		int8_t power_save_mode = -1;
		int8_t video_quality = -1;
			
		/* get the first token */
		token = strtok(cmd, TAG_SEPARATOR);
  401666:	4938      	ldr	r1, [pc, #224]	; (401748 <network_message_handler+0x240>)
  401668:	a80c      	add	r0, sp, #48	; 0x30
  40166a:	4b38      	ldr	r3, [pc, #224]	; (40174c <network_message_handler+0x244>)
  40166c:	4798      	blx	r3
		
		/* walk through other tokens */
		while(token != NULL)
  40166e:	4604      	mov	r4, r0
  401670:	2800      	cmp	r0, #0
  401672:	f000 80f8 	beq.w	401866 <network_message_handler+0x35e>
  401676:	f04f 3aff 	mov.w	sl, #4294967295
  40167a:	46d1      	mov	r9, sl
  40167c:	46d3      	mov	fp, sl
  40167e:	2600      	movs	r6, #0
		{
			// Find tag-value separator and extract value
			char* value = strchr(token,DATA_TAG_SPACING[0])+1;
  401680:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 401750 <network_message_handler+0x248>
			if(value)
			{
				/** Robot name setting */
				if(strstr(token, TAG_SETTINGS_NAME) != NULL)
  401684:	4f2f      	ldr	r7, [pc, #188]	; (401744 <network_message_handler+0x23c>)
		
		/* walk through other tokens */
		while(token != NULL)
		{
			// Find tag-value separator and extract value
			char* value = strchr(token,DATA_TAG_SPACING[0])+1;
  401686:	213a      	movs	r1, #58	; 0x3a
  401688:	4620      	mov	r0, r4
  40168a:	47c0      	blx	r8
			if(value)
  40168c:	1c45      	adds	r5, r0, #1
  40168e:	d028      	beq.n	4016e2 <network_message_handler+0x1da>
			{
				/** Robot name setting */
				if(strstr(token, TAG_SETTINGS_NAME) != NULL)
  401690:	493a      	ldr	r1, [pc, #232]	; (40177c <network_message_handler+0x274>)
  401692:	4620      	mov	r0, r4
  401694:	47b8      	blx	r7
  401696:	bb18      	cbnz	r0, 4016e0 <network_message_handler+0x1d8>
				{	
					name = value;
				}
				/** Assisted Driving Mode setting */
				else if(strstr(token, TAG_SETTINGS_ASSISTED_DRIVE_MODE) != NULL)
  401698:	4939      	ldr	r1, [pc, #228]	; (401780 <network_message_handler+0x278>)
  40169a:	4620      	mov	r0, r4
  40169c:	47b8      	blx	r7
  40169e:	b138      	cbz	r0, 4016b0 <network_message_handler+0x1a8>
				{
					char* ptr;
					assisted_drive_mode = strtol(value,ptr,10);
  4016a0:	220a      	movs	r2, #10
  4016a2:	2100      	movs	r1, #0
  4016a4:	4628      	mov	r0, r5
  4016a6:	4b37      	ldr	r3, [pc, #220]	; (401784 <network_message_handler+0x27c>)
  4016a8:	4798      	blx	r3
  4016aa:	fa4f fb80 	sxtb.w	fp, r0
  4016ae:	e018      	b.n	4016e2 <network_message_handler+0x1da>
				}
				/** Power Save Mode setting */
				else if(strstr(token, TAG_SETTINGS_POWER_SAVE_MODE) != NULL)
  4016b0:	4935      	ldr	r1, [pc, #212]	; (401788 <network_message_handler+0x280>)
  4016b2:	4620      	mov	r0, r4
  4016b4:	47b8      	blx	r7
  4016b6:	b138      	cbz	r0, 4016c8 <network_message_handler+0x1c0>
				{
					char* ptr;
					power_save_mode = strtol(value,ptr,10);
  4016b8:	220a      	movs	r2, #10
  4016ba:	2100      	movs	r1, #0
  4016bc:	4628      	mov	r0, r5
  4016be:	4b31      	ldr	r3, [pc, #196]	; (401784 <network_message_handler+0x27c>)
  4016c0:	4798      	blx	r3
  4016c2:	fa4f f980 	sxtb.w	r9, r0
  4016c6:	e00c      	b.n	4016e2 <network_message_handler+0x1da>
				}
				/** Video Quality setting*/
				else if(strstr(token, TAG_SETTINGS_VIDEO_QUALITY) != NULL)
  4016c8:	4930      	ldr	r1, [pc, #192]	; (40178c <network_message_handler+0x284>)
  4016ca:	4620      	mov	r0, r4
  4016cc:	47b8      	blx	r7
  4016ce:	b140      	cbz	r0, 4016e2 <network_message_handler+0x1da>
				{
					char* ptr;
					video_quality = strtol(value,ptr,10);
  4016d0:	220a      	movs	r2, #10
  4016d2:	2100      	movs	r1, #0
  4016d4:	4628      	mov	r0, r5
  4016d6:	4b2b      	ldr	r3, [pc, #172]	; (401784 <network_message_handler+0x27c>)
  4016d8:	4798      	blx	r3
  4016da:	fa4f fa80 	sxtb.w	sl, r0
  4016de:	e000      	b.n	4016e2 <network_message_handler+0x1da>
			if(value)
			{
				/** Robot name setting */
				if(strstr(token, TAG_SETTINGS_NAME) != NULL)
				{	
					name = value;
  4016e0:	462e      	mov	r6, r5
					video_quality = strtol(value,ptr,10);
				}
			}
			
			// Read next token
			token = strtok(NULL, TAG_SEPARATOR);
  4016e2:	4919      	ldr	r1, [pc, #100]	; (401748 <network_message_handler+0x240>)
  4016e4:	2000      	movs	r0, #0
  4016e6:	4b19      	ldr	r3, [pc, #100]	; (40174c <network_message_handler+0x244>)
  4016e8:	4798      	blx	r3
			
		/* get the first token */
		token = strtok(cmd, TAG_SEPARATOR);
		
		/* walk through other tokens */
		while(token != NULL)
  4016ea:	4604      	mov	r4, r0
  4016ec:	2800      	cmp	r0, #0
  4016ee:	d1ca      	bne.n	401686 <network_message_handler+0x17e>
			
			// Read next token
			token = strtok(NULL, TAG_SEPARATOR);
		}
		// Only configure robot if all settings have been parsed
		if(name && assisted_drive_mode >= 0 && power_save_mode >= 0 && video_quality >= 0)
  4016f0:	2e00      	cmp	r6, #0
  4016f2:	f000 80bb 	beq.w	40186c <network_message_handler+0x364>
  4016f6:	f1bb 0f00 	cmp.w	fp, #0
  4016fa:	f2c0 80ba 	blt.w	401872 <network_message_handler+0x36a>
  4016fe:	f1b9 0f00 	cmp.w	r9, #0
  401702:	f2c0 80b9 	blt.w	401878 <network_message_handler+0x370>
  401706:	f1ba 0f00 	cmp.w	sl, #0
  40170a:	f2c0 80b8 	blt.w	40187e <network_message_handler+0x376>
		{	
			/* Configure device name */
			uint8_t size = strlen(name);	
  40170e:	4630      	mov	r0, r6
  401710:	4b1f      	ldr	r3, [pc, #124]	; (401790 <network_message_handler+0x288>)
  401712:	4798      	blx	r3
			int8_t ret = wifi_set_device_name(name, size+1);	// include NUL-terminator
  401714:	1c41      	adds	r1, r0, #1
  401716:	b2c9      	uxtb	r1, r1
  401718:	4630      	mov	r0, r6
  40171a:	4b1e      	ldr	r3, [pc, #120]	; (401794 <network_message_handler+0x28c>)
  40171c:	4798      	blx	r3
			if(ret) {
  40171e:	2800      	cmp	r0, #0
  401720:	f000 80b0 	beq.w	401884 <network_message_handler+0x37c>
				printf("-E- Could not set device name\r\n");
  401724:	481c      	ldr	r0, [pc, #112]	; (401798 <network_message_handler+0x290>)
  401726:	4b12      	ldr	r3, [pc, #72]	; (401770 <network_message_handler+0x268>)
  401728:	4798      	blx	r3
  40172a:	f06f 0802 	mvn.w	r8, #2
  40172e:	e0b2      	b.n	401896 <network_message_handler+0x38e>
				/* Store settings in non-volatile memory */
				nand_flash_storage_write(msg,PACKET_SIZE);
				
				/* Save current settings to RAM */
				if(power_save_mode > 0) {
					iPower_save_mode = SETTING_ENABLED;
  401730:	2301      	movs	r3, #1
  401732:	4a1a      	ldr	r2, [pc, #104]	; (40179c <network_message_handler+0x294>)
  401734:	7013      	strb	r3, [r2, #0]
					settings_buf[POWER_SAVE_MODE] = SETTING_ENABLED;
  401736:	f88d 300c 	strb.w	r3, [sp, #12]
  40173a:	e038      	b.n	4017ae <network_message_handler+0x2a6>
  40173c:	00408cb9 	.word	0x00408cb9
  401740:	00411600 	.word	0x00411600
  401744:	004098dd 	.word	0x004098dd
  401748:	00411608 	.word	0x00411608
  40174c:	0040aa41 	.word	0x0040aa41
  401750:	00409061 	.word	0x00409061
  401754:	0040aa0d 	.word	0x0040aa0d
  401758:	00408619 	.word	0x00408619
  40175c:	0041160c 	.word	0x0041160c
  401760:	00411610 	.word	0x00411610
  401764:	00405d19 	.word	0x00405d19
  401768:	00405ded 	.word	0x00405ded
  40176c:	00411614 	.word	0x00411614
  401770:	00408701 	.word	0x00408701
  401774:	00411630 	.word	0x00411630
  401778:	00411654 	.word	0x00411654
  40177c:	0041165c 	.word	0x0041165c
  401780:	00411664 	.word	0x00411664
  401784:	0040abdd 	.word	0x0040abdd
  401788:	00411670 	.word	0x00411670
  40178c:	0041167c 	.word	0x0041167c
  401790:	00409441 	.word	0x00409441
  401794:	004013e1 	.word	0x004013e1
  401798:	0041168c 	.word	0x0041168c
  40179c:	2000bdcc 	.word	0x2000bdcc
  4017a0:	2000bdc4 	.word	0x2000bdc4
				} else {
					iPower_save_mode = SETTING_DISABLED;
  4017a4:	23ff      	movs	r3, #255	; 0xff
  4017a6:	4a3e      	ldr	r2, [pc, #248]	; (4018a0 <network_message_handler+0x398>)
  4017a8:	7013      	strb	r3, [r2, #0]
					settings_buf[POWER_SAVE_MODE] = SETTING_DISABLED;
  4017aa:	f88d 300c 	strb.w	r3, [sp, #12]
				}
				
				if(assisted_drive_mode > 0) {
  4017ae:	f1bb 0f00 	cmp.w	fp, #0
					iAssisted_drive_mode = SETTING_ENABLED;
  4017b2:	bfcc      	ite	gt
  4017b4:	2301      	movgt	r3, #1
					settings_buf[ASSISTED_DRIVE_MODE] = SETTING_ENABLED;
				} else {
					iAssisted_drive_mode = SETTING_DISABLED;
  4017b6:	23ff      	movle	r3, #255	; 0xff
  4017b8:	4a3a      	ldr	r2, [pc, #232]	; (4018a4 <network_message_handler+0x39c>)
  4017ba:	7013      	strb	r3, [r2, #0]
					settings_buf[ASSISTED_DRIVE_MODE] = SETTING_DISABLED;
  4017bc:	f88d 300d 	strb.w	r3, [sp, #13]

				}

				uiVideo_quality = video_quality;
  4017c0:	4b39      	ldr	r3, [pc, #228]	; (4018a8 <network_message_handler+0x3a0>)
  4017c2:	f883 a000 	strb.w	sl, [r3]
				settings_buf[VIDEO_QUALITY] = video_quality;
  4017c6:	f88d a00e 	strb.w	sl, [sp, #14]
				
				/* Write name to queue */
				portBASE_TYPE xStatus;
				xStatus = xQueueReset(xName_Queue_handle);						// clear queue
  4017ca:	2100      	movs	r1, #0
  4017cc:	4b37      	ldr	r3, [pc, #220]	; (4018ac <network_message_handler+0x3a4>)
  4017ce:	6818      	ldr	r0, [r3, #0]
  4017d0:	4b37      	ldr	r3, [pc, #220]	; (4018b0 <network_message_handler+0x3a8>)
  4017d2:	4798      	blx	r3
				if(xStatus == pdPASS || xStatus == errQUEUE_EMPTY) {			// Queue successfully cleared
  4017d4:	2801      	cmp	r0, #1
  4017d6:	d81b      	bhi.n	401810 <network_message_handler+0x308>
					name_buf[NAME_SIZE] = strlen(name)+1;
  4017d8:	4630      	mov	r0, r6
  4017da:	4c36      	ldr	r4, [pc, #216]	; (4018b4 <network_message_handler+0x3ac>)
  4017dc:	47a0      	blx	r4
  4017de:	3001      	adds	r0, #1
  4017e0:	f88d 0010 	strb.w	r0, [sp, #16]
					memcpy(name_buf+1,name,strlen(name)+1);
  4017e4:	4630      	mov	r0, r6
  4017e6:	47a0      	blx	r4
  4017e8:	1c42      	adds	r2, r0, #1
  4017ea:	4631      	mov	r1, r6
  4017ec:	f10d 0011 	add.w	r0, sp, #17
  4017f0:	4b31      	ldr	r3, [pc, #196]	; (4018b8 <network_message_handler+0x3b0>)
  4017f2:	4798      	blx	r3
					xStatus = xQueueSendToBack(xName_Queue_handle, name_buf, 0);
  4017f4:	2300      	movs	r3, #0
  4017f6:	461a      	mov	r2, r3
  4017f8:	a904      	add	r1, sp, #16
  4017fa:	482c      	ldr	r0, [pc, #176]	; (4018ac <network_message_handler+0x3a4>)
  4017fc:	6800      	ldr	r0, [r0, #0]
  4017fe:	4c2f      	ldr	r4, [pc, #188]	; (4018bc <network_message_handler+0x3b4>)
  401800:	47a0      	blx	r4
					if ((xStatus == pdPASS)) {
						if(DEBUG) printf("-I- Name written to queue\r\n");
						error = PARSER_SUCCESS;
					} else if((xStatus == errQUEUE_FULL)) {
  401802:	b958      	cbnz	r0, 40181c <network_message_handler+0x314>
						printf("-E- Name queue is full\r\n");
  401804:	482e      	ldr	r0, [pc, #184]	; (4018c0 <network_message_handler+0x3b8>)
  401806:	4b2f      	ldr	r3, [pc, #188]	; (4018c4 <network_message_handler+0x3bc>)
  401808:	4798      	blx	r3
						error = PARSER_ERROR;
  40180a:	f04f 38ff 	mov.w	r8, #4294967295
  40180e:	e007      	b.n	401820 <network_message_handler+0x318>
					}
				} else {
					printf("-E- Queue could not be cleared\r\n");
  401810:	482d      	ldr	r0, [pc, #180]	; (4018c8 <network_message_handler+0x3c0>)
  401812:	4b2c      	ldr	r3, [pc, #176]	; (4018c4 <network_message_handler+0x3bc>)
  401814:	4798      	blx	r3
					error = PARSER_ERROR;
  401816:	f04f 38ff 	mov.w	r8, #4294967295
  40181a:	e001      	b.n	401820 <network_message_handler+0x318>
			if(ret) {
				printf("-E- Could not set device name\r\n");
				error = SETTINGS_ERROR;
			} else {
				if(DEBUG) printf("-I- Name: %s\r\n",name);
				error = PARSER_SUCCESS;
  40181c:	f04f 0800 	mov.w	r8, #0
					printf("-E- Queue could not be cleared\r\n");
					error = PARSER_ERROR;
				}
						
				/* Write settings to queue */
				xStatus = xQueueReset(xSettings_Msg_Queue_handle);				// clear queue
  401820:	2100      	movs	r1, #0
  401822:	4b2a      	ldr	r3, [pc, #168]	; (4018cc <network_message_handler+0x3c4>)
  401824:	6818      	ldr	r0, [r3, #0]
  401826:	4b22      	ldr	r3, [pc, #136]	; (4018b0 <network_message_handler+0x3a8>)
  401828:	4798      	blx	r3
				if(xStatus == pdPASS) {											// Queue successfully cleared
  40182a:	2801      	cmp	r0, #1
  40182c:	d10f      	bne.n	40184e <network_message_handler+0x346>
					xStatus = xQueueSendToBack(xSettings_Msg_Queue_handle, settings_buf, 0);
  40182e:	2300      	movs	r3, #0
  401830:	461a      	mov	r2, r3
  401832:	a903      	add	r1, sp, #12
  401834:	4825      	ldr	r0, [pc, #148]	; (4018cc <network_message_handler+0x3c4>)
  401836:	6800      	ldr	r0, [r0, #0]
  401838:	4c20      	ldr	r4, [pc, #128]	; (4018bc <network_message_handler+0x3b4>)
  40183a:	47a0      	blx	r4
					if ((xStatus == pdPASS)) {
  40183c:	2801      	cmp	r0, #1
  40183e:	d00c      	beq.n	40185a <network_message_handler+0x352>
						if(DEBUG) printf("-I- Settings written to queue\r\n");
						error = PARSER_SUCCESS;
					} else if((xStatus == errQUEUE_FULL)) {
  401840:	bb48      	cbnz	r0, 401896 <network_message_handler+0x38e>
						printf("-E- Settings queue is full\r\n");
  401842:	4823      	ldr	r0, [pc, #140]	; (4018d0 <network_message_handler+0x3c8>)
  401844:	4b1f      	ldr	r3, [pc, #124]	; (4018c4 <network_message_handler+0x3bc>)
  401846:	4798      	blx	r3
						error = PARSER_ERROR;
  401848:	f04f 38ff 	mov.w	r8, #4294967295
  40184c:	e023      	b.n	401896 <network_message_handler+0x38e>
					}
				} else {
					printf("-E- Queue could not be cleared\r\n");
  40184e:	481e      	ldr	r0, [pc, #120]	; (4018c8 <network_message_handler+0x3c0>)
  401850:	4b1c      	ldr	r3, [pc, #112]	; (4018c4 <network_message_handler+0x3bc>)
  401852:	4798      	blx	r3
					error = PARSER_ERROR;
  401854:	f04f 38ff 	mov.w	r8, #4294967295
  401858:	e01d      	b.n	401896 <network_message_handler+0x38e>
				xStatus = xQueueReset(xSettings_Msg_Queue_handle);				// clear queue
				if(xStatus == pdPASS) {											// Queue successfully cleared
					xStatus = xQueueSendToBack(xSettings_Msg_Queue_handle, settings_buf, 0);
					if ((xStatus == pdPASS)) {
						if(DEBUG) printf("-I- Settings written to queue\r\n");
						error = PARSER_SUCCESS;
  40185a:	f04f 0800 	mov.w	r8, #0
  40185e:	e01a      	b.n	401896 <network_message_handler+0x38e>
#include "nand_flash_storage/nand_flash_storage.h"

/** Event handler for network messages */
int8_t network_message_handler(char *msg)
{
	int8_t error = PARSER_ERROR;
  401860:	f04f 38ff 	mov.w	r8, #4294967295
  401864:	e017      	b.n	401896 <network_message_handler+0x38e>
					printf("-E- Queue could not be cleared\r\n");
					error = PARSER_ERROR;
				}
			}
		} else {
			error = SETTINGS_ERROR;
  401866:	f06f 0802 	mvn.w	r8, #2
  40186a:	e014      	b.n	401896 <network_message_handler+0x38e>
  40186c:	f06f 0802 	mvn.w	r8, #2
  401870:	e011      	b.n	401896 <network_message_handler+0x38e>
  401872:	f06f 0802 	mvn.w	r8, #2
  401876:	e00e      	b.n	401896 <network_message_handler+0x38e>
  401878:	f06f 0802 	mvn.w	r8, #2
  40187c:	e00b      	b.n	401896 <network_message_handler+0x38e>
  40187e:	f06f 0802 	mvn.w	r8, #2
		}
	}
	return error;
  401882:	e008      	b.n	401896 <network_message_handler+0x38e>
			if(error != SETTINGS_ERROR) {
				int8_t settings_buf[SETTINGS_MSG_QUEUE_ITEM_SIZE];
				uint8 name_buf[NAME_QUEUE_ITEM_SIZE];
				
				/* Store settings in non-volatile memory */
				nand_flash_storage_write(msg,PACKET_SIZE);
  401884:	21ff      	movs	r1, #255	; 0xff
  401886:	9801      	ldr	r0, [sp, #4]
  401888:	4b12      	ldr	r3, [pc, #72]	; (4018d4 <network_message_handler+0x3cc>)
  40188a:	4798      	blx	r3
				
				/* Save current settings to RAM */
				if(power_save_mode > 0) {
  40188c:	f1b9 0f00 	cmp.w	r9, #0
  401890:	f73f af4e 	bgt.w	401730 <network_message_handler+0x228>
  401894:	e786      	b.n	4017a4 <network_message_handler+0x29c>
		} else {
			error = SETTINGS_ERROR;
		}
	}
	return error;
}
  401896:	4640      	mov	r0, r8
  401898:	b04d      	add	sp, #308	; 0x134
  40189a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40189e:	bf00      	nop
  4018a0:	2000bdcc 	.word	0x2000bdcc
  4018a4:	2000bdfc 	.word	0x2000bdfc
  4018a8:	2000bdb8 	.word	0x2000bdb8
  4018ac:	2000bdac 	.word	0x2000bdac
  4018b0:	00405d19 	.word	0x00405d19
  4018b4:	00409441 	.word	0x00409441
  4018b8:	00408cb9 	.word	0x00408cb9
  4018bc:	00405ded 	.word	0x00405ded
  4018c0:	004116ac 	.word	0x004116ac
  4018c4:	00408701 	.word	0x00408701
  4018c8:	00411630 	.word	0x00411630
  4018cc:	2000bdbc 	.word	0x2000bdbc
  4018d0:	004116c8 	.word	0x004116c8
  4018d4:	00400b11 	.word	0x00400b11

004018d8 <generate_status_packet>:
									char* name,
									uint8_t battery,
									int8_t camera,
									uint16_t space,
									uint16_t remaining_space)
{
  4018d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018dc:	b083      	sub	sp, #12
  4018de:	af00      	add	r7, sp, #0
  4018e0:	4605      	mov	r5, r0
  4018e2:	468a      	mov	sl, r1
  4018e4:	4690      	mov	r8, r2
  4018e6:	469b      	mov	fp, r3
  4018e8:	f8b7 9030 	ldrh.w	r9, [r7, #48]	; 0x30
  4018ec:	8ebe      	ldrh	r6, [r7, #52]	; 0x34
	/** Multiple use tag sizes */
	uint8_t data_spacing_size = strlen(DATA_TAG_SPACING);
	uint8_t tag_separator_size = strlen(TAG_SEPARATOR);
		
	/** Initialize packet to zero */
	memset(packet,0,PACKET_SIZE);
  4018ee:	22ff      	movs	r2, #255	; 0xff
  4018f0:	2100      	movs	r1, #0
  4018f2:	4b86      	ldr	r3, [pc, #536]	; (401b0c <generate_status_packet+0x234>)
  4018f4:	4798      	blx	r3
		
	/** Cmd specifier */
	memcpy(packet,CMD_STATUS,CMD_SPECIFIER_SIZE);
  4018f6:	4b86      	ldr	r3, [pc, #536]	; (401b10 <generate_status_packet+0x238>)
  4018f8:	6818      	ldr	r0, [r3, #0]
  4018fa:	6028      	str	r0, [r5, #0]
  4018fc:	889b      	ldrh	r3, [r3, #4]
  4018fe:	80ab      	strh	r3, [r5, #4]
	index = index + CMD_SPECIFIER_SIZE;
	packet[CMD_SPECIFIER_SIZE] = TAG_SEPARATOR[0];
  401900:	233b      	movs	r3, #59	; 0x3b
  401902:	71ab      	strb	r3, [r5, #6]
	index = index + tag_separator_size;			
		
	/** Name */
	if(name != NULL)
  401904:	f1ba 0f00 	cmp.w	sl, #0
  401908:	d017      	beq.n	40193a <generate_status_packet+0x62>
	{
		if(sizeof(name) <= 30)
		{
			uint8_t tag_size = strlen(TAG_STATUS_NAME);
			// Data tag specifier
			memcpy(packet+index,TAG_STATUS_NAME,tag_size);
  40190a:	4b82      	ldr	r3, [pc, #520]	; (401b14 <generate_status_packet+0x23c>)
  40190c:	6818      	ldr	r0, [r3, #0]
  40190e:	f8c5 0007 	str.w	r0, [r5, #7]
			index = index + tag_size;
			packet[index] = DATA_TAG_SPACING[0];
  401912:	233a      	movs	r3, #58	; 0x3a
  401914:	72eb      	strb	r3, [r5, #11]
			index = index + data_spacing_size;
				
			// Data
			uint8_t data_size = strlen(name);
  401916:	4650      	mov	r0, sl
  401918:	4b7f      	ldr	r3, [pc, #508]	; (401b18 <generate_status_packet+0x240>)
  40191a:	4798      	blx	r3
  40191c:	b2c4      	uxtb	r4, r0
			memcpy(packet+index,name,data_size);
  40191e:	4622      	mov	r2, r4
  401920:	4651      	mov	r1, sl
  401922:	f105 000c 	add.w	r0, r5, #12
  401926:	4b7d      	ldr	r3, [pc, #500]	; (401b1c <generate_status_packet+0x244>)
  401928:	4798      	blx	r3
			index = index + data_size;
				
			// Tag separator
			packet[index] = TAG_SEPARATOR[0];
  40192a:	f104 030c 	add.w	r3, r4, #12
  40192e:	b2db      	uxtb	r3, r3
  401930:	223b      	movs	r2, #59	; 0x3b
  401932:	54ea      	strb	r2, [r5, r3]
			index = index + tag_separator_size;
  401934:	340d      	adds	r4, #13
  401936:	b2e4      	uxtb	r4, r4
  401938:	e000      	b.n	40193c <generate_status_packet+0x64>
		
	/** Cmd specifier */
	memcpy(packet,CMD_STATUS,CMD_SPECIFIER_SIZE);
	index = index + CMD_SPECIFIER_SIZE;
	packet[CMD_SPECIFIER_SIZE] = TAG_SEPARATOR[0];
	index = index + tag_separator_size;			
  40193a:	2407      	movs	r4, #7
			ret = -1;
		}
	}
		
	/** Battery */
	if(battery != NULL)
  40193c:	f1b8 0f00 	cmp.w	r8, #0
  401940:	d031      	beq.n	4019a6 <generate_status_packet+0xce>
	{
  401942:	f8c7 d004 	str.w	sp, [r7, #4]
		uint8_t tag_size = strlen(TAG_STATUS_BATTERY);
		// Data tag specifier
		memcpy(packet+index,TAG_STATUS_BATTERY,tag_size);
  401946:	192a      	adds	r2, r5, r4
  401948:	4b75      	ldr	r3, [pc, #468]	; (401b20 <generate_status_packet+0x248>)
  40194a:	6818      	ldr	r0, [r3, #0]
  40194c:	5128      	str	r0, [r5, r4]
  40194e:	8899      	ldrh	r1, [r3, #4]
  401950:	799b      	ldrb	r3, [r3, #6]
  401952:	8091      	strh	r1, [r2, #4]
  401954:	7193      	strb	r3, [r2, #6]
		index = index + tag_size;
		packet[index] = DATA_TAG_SPACING[0];
  401956:	1de3      	adds	r3, r4, #7
  401958:	b2db      	uxtb	r3, r3
  40195a:	223a      	movs	r2, #58	; 0x3a
  40195c:	54ea      	strb	r2, [r5, r3]
		index = index + data_spacing_size;	
  40195e:	3408      	adds	r4, #8
  401960:	b2e4      	uxtb	r4, r4
			
		// Battery > 100 -> Battery = 100
		uint8_t digits;
		if(battery >= 100)
  401962:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
			battery = 100;
			digits = 3;
		}
		else
		{
			digits = 2;
  401966:	bf92      	itee	ls
  401968:	f04f 0a02 	movls.w	sl, #2
		// Battery > 100 -> Battery = 100
		uint8_t digits;
		if(battery >= 100)
		{
			battery = 100;
			digits = 3;
  40196c:	f04f 0a03 	movhi.w	sl, #3
			
		// Battery > 100 -> Battery = 100
		uint8_t digits;
		if(battery >= 100)
		{
			battery = 100;
  401970:	f04f 0864 	movhi.w	r8, #100	; 0x64
		else
		{
			digits = 2;
		}
		// Data
		char* tmp[digits];
  401974:	ea4f 038a 	mov.w	r3, sl, lsl #2
  401978:	330a      	adds	r3, #10
  40197a:	f023 0307 	bic.w	r3, r3, #7
  40197e:	ebad 0d03 	sub.w	sp, sp, r3
		sprintf(tmp, "%d", battery);
  401982:	4642      	mov	r2, r8
  401984:	4967      	ldr	r1, [pc, #412]	; (401b24 <generate_status_packet+0x24c>)
  401986:	4668      	mov	r0, sp
  401988:	4b67      	ldr	r3, [pc, #412]	; (401b28 <generate_status_packet+0x250>)
  40198a:	4798      	blx	r3
		memcpy(packet+index,tmp,digits);
  40198c:	4652      	mov	r2, sl
  40198e:	4669      	mov	r1, sp
  401990:	1928      	adds	r0, r5, r4
  401992:	4b62      	ldr	r3, [pc, #392]	; (401b1c <generate_status_packet+0x244>)
  401994:	4798      	blx	r3
		index = index + digits;
  401996:	4454      	add	r4, sl
  401998:	b2e4      	uxtb	r4, r4
			
		// Tag separator
		packet[index] = TAG_SEPARATOR[0];
  40199a:	233b      	movs	r3, #59	; 0x3b
  40199c:	552b      	strb	r3, [r5, r4]
		index = index + tag_separator_size;
  40199e:	3401      	adds	r4, #1
  4019a0:	b2e4      	uxtb	r4, r4
  4019a2:	f8d7 d004 	ldr.w	sp, [r7, #4]
	}
		
	/** Camera */
	if(camera != NULL)
  4019a6:	f1bb 0f00 	cmp.w	fp, #0
  4019aa:	d017      	beq.n	4019dc <generate_status_packet+0x104>
	{
		uint8_t tag_size = strlen(TAG_STATUS_CAMERA);
		// Data tag specifier
		memcpy(packet+index,TAG_STATUS_CAMERA,tag_size);
  4019ac:	192b      	adds	r3, r5, r4
  4019ae:	4a5f      	ldr	r2, [pc, #380]	; (401b2c <generate_status_packet+0x254>)
  4019b0:	6810      	ldr	r0, [r2, #0]
  4019b2:	5128      	str	r0, [r5, r4]
  4019b4:	8892      	ldrh	r2, [r2, #4]
  4019b6:	809a      	strh	r2, [r3, #4]
		index = index + tag_size;
		packet[index] = DATA_TAG_SPACING[0];
  4019b8:	1da3      	adds	r3, r4, #6
  4019ba:	b2db      	uxtb	r3, r3
  4019bc:	223a      	movs	r2, #58	; 0x3a
  4019be:	54ea      	strb	r2, [r5, r3]
		index = index + data_spacing_size;	
  4019c0:	1de3      	adds	r3, r4, #7
  4019c2:	b2db      	uxtb	r3, r3
			
		// Data
		if(camera < 0)
  4019c4:	f1bb 0f00 	cmp.w	fp, #0
		{
			packet[index] = VALUE_FALSE[0];
  4019c8:	bfb4      	ite	lt
  4019ca:	2230      	movlt	r2, #48	; 0x30
			index = index + sizeof(VALUE_FALSE[0]);
		}
		else
		{
			packet[index] = VALUE_TRUE[0];
  4019cc:	2231      	movge	r2, #49	; 0x31
  4019ce:	54ea      	strb	r2, [r5, r3]
			index = index + sizeof(VALUE_TRUE[0]);
  4019d0:	3408      	adds	r4, #8
  4019d2:	b2e4      	uxtb	r4, r4
		}
			
		// Tag separator
		packet[index] = TAG_SEPARATOR[0];
  4019d4:	233b      	movs	r3, #59	; 0x3b
  4019d6:	552b      	strb	r3, [r5, r4]
		index = index + tag_separator_size;
  4019d8:	3401      	adds	r4, #1
  4019da:	b2e4      	uxtb	r4, r4
	}
		
	/** Storage space */
	if(space != NULL)
  4019dc:	f1b9 0f00 	cmp.w	r9, #0
  4019e0:	d042      	beq.n	401a68 <generate_status_packet+0x190>
	{
		// Remaining space must also be set
		if(remaining_space!= NULL)
  4019e2:	2e00      	cmp	r6, #0
  4019e4:	f000 8086 	beq.w	401af4 <generate_status_packet+0x21c>
		{
  4019e8:	46e8      	mov	r8, sp
			uint8_t tag_size = strlen(TAG_STATUS_STORAGE_SPACE);
			// Data tag specifier
			memcpy(packet+index,TAG_STATUS_STORAGE_SPACE,tag_size);
  4019ea:	192a      	adds	r2, r5, r4
  4019ec:	4b50      	ldr	r3, [pc, #320]	; (401b30 <generate_status_packet+0x258>)
  4019ee:	6818      	ldr	r0, [r3, #0]
  4019f0:	5128      	str	r0, [r5, r4]
  4019f2:	791b      	ldrb	r3, [r3, #4]
  4019f4:	7113      	strb	r3, [r2, #4]
			index = index + tag_size;
			packet[index] = DATA_TAG_SPACING[0];
  4019f6:	1d63      	adds	r3, r4, #5
  4019f8:	b2db      	uxtb	r3, r3
  4019fa:	223a      	movs	r2, #58	; 0x3a
  4019fc:	54ea      	strb	r2, [r5, r3]
			index = index + data_spacing_size;		
  4019fe:	3406      	adds	r4, #6
  401a00:	b2e4      	uxtb	r4, r4
						
			// Find number of characters needed to represent the number			
			uint8_t digits;
			// 0-9 = 1 digit
			if(remaining_space < 10)
  401a02:	2e09      	cmp	r6, #9
  401a04:	d90d      	bls.n	401a22 <generate_status_packet+0x14a>
			{
				digits = 1;
			}
			// 10-99 = 2 digits
			else if(remaining_space < 100)
  401a06:	2e63      	cmp	r6, #99	; 0x63
  401a08:	d90e      	bls.n	401a28 <generate_status_packet+0x150>
			{
				digits = 2;
			}
			// 100-999 = 3 digits
			else if(remaining_space < 1000)
  401a0a:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
  401a0e:	d30e      	bcc.n	401a2e <generate_status_packet+0x156>
				digits = 4;
			}
			// 10000-65536 = 5 digits
			else
			{
				digits = 5;
  401a10:	f242 7a0f 	movw	sl, #9999	; 0x270f
  401a14:	4556      	cmp	r6, sl
  401a16:	bf94      	ite	ls
  401a18:	f04f 0a04 	movls.w	sl, #4
  401a1c:	f04f 0a05 	movhi.w	sl, #5
  401a20:	e007      	b.n	401a32 <generate_status_packet+0x15a>
			// Find number of characters needed to represent the number			
			uint8_t digits;
			// 0-9 = 1 digit
			if(remaining_space < 10)
			{
				digits = 1;
  401a22:	f04f 0a01 	mov.w	sl, #1
  401a26:	e004      	b.n	401a32 <generate_status_packet+0x15a>
			}
			// 10-99 = 2 digits
			else if(remaining_space < 100)
			{
				digits = 2;
  401a28:	f04f 0a02 	mov.w	sl, #2
  401a2c:	e001      	b.n	401a32 <generate_status_packet+0x15a>
			}
			// 100-999 = 3 digits
			else if(remaining_space < 1000)
			{
				digits = 3;
  401a2e:	f04f 0a03 	mov.w	sl, #3
			{
				digits = 5;
			}
				
			// Data
			char* tmp[digits];
  401a32:	ea4f 038a 	mov.w	r3, sl, lsl #2
  401a36:	330a      	adds	r3, #10
  401a38:	f023 0307 	bic.w	r3, r3, #7
  401a3c:	ebad 0d03 	sub.w	sp, sp, r3
			sprintf(tmp, "%d", space);
  401a40:	464a      	mov	r2, r9
  401a42:	4938      	ldr	r1, [pc, #224]	; (401b24 <generate_status_packet+0x24c>)
  401a44:	4668      	mov	r0, sp
  401a46:	4b38      	ldr	r3, [pc, #224]	; (401b28 <generate_status_packet+0x250>)
  401a48:	4798      	blx	r3
			memcpy(packet+index,tmp,digits);
  401a4a:	4652      	mov	r2, sl
  401a4c:	4669      	mov	r1, sp
  401a4e:	1928      	adds	r0, r5, r4
  401a50:	4b32      	ldr	r3, [pc, #200]	; (401b1c <generate_status_packet+0x244>)
  401a52:	4798      	blx	r3
			index = index + digits;
  401a54:	4454      	add	r4, sl
  401a56:	b2e4      	uxtb	r4, r4
				
			// Tag separator
			packet[index] = TAG_SEPARATOR[0];
  401a58:	233b      	movs	r3, #59	; 0x3b
  401a5a:	552b      	strb	r3, [r5, r4]
			index = index + tag_separator_size;	
  401a5c:	1c63      	adds	r3, r4, #1
  401a5e:	b2db      	uxtb	r3, r3
  401a60:	46c5      	mov	sp, r8
					
	/** Remaining storage space */
	if(remaining_space != NULL)
	{
		// Storage space must also be set and must be larger than remaining space
		if(space!=NULL && (remaining_space < space) )
  401a62:	45b1      	cmp	r9, r6
  401a64:	d949      	bls.n	401afa <generate_status_packet+0x222>
  401a66:	e002      	b.n	401a6e <generate_status_packet+0x196>
			ret = -1;
		}
	}
					
	/** Remaining storage space */
	if(remaining_space != NULL)
  401a68:	2e00      	cmp	r6, #0
  401a6a:	d146      	bne.n	401afa <generate_status_packet+0x222>
  401a6c:	e048      	b.n	401b00 <generate_status_packet+0x228>
	{
		// Storage space must also be set and must be larger than remaining space
		if(space!=NULL && (remaining_space < space) )
		{
  401a6e:	46e8      	mov	r8, sp
			uint8_t tag_size = strlen(TAG_STATUS_STORAGE_REMAINING);
			// Data tag specifier
			memcpy(packet+index,TAG_STATUS_STORAGE_REMAINING,tag_size);
  401a70:	eb05 0e03 	add.w	lr, r5, r3
  401a74:	4a2f      	ldr	r2, [pc, #188]	; (401b34 <generate_status_packet+0x25c>)
  401a76:	ca03      	ldmia	r2!, {r0, r1}
  401a78:	50e8      	str	r0, [r5, r3]
  401a7a:	f8ce 1004 	str.w	r1, [lr, #4]
  401a7e:	7813      	ldrb	r3, [r2, #0]
  401a80:	f88e 3008 	strb.w	r3, [lr, #8]
			index = index + tag_size;
			packet[index] = DATA_TAG_SPACING[0];
  401a84:	f104 030a 	add.w	r3, r4, #10
  401a88:	b2db      	uxtb	r3, r3
  401a8a:	223a      	movs	r2, #58	; 0x3a
  401a8c:	54ea      	strb	r2, [r5, r3]
			index = index + data_spacing_size;
  401a8e:	340b      	adds	r4, #11
  401a90:	b2e4      	uxtb	r4, r4
			
			// Find number of characters needed to represent the number			
			uint8_t digits;
			// 0-9 = 1 digit
			if(remaining_space < 10)
  401a92:	2e09      	cmp	r6, #9
  401a94:	d90d      	bls.n	401ab2 <generate_status_packet+0x1da>
			{
				digits = 1;
			}
			// 10-99 = 2 digits
			else if(remaining_space < 100)
  401a96:	2e63      	cmp	r6, #99	; 0x63
  401a98:	d90e      	bls.n	401ab8 <generate_status_packet+0x1e0>
			{
				digits = 2;
			}
			// 100-999 = 3 digits
			else if(remaining_space < 1000)
  401a9a:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
  401a9e:	d30e      	bcc.n	401abe <generate_status_packet+0x1e6>
				digits = 4;
			}
			// 10000-65536 = 5 digits
			else
			{
				digits = 5;
  401aa0:	f242 790f 	movw	r9, #9999	; 0x270f
  401aa4:	454e      	cmp	r6, r9
  401aa6:	bf94      	ite	ls
  401aa8:	f04f 0904 	movls.w	r9, #4
  401aac:	f04f 0905 	movhi.w	r9, #5
  401ab0:	e007      	b.n	401ac2 <generate_status_packet+0x1ea>
			// Find number of characters needed to represent the number			
			uint8_t digits;
			// 0-9 = 1 digit
			if(remaining_space < 10)
			{
				digits = 1;
  401ab2:	f04f 0901 	mov.w	r9, #1
  401ab6:	e004      	b.n	401ac2 <generate_status_packet+0x1ea>
			}
			// 10-99 = 2 digits
			else if(remaining_space < 100)
			{
				digits = 2;
  401ab8:	f04f 0902 	mov.w	r9, #2
  401abc:	e001      	b.n	401ac2 <generate_status_packet+0x1ea>
			}
			// 100-999 = 3 digits
			else if(remaining_space < 1000)
			{
				digits = 3;
  401abe:	f04f 0903 	mov.w	r9, #3
			{
				digits = 5;
			}
				
			// Data
			char* tmp[digits];
  401ac2:	ea4f 0389 	mov.w	r3, r9, lsl #2
  401ac6:	330a      	adds	r3, #10
  401ac8:	f023 0307 	bic.w	r3, r3, #7
  401acc:	ebad 0d03 	sub.w	sp, sp, r3
			sprintf(tmp, "%d", remaining_space);
  401ad0:	4632      	mov	r2, r6
  401ad2:	4914      	ldr	r1, [pc, #80]	; (401b24 <generate_status_packet+0x24c>)
  401ad4:	4668      	mov	r0, sp
  401ad6:	4b14      	ldr	r3, [pc, #80]	; (401b28 <generate_status_packet+0x250>)
  401ad8:	4798      	blx	r3
			memcpy(packet+index,tmp,digits);
  401ada:	464a      	mov	r2, r9
  401adc:	4669      	mov	r1, sp
  401ade:	1928      	adds	r0, r5, r4
  401ae0:	4b0e      	ldr	r3, [pc, #56]	; (401b1c <generate_status_packet+0x244>)
  401ae2:	4798      	blx	r3
				
			// Tag separator
			index = index + digits;
  401ae4:	444c      	add	r4, r9
  401ae6:	b2e4      	uxtb	r4, r4
			packet[index] = TAG_SEPARATOR[0];
  401ae8:	233b      	movs	r3, #59	; 0x3b
  401aea:	552b      	strb	r3, [r5, r4]
			index = index + tag_separator_size;
  401aec:	3401      	adds	r4, #1
  401aee:	b2e4      	uxtb	r4, r4
  401af0:	46c5      	mov	sp, r8
	/** Remaining storage space */
	if(remaining_space != NULL)
	{
		// Storage space must also be set and must be larger than remaining space
		if(space!=NULL && (remaining_space < space) )
		{
  401af2:	e005      	b.n	401b00 <generate_status_packet+0x228>
			packet[index] = TAG_SEPARATOR[0];
			index = index + tag_separator_size;	
		}
		else
		{
			ret = -1;
  401af4:	f04f 30ff 	mov.w	r0, #4294967295
  401af8:	e003      	b.n	401b02 <generate_status_packet+0x22a>
  401afa:	f04f 30ff 	mov.w	r0, #4294967295
  401afe:	e000      	b.n	401b02 <generate_status_packet+0x22a>
	}	
	
	if(ret < 0)
		return ret;
	else
		return index;
  401b00:	b260      	sxtb	r0, r4
}
  401b02:	370c      	adds	r7, #12
  401b04:	46bd      	mov	sp, r7
  401b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b0a:	bf00      	nop
  401b0c:	00408ded 	.word	0x00408ded
  401b10:	004116e8 	.word	0x004116e8
  401b14:	0041165c 	.word	0x0041165c
  401b18:	00409441 	.word	0x00409441
  401b1c:	00408cb9 	.word	0x00408cb9
  401b20:	004116f0 	.word	0x004116f0
  401b24:	0041121c 	.word	0x0041121c
  401b28:	00409015 	.word	0x00409015
  401b2c:	004116f8 	.word	0x004116f8
  401b30:	00411700 	.word	0x00411700
  401b34:	00411708 	.word	0x00411708

00401b38 <generate_settings_packet>:
int8_t generate_settings_packet(char* packet,
								char* name,
								int8_t power_mode,
								int8_t assisted_drive,
								uint8_t video_quality)
{
  401b38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b3c:	af00      	add	r7, sp, #0
  401b3e:	4680      	mov	r8, r0
  401b40:	460d      	mov	r5, r1
  401b42:	4616      	mov	r6, r2
  401b44:	461c      	mov	r4, r3
  401b46:	f897 9028 	ldrb.w	r9, [r7, #40]	; 0x28
	/** Multiple use tag sizes */
	uint8_t data_spacing_size = strlen(DATA_TAG_SPACING);
	uint8_t tag_separator_size = strlen(TAG_SEPARATOR);	
	
	/** Initialize packet to zero */
	memset(packet,0,PACKET_SIZE);
  401b4a:	22ff      	movs	r2, #255	; 0xff
  401b4c:	2100      	movs	r1, #0
  401b4e:	4b5e      	ldr	r3, [pc, #376]	; (401cc8 <generate_settings_packet+0x190>)
  401b50:	4798      	blx	r3
	
	/** Cmd specifier */
	memcpy(packet,CMD_SETTINGS,CMD_SPECIFIER_SIZE);
  401b52:	4b5e      	ldr	r3, [pc, #376]	; (401ccc <generate_settings_packet+0x194>)
  401b54:	6818      	ldr	r0, [r3, #0]
  401b56:	f8c8 0000 	str.w	r0, [r8]
  401b5a:	889b      	ldrh	r3, [r3, #4]
  401b5c:	f8a8 3004 	strh.w	r3, [r8, #4]
	index = index + CMD_SPECIFIER_SIZE;
	packet[CMD_SPECIFIER_SIZE] = TAG_SEPARATOR[0];
  401b60:	233b      	movs	r3, #59	; 0x3b
  401b62:	f888 3006 	strb.w	r3, [r8, #6]
	index = index + tag_separator_size;
	
	/** Name */
	if(name != NULL)
  401b66:	b30d      	cbz	r5, 401bac <generate_settings_packet+0x74>
	{
		if(strlen(name) <= 30)
  401b68:	4628      	mov	r0, r5
  401b6a:	4b59      	ldr	r3, [pc, #356]	; (401cd0 <generate_settings_packet+0x198>)
  401b6c:	4798      	blx	r3
  401b6e:	281e      	cmp	r0, #30
  401b70:	d81f      	bhi.n	401bb2 <generate_settings_packet+0x7a>
		{
			uint8_t tag_size = strlen(TAG_SETTINGS_NAME);	//ignore NUL-terminator
			// Data tag specifier
			memcpy(packet+index,TAG_SETTINGS_NAME,tag_size);
  401b72:	4b58      	ldr	r3, [pc, #352]	; (401cd4 <generate_settings_packet+0x19c>)
  401b74:	6818      	ldr	r0, [r3, #0]
  401b76:	f8c8 0007 	str.w	r0, [r8, #7]
			index = index + tag_size;
			packet[index] = DATA_TAG_SPACING[0];
  401b7a:	233a      	movs	r3, #58	; 0x3a
  401b7c:	f888 300b 	strb.w	r3, [r8, #11]
			index = index + data_spacing_size;
			
			// Data
			uint8_t data_size = strlen(name);				
  401b80:	4628      	mov	r0, r5
  401b82:	4b53      	ldr	r3, [pc, #332]	; (401cd0 <generate_settings_packet+0x198>)
  401b84:	4798      	blx	r3
  401b86:	fa5f fa80 	uxtb.w	sl, r0
			memcpy(packet+index,name,data_size);
  401b8a:	4652      	mov	r2, sl
  401b8c:	4629      	mov	r1, r5
  401b8e:	f108 000c 	add.w	r0, r8, #12
  401b92:	4b51      	ldr	r3, [pc, #324]	; (401cd8 <generate_settings_packet+0x1a0>)
  401b94:	4798      	blx	r3
			index = index + data_size;
			
			// Tag separator
			packet[index] = TAG_SEPARATOR[0];
  401b96:	f10a 030c 	add.w	r3, sl, #12
  401b9a:	b2db      	uxtb	r3, r3
  401b9c:	223b      	movs	r2, #59	; 0x3b
  401b9e:	f808 2003 	strb.w	r2, [r8, r3]
			index = index + tag_separator_size;
  401ba2:	f10a 030d 	add.w	r3, sl, #13
  401ba6:	b2db      	uxtb	r3, r3
								char* name,
								int8_t power_mode,
								int8_t assisted_drive,
								uint8_t video_quality)
{
	int8_t ret = 0;
  401ba8:	2500      	movs	r5, #0
  401baa:	e005      	b.n	401bb8 <generate_settings_packet+0x80>
	
	/** Cmd specifier */
	memcpy(packet,CMD_SETTINGS,CMD_SPECIFIER_SIZE);
	index = index + CMD_SPECIFIER_SIZE;
	packet[CMD_SPECIFIER_SIZE] = TAG_SEPARATOR[0];
	index = index + tag_separator_size;
  401bac:	2307      	movs	r3, #7
								char* name,
								int8_t power_mode,
								int8_t assisted_drive,
								uint8_t video_quality)
{
	int8_t ret = 0;
  401bae:	2500      	movs	r5, #0
  401bb0:	e002      	b.n	401bb8 <generate_settings_packet+0x80>
	
	/** Cmd specifier */
	memcpy(packet,CMD_SETTINGS,CMD_SPECIFIER_SIZE);
	index = index + CMD_SPECIFIER_SIZE;
	packet[CMD_SPECIFIER_SIZE] = TAG_SEPARATOR[0];
	index = index + tag_separator_size;
  401bb2:	2307      	movs	r3, #7
			packet[index] = TAG_SEPARATOR[0];
			index = index + tag_separator_size;
		}
		else
		{
			ret = -1;
  401bb4:	f04f 35ff 	mov.w	r5, #4294967295
		}
	}
	
	/** Power Save Mode */
	if(power_mode != NULL)
  401bb8:	b316      	cbz	r6, 401c00 <generate_settings_packet+0xc8>
	{
		uint8_t tag_size = strlen(TAG_SETTINGS_POWER_SAVE_MODE);	//ignore NUL-terminator
		// Data tag specifier
		memcpy(packet+index,TAG_SETTINGS_POWER_SAVE_MODE,tag_size);
  401bba:	eb08 0e03 	add.w	lr, r8, r3
  401bbe:	4a47      	ldr	r2, [pc, #284]	; (401cdc <generate_settings_packet+0x1a4>)
  401bc0:	ca03      	ldmia	r2!, {r0, r1}
  401bc2:	f848 0003 	str.w	r0, [r8, r3]
  401bc6:	4670      	mov	r0, lr
  401bc8:	f8ce 1004 	str.w	r1, [lr, #4]
  401bcc:	7812      	ldrb	r2, [r2, #0]
  401bce:	f88e 2008 	strb.w	r2, [lr, #8]
		index = index + tag_size;
		packet[index] = DATA_TAG_SPACING[0];
  401bd2:	f103 0209 	add.w	r2, r3, #9
  401bd6:	b2d2      	uxtb	r2, r2
  401bd8:	213a      	movs	r1, #58	; 0x3a
  401bda:	f808 1002 	strb.w	r1, [r8, r2]
		index = index + data_spacing_size;
  401bde:	f103 020a 	add.w	r2, r3, #10
  401be2:	b2d2      	uxtb	r2, r2
		
		// Data
		if(power_mode < 0 )			// Activated
  401be4:	2e00      	cmp	r6, #0
			packet[index] = VALUE_FALSE[0];
  401be6:	bfb4      	ite	lt
  401be8:	2130      	movlt	r1, #48	; 0x30
		else						// Deactivated
			packet[index] = VALUE_TRUE[0];
  401bea:	2131      	movge	r1, #49	; 0x31
  401bec:	f808 1002 	strb.w	r1, [r8, r2]

		index = index + 1;
		
		// Tag separator
		packet[index] = TAG_SEPARATOR[0];
  401bf0:	f103 020b 	add.w	r2, r3, #11
  401bf4:	b2d2      	uxtb	r2, r2
  401bf6:	213b      	movs	r1, #59	; 0x3b
  401bf8:	f808 1002 	strb.w	r1, [r8, r2]
		index = index + tag_separator_size;
  401bfc:	330c      	adds	r3, #12
  401bfe:	b2db      	uxtb	r3, r3
	}
	
	/** Assisted Drive Mode */
	if(assisted_drive != NULL)
  401c00:	b1ec      	cbz	r4, 401c3e <generate_settings_packet+0x106>
	{
		uint8_t tag_size = strlen(TAG_SETTINGS_ASSISTED_DRIVE_MODE);
		// Data tag specifier
		memcpy(packet+index,TAG_SETTINGS_ASSISTED_DRIVE_MODE,tag_size);
  401c02:	eb08 0603 	add.w	r6, r8, r3
  401c06:	4a36      	ldr	r2, [pc, #216]	; (401ce0 <generate_settings_packet+0x1a8>)
  401c08:	ca03      	ldmia	r2!, {r0, r1}
  401c0a:	f848 0003 	str.w	r0, [r8, r3]
  401c0e:	6071      	str	r1, [r6, #4]
		index = index + tag_size;
		packet[index] = DATA_TAG_SPACING[0];
  401c10:	f103 0208 	add.w	r2, r3, #8
  401c14:	b2d2      	uxtb	r2, r2
  401c16:	213a      	movs	r1, #58	; 0x3a
  401c18:	f808 1002 	strb.w	r1, [r8, r2]
		index = index + data_spacing_size;
  401c1c:	f103 0209 	add.w	r2, r3, #9
  401c20:	b2d2      	uxtb	r2, r2
		
		// Data
		if(assisted_drive < 0)
  401c22:	2c00      	cmp	r4, #0
			packet[index] = VALUE_FALSE[0];
  401c24:	bfb4      	ite	lt
  401c26:	2130      	movlt	r1, #48	; 0x30
		else
			packet[index] = VALUE_TRUE[0];
  401c28:	2131      	movge	r1, #49	; 0x31
  401c2a:	f808 1002 	strb.w	r1, [r8, r2]
		
		index = index + 1;
		
		// Tag separator
		packet[index] = TAG_SEPARATOR[0];
  401c2e:	f103 020a 	add.w	r2, r3, #10
  401c32:	b2d2      	uxtb	r2, r2
  401c34:	213b      	movs	r1, #59	; 0x3b
  401c36:	f808 1002 	strb.w	r1, [r8, r2]
		index = index + tag_separator_size;
  401c3a:	330b      	adds	r3, #11
  401c3c:	b2db      	uxtb	r3, r3
	}
	
	/** Video Quality */
	if(video_quality != NULL)
  401c3e:	f1b9 0f00 	cmp.w	r9, #0
  401c42:	d03a      	beq.n	401cba <generate_settings_packet+0x182>
	{
  401c44:	466e      	mov	r6, sp
		uint8_t tag_size = strlen(TAG_SETTINGS_VIDEO_QUALITY);
		// Data tag specifier
		memcpy(packet+index,TAG_SETTINGS_VIDEO_QUALITY,tag_size);
  401c46:	eb08 0e03 	add.w	lr, r8, r3
  401c4a:	4c26      	ldr	r4, [pc, #152]	; (401ce4 <generate_settings_packet+0x1ac>)
  401c4c:	cc07      	ldmia	r4!, {r0, r1, r2}
  401c4e:	f848 0003 	str.w	r0, [r8, r3]
  401c52:	f8ce 1004 	str.w	r1, [lr, #4]
  401c56:	f8ce 2008 	str.w	r2, [lr, #8]
		index = index + tag_size;
		packet[index] = DATA_TAG_SPACING[0];
  401c5a:	f103 020c 	add.w	r2, r3, #12
  401c5e:	b2d2      	uxtb	r2, r2
  401c60:	213a      	movs	r1, #58	; 0x3a
  401c62:	f808 1002 	strb.w	r1, [r8, r2]
		index = index + data_spacing_size;
  401c66:	330d      	adds	r3, #13
  401c68:	b2dc      	uxtb	r4, r3
			
		// Find number of characters needed to represent the number
		uint8_t digits;
		// 0-9 = 1 digit
		if(video_quality < 10)
  401c6a:	f1b9 0f09 	cmp.w	r9, #9
  401c6e:	d907      	bls.n	401c80 <generate_settings_packet+0x148>
			digits = 2;
		}
		// 100-255 = 3 digits
		else
		{
			digits = 3;
  401c70:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
  401c74:	bf34      	ite	cc
  401c76:	f04f 0a02 	movcc.w	sl, #2
  401c7a:	f04f 0a03 	movcs.w	sl, #3
  401c7e:	e001      	b.n	401c84 <generate_settings_packet+0x14c>
		// Find number of characters needed to represent the number
		uint8_t digits;
		// 0-9 = 1 digit
		if(video_quality < 10)
		{
			digits = 1;
  401c80:	f04f 0a01 	mov.w	sl, #1
		{
			digits = 3;
		}
			
		// Data
		char* tmp[digits];
  401c84:	ea4f 038a 	mov.w	r3, sl, lsl #2
  401c88:	330a      	adds	r3, #10
  401c8a:	f023 0307 	bic.w	r3, r3, #7
  401c8e:	ebad 0d03 	sub.w	sp, sp, r3
		sprintf(tmp, "%d", video_quality);
  401c92:	464a      	mov	r2, r9
  401c94:	4914      	ldr	r1, [pc, #80]	; (401ce8 <generate_settings_packet+0x1b0>)
  401c96:	4668      	mov	r0, sp
  401c98:	4b14      	ldr	r3, [pc, #80]	; (401cec <generate_settings_packet+0x1b4>)
  401c9a:	4798      	blx	r3
		memcpy(packet+index,tmp,digits);
  401c9c:	4652      	mov	r2, sl
  401c9e:	4669      	mov	r1, sp
  401ca0:	eb08 0004 	add.w	r0, r8, r4
  401ca4:	4b0c      	ldr	r3, [pc, #48]	; (401cd8 <generate_settings_packet+0x1a0>)
  401ca6:	4798      	blx	r3
		index = index + digits;
  401ca8:	eb0a 0304 	add.w	r3, sl, r4
  401cac:	b2db      	uxtb	r3, r3
			
		// Tag separator
		packet[index] = TAG_SEPARATOR[0];
  401cae:	223b      	movs	r2, #59	; 0x3b
  401cb0:	f808 2003 	strb.w	r2, [r8, r3]
		index = index + tag_separator_size;
  401cb4:	3301      	adds	r3, #1
  401cb6:	b2db      	uxtb	r3, r3
  401cb8:	46b5      	mov	sp, r6
	}
	
	if(ret < 0)
  401cba:	2d00      	cmp	r5, #0
		return ret;
	else
		return index;
  401cbc:	bfac      	ite	ge
  401cbe:	b258      	sxtbge	r0, r3
		packet[index] = TAG_SEPARATOR[0];
		index = index + tag_separator_size;
	}
	
	if(ret < 0)
		return ret;
  401cc0:	4628      	movlt	r0, r5
	else
		return index;
}
  401cc2:	46bd      	mov	sp, r7
  401cc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401cc8:	00408ded 	.word	0x00408ded
  401ccc:	00411654 	.word	0x00411654
  401cd0:	00409441 	.word	0x00409441
  401cd4:	0041165c 	.word	0x0041165c
  401cd8:	00408cb9 	.word	0x00408cb9
  401cdc:	00411670 	.word	0x00411670
  401ce0:	00411664 	.word	0x00411664
  401ce4:	0041167c 	.word	0x0041167c
  401ce8:	0041121c 	.word	0x0041121c
  401cec:	00409015 	.word	0x00409015

00401cf0 <apply_default_settings>:

int8_t apply_default_settings(void) 
{
  401cf0:	b510      	push	{r4, lr}
  401cf2:	b082      	sub	sp, #8
	int8_t settings_buf[SETTINGS_MSG_QUEUE_ITEM_SIZE];
	portBASE_TYPE xStatus;
	int8_t error = PARSER_ERROR;

	settings_buf[POWER_SAVE_MODE] = DEFAULT_POWER_SAVE_MODE;
  401cf4:	23ff      	movs	r3, #255	; 0xff
  401cf6:	f88d 3004 	strb.w	r3, [sp, #4]
	settings_buf[ASSISTED_DRIVE_MODE] = DEFAULT_ASSISTED_DRIVE_MODE;
  401cfa:	f88d 3005 	strb.w	r3, [sp, #5]
	settings_buf[VIDEO_QUALITY] = DEFAULT_VIDEO_QUALITY;
  401cfe:	2301      	movs	r3, #1
  401d00:	f88d 3006 	strb.w	r3, [sp, #6]
	
	/* Write settings to queue */
	xStatus = xQueueReset(xSettings_Msg_Queue_handle);		// clear queue
  401d04:	2100      	movs	r1, #0
  401d06:	4b11      	ldr	r3, [pc, #68]	; (401d4c <apply_default_settings+0x5c>)
  401d08:	6818      	ldr	r0, [r3, #0]
  401d0a:	4b11      	ldr	r3, [pc, #68]	; (401d50 <apply_default_settings+0x60>)
  401d0c:	4798      	blx	r3
	if(xStatus == pdPASS) {									// Queue successfully cleared
  401d0e:	2801      	cmp	r0, #1
  401d10:	d10f      	bne.n	401d32 <apply_default_settings+0x42>
		xStatus = xQueueSendToBack(xSettings_Msg_Queue_handle, settings_buf, 0);
  401d12:	2300      	movs	r3, #0
  401d14:	461a      	mov	r2, r3
  401d16:	a901      	add	r1, sp, #4
  401d18:	480c      	ldr	r0, [pc, #48]	; (401d4c <apply_default_settings+0x5c>)
  401d1a:	6800      	ldr	r0, [r0, #0]
  401d1c:	4c0d      	ldr	r4, [pc, #52]	; (401d54 <apply_default_settings+0x64>)
  401d1e:	47a0      	blx	r4
		if ((xStatus == pdPASS)) {
  401d20:	2801      	cmp	r0, #1
  401d22:	d00c      	beq.n	401d3e <apply_default_settings+0x4e>
			if(DEBUG) printf("-I- Settings written to queue\r\n");
			error = PARSER_SUCCESS;
		} else if((xStatus == errQUEUE_FULL)) {
  401d24:	b968      	cbnz	r0, 401d42 <apply_default_settings+0x52>
			printf("-E- Settings queue is full\r\n");
  401d26:	480c      	ldr	r0, [pc, #48]	; (401d58 <apply_default_settings+0x68>)
  401d28:	4b0c      	ldr	r3, [pc, #48]	; (401d5c <apply_default_settings+0x6c>)
  401d2a:	4798      	blx	r3
			error = PARSER_ERROR;
  401d2c:	f04f 30ff 	mov.w	r0, #4294967295
  401d30:	e009      	b.n	401d46 <apply_default_settings+0x56>
		}
	} else {
		printf("-E- Queue could not be cleared\r\n");
  401d32:	480b      	ldr	r0, [pc, #44]	; (401d60 <apply_default_settings+0x70>)
  401d34:	4b09      	ldr	r3, [pc, #36]	; (401d5c <apply_default_settings+0x6c>)
  401d36:	4798      	blx	r3
		error = PARSER_ERROR;
  401d38:	f04f 30ff 	mov.w	r0, #4294967295
  401d3c:	e003      	b.n	401d46 <apply_default_settings+0x56>
	xStatus = xQueueReset(xSettings_Msg_Queue_handle);		// clear queue
	if(xStatus == pdPASS) {									// Queue successfully cleared
		xStatus = xQueueSendToBack(xSettings_Msg_Queue_handle, settings_buf, 0);
		if ((xStatus == pdPASS)) {
			if(DEBUG) printf("-I- Settings written to queue\r\n");
			error = PARSER_SUCCESS;
  401d3e:	2000      	movs	r0, #0
  401d40:	e001      	b.n	401d46 <apply_default_settings+0x56>

int8_t apply_default_settings(void) 
{
	int8_t settings_buf[SETTINGS_MSG_QUEUE_ITEM_SIZE];
	portBASE_TYPE xStatus;
	int8_t error = PARSER_ERROR;
  401d42:	f04f 30ff 	mov.w	r0, #4294967295
		printf("-E- Queue could not be cleared\r\n");
		error = PARSER_ERROR;
	}
	
	return error;
  401d46:	b002      	add	sp, #8
  401d48:	bd10      	pop	{r4, pc}
  401d4a:	bf00      	nop
  401d4c:	2000bdbc 	.word	0x2000bdbc
  401d50:	00405d19 	.word	0x00405d19
  401d54:	00405ded 	.word	0x00405ded
  401d58:	004116c8 	.word	0x004116c8
  401d5c:	00408701 	.word	0x00408701
  401d60:	00411630 	.word	0x00411630

00401d64 <pwm_ch1_start>:
#include "pwm_generator.h"

/* PWM Modules */
/** Configure and start PWM channel 1 */
void pwm_ch1_start(uint32_t freq, uint32_t period_value, uint32_t duty_cycle_value)
{
  401d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d68:	b084      	sub	sp, #16
  401d6a:	4605      	mov	r5, r0
  401d6c:	460e      	mov	r6, r1
  401d6e:	4690      	mov	r8, r2
	// Configure IO pin
	pio_configure_pin(PWM1_DAC, PIO_TYPE_PIO_PERIPH_B);
  401d70:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d74:	2053      	movs	r0, #83	; 0x53
  401d76:	4b14      	ldr	r3, [pc, #80]	; (401dc8 <pwm_ch1_start+0x64>)
  401d78:	4798      	blx	r3
	
	// Enable PWM peripheral clock
	pmc_enable_periph_clk(ID_PWM);
  401d7a:	201f      	movs	r0, #31
  401d7c:	4b13      	ldr	r3, [pc, #76]	; (401dcc <pwm_ch1_start+0x68>)
  401d7e:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_1);
  401d80:	4c13      	ldr	r4, [pc, #76]	; (401dd0 <pwm_ch1_start+0x6c>)
  401d82:	2101      	movs	r1, #1
  401d84:	4620      	mov	r0, r4
  401d86:	4b13      	ldr	r3, [pc, #76]	; (401dd4 <pwm_ch1_start+0x70>)
  401d88:	4798      	blx	r3
	
	// Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used).
	pwm_clock_t clock_setting = {
  401d8a:	fb06 f505 	mul.w	r5, r6, r5
  401d8e:	9501      	str	r5, [sp, #4]
  401d90:	2700      	movs	r7, #0
  401d92:	9702      	str	r7, [sp, #8]
  401d94:	4b10      	ldr	r3, [pc, #64]	; (401dd8 <pwm_ch1_start+0x74>)
  401d96:	9303      	str	r3, [sp, #12]
		.ul_clka = freq * period_value,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
  401d98:	a901      	add	r1, sp, #4
  401d9a:	4620      	mov	r0, r4
  401d9c:	4b0f      	ldr	r3, [pc, #60]	; (401ddc <pwm_ch1_start+0x78>)
  401d9e:	4798      	blx	r3
	
	// Configure PWM waveform
	g_pwm_channel_1.channel = PWM_CHANNEL_1;			// Set PWM channel
  401da0:	490f      	ldr	r1, [pc, #60]	; (401de0 <pwm_ch1_start+0x7c>)
  401da2:	2501      	movs	r5, #1
  401da4:	600d      	str	r5, [r1, #0]
	g_pwm_channel_1.alignment = PWM_ALIGN_LEFT;			// Period is left-aligned.
  401da6:	810f      	strh	r7, [r1, #8]
	g_pwm_channel_1.polarity = PWM_HIGH;				// Output waveform starts at a low level.
  401da8:	728d      	strb	r5, [r1, #10]
	g_pwm_channel_1.ul_prescaler = PWM_CMR_CPRE_CLKA;	// Use PWM clock A as source clock.
  401daa:	230b      	movs	r3, #11
  401dac:	604b      	str	r3, [r1, #4]
	g_pwm_channel_1.ul_period = period_value;			// Period value of output waveform.
  401dae:	610e      	str	r6, [r1, #16]
	g_pwm_channel_1.ul_duty = duty_cycle_value;			// Duty cycle value of output waveform.
  401db0:	f8c1 800c 	str.w	r8, [r1, #12]
	pwm_channel_init(PWM, &g_pwm_channel_1);
  401db4:	4620      	mov	r0, r4
  401db6:	4b0b      	ldr	r3, [pc, #44]	; (401de4 <pwm_ch1_start+0x80>)
  401db8:	4798      	blx	r3
	
	// Enable output from PWM channel 1
	pwm_channel_enable(PWM, PWM_CHANNEL_1);	
  401dba:	4629      	mov	r1, r5
  401dbc:	4620      	mov	r0, r4
  401dbe:	4b0a      	ldr	r3, [pc, #40]	; (401de8 <pwm_ch1_start+0x84>)
  401dc0:	4798      	blx	r3
}
  401dc2:	b004      	add	sp, #16
  401dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401dc8:	00405095 	.word	0x00405095
  401dcc:	0040557d 	.word	0x0040557d
  401dd0:	40020000 	.word	0x40020000
  401dd4:	004009c1 	.word	0x004009c1
  401dd8:	07270e00 	.word	0x07270e00
  401ddc:	00400865 	.word	0x00400865
  401de0:	2000bdd0 	.word	0x2000bdd0
  401de4:	004008b1 	.word	0x004008b1
  401de8:	004009b5 	.word	0x004009b5

00401dec <pwm_ch1_set_duty_cycle>:
	pwm_channel_disable(PWM, PWM_CHANNEL_1);	
}

/** Set duty cycle for PWM channel 1 */
void pwm_ch1_set_duty_cycle(uint32_t duty_cycle_value)
{
  401dec:	b508      	push	{r3, lr}
	g_pwm_channel_1.channel = PWM_CHANNEL_1;
  401dee:	4904      	ldr	r1, [pc, #16]	; (401e00 <pwm_ch1_set_duty_cycle+0x14>)
  401df0:	2301      	movs	r3, #1
  401df2:	600b      	str	r3, [r1, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel_1, duty_cycle_value);	
  401df4:	4602      	mov	r2, r0
  401df6:	4803      	ldr	r0, [pc, #12]	; (401e04 <pwm_ch1_set_duty_cycle+0x18>)
  401df8:	4b03      	ldr	r3, [pc, #12]	; (401e08 <pwm_ch1_set_duty_cycle+0x1c>)
  401dfa:	4798      	blx	r3
  401dfc:	bd08      	pop	{r3, pc}
  401dfe:	bf00      	nop
  401e00:	2000bdd0 	.word	0x2000bdd0
  401e04:	40020000 	.word	0x40020000
  401e08:	00400999 	.word	0x00400999

00401e0c <tc1_ch1_waveform_start>:

///////////////////////////////////////////////////////////////////////////

/** Timer Counter 1 - Channel 1 - TIOA4 & TIOB4 */
void tc1_ch1_waveform_start(uint32_t freq, float duty_cycle_a, float duty_cycle_b)
{
  401e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401e10:	4607      	mov	r7, r0
  401e12:	460e      	mov	r6, r1
  401e14:	4615      	mov	r5, r2
	uint32_t ra, rb;
	
	if(duty_cycle_a > 1)
  401e16:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401e1a:	4630      	mov	r0, r6
  401e1c:	4b2d      	ldr	r3, [pc, #180]	; (401ed4 <tc1_ch1_waveform_start+0xc8>)
  401e1e:	4798      	blx	r3
  401e20:	b930      	cbnz	r0, 401e30 <tc1_ch1_waveform_start+0x24>
		duty_cycle_a = 1;
	else if(duty_cycle_a < 0)
  401e22:	2100      	movs	r1, #0
  401e24:	4630      	mov	r0, r6
  401e26:	4b2c      	ldr	r3, [pc, #176]	; (401ed8 <tc1_ch1_waveform_start+0xcc>)
  401e28:	4798      	blx	r3
  401e2a:	b118      	cbz	r0, 401e34 <tc1_ch1_waveform_start+0x28>
		duty_cycle_a = 0;
  401e2c:	2600      	movs	r6, #0
  401e2e:	e001      	b.n	401e34 <tc1_ch1_waveform_start+0x28>
void tc1_ch1_waveform_start(uint32_t freq, float duty_cycle_a, float duty_cycle_b)
{
	uint32_t ra, rb;
	
	if(duty_cycle_a > 1)
		duty_cycle_a = 1;
  401e30:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
	else if(duty_cycle_a < 0)
		duty_cycle_a = 0;
		
	if(duty_cycle_b > 1)
  401e34:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401e38:	4628      	mov	r0, r5
  401e3a:	4b26      	ldr	r3, [pc, #152]	; (401ed4 <tc1_ch1_waveform_start+0xc8>)
  401e3c:	4798      	blx	r3
  401e3e:	b930      	cbnz	r0, 401e4e <tc1_ch1_waveform_start+0x42>
		duty_cycle_b = 1;
	else if(duty_cycle_b < 0)
  401e40:	2100      	movs	r1, #0
  401e42:	4628      	mov	r0, r5
  401e44:	4b24      	ldr	r3, [pc, #144]	; (401ed8 <tc1_ch1_waveform_start+0xcc>)
  401e46:	4798      	blx	r3
  401e48:	b118      	cbz	r0, 401e52 <tc1_ch1_waveform_start+0x46>
		duty_cycle_b = 0;
  401e4a:	2500      	movs	r5, #0
  401e4c:	e001      	b.n	401e52 <tc1_ch1_waveform_start+0x46>
		duty_cycle_a = 1;
	else if(duty_cycle_a < 0)
		duty_cycle_a = 0;
		
	if(duty_cycle_b > 1)
		duty_cycle_b = 1;
  401e4e:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
	else if(duty_cycle_b < 0)
		duty_cycle_b = 0;
	
	// Configure IO pins
	pio_configure_pin(TC1_TIOA_CH4, PIO_TYPE_PIO_PERIPH_B);
  401e52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401e56:	205a      	movs	r0, #90	; 0x5a
  401e58:	4c20      	ldr	r4, [pc, #128]	; (401edc <tc1_ch1_waveform_start+0xd0>)
  401e5a:	47a0      	blx	r4
	pio_configure_pin(TC1_TIOB_CH4, PIO_TYPE_PIO_PERIPH_B);
  401e5c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401e60:	205b      	movs	r0, #91	; 0x5b
  401e62:	47a0      	blx	r4
	
	pmc_enable_periph_clk(ID_TC4);
  401e64:	201b      	movs	r0, #27
  401e66:	4b1e      	ldr	r3, [pc, #120]	; (401ee0 <tc1_ch1_waveform_start+0xd4>)
  401e68:	4798      	blx	r3
	
	tc_init(TC1, TC1_CHANNEL1,
  401e6a:	4c1e      	ldr	r4, [pc, #120]	; (401ee4 <tc1_ch1_waveform_start+0xd8>)
  401e6c:	4a1e      	ldr	r2, [pc, #120]	; (401ee8 <tc1_ch1_waveform_start+0xdc>)
  401e6e:	2101      	movs	r1, #1
  401e70:	4620      	mov	r0, r4
  401e72:	4b1e      	ldr	r3, [pc, #120]	; (401eec <tc1_ch1_waveform_start+0xe0>)
  401e74:	4798      	blx	r3
	| TC_CMR_BCPC_CLEAR				// TIOB RC Compare Effect: clear
	| TC_CMR_WAVSEL_UP_RC			// UP mode with automatic trigger on RC Compare
	);
	
	// Configure waveform frequency and duty cycle.
	tc1_ch1_rc = ((sysclk_get_peripheral_bus_hz(TC1) / TIMER_CLOCK_4_DIVISOR) / freq);	// RC = sys_clk / pre_scaler / freq
  401e76:	4a1e      	ldr	r2, [pc, #120]	; (401ef0 <tc1_ch1_waveform_start+0xe4>)
  401e78:	fbb2 f2f7 	udiv	r2, r2, r7
  401e7c:	4f1d      	ldr	r7, [pc, #116]	; (401ef4 <tc1_ch1_waveform_start+0xe8>)
  401e7e:	603a      	str	r2, [r7, #0]
	tc_write_rc(TC1, TC1_CHANNEL1, tc1_ch1_rc);
  401e80:	2101      	movs	r1, #1
  401e82:	4620      	mov	r0, r4
  401e84:	4b1c      	ldr	r3, [pc, #112]	; (401ef8 <tc1_ch1_waveform_start+0xec>)
  401e86:	4798      	blx	r3
	ra = ((1-duty_cycle_a) * tc1_ch1_rc);
  401e88:	6838      	ldr	r0, [r7, #0]
  401e8a:	4b1c      	ldr	r3, [pc, #112]	; (401efc <tc1_ch1_waveform_start+0xf0>)
  401e8c:	4798      	blx	r3
  401e8e:	4680      	mov	r8, r0
	rb = ((1-duty_cycle_b) * tc1_ch1_rc);
	tc_write_ra(TC1, TC1_CHANNEL1, ra);
  401e90:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401f14 <tc1_ch1_waveform_start+0x108>
  401e94:	4631      	mov	r1, r6
  401e96:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401e9a:	47c8      	blx	r9
  401e9c:	4f18      	ldr	r7, [pc, #96]	; (401f00 <tc1_ch1_waveform_start+0xf4>)
  401e9e:	4641      	mov	r1, r8
  401ea0:	47b8      	blx	r7
  401ea2:	4e18      	ldr	r6, [pc, #96]	; (401f04 <tc1_ch1_waveform_start+0xf8>)
  401ea4:	47b0      	blx	r6
  401ea6:	4602      	mov	r2, r0
  401ea8:	2101      	movs	r1, #1
  401eaa:	4620      	mov	r0, r4
  401eac:	4b16      	ldr	r3, [pc, #88]	; (401f08 <tc1_ch1_waveform_start+0xfc>)
  401eae:	4798      	blx	r3
	tc_write_rb(TC1, TC1_CHANNEL1, rb);
  401eb0:	4629      	mov	r1, r5
  401eb2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401eb6:	47c8      	blx	r9
  401eb8:	4641      	mov	r1, r8
  401eba:	47b8      	blx	r7
  401ebc:	47b0      	blx	r6
  401ebe:	4602      	mov	r2, r0
  401ec0:	2101      	movs	r1, #1
  401ec2:	4620      	mov	r0, r4
  401ec4:	4b11      	ldr	r3, [pc, #68]	; (401f0c <tc1_ch1_waveform_start+0x100>)
  401ec6:	4798      	blx	r3
	tc_start(TC1, TC1_CHANNEL1);	
  401ec8:	2101      	movs	r1, #1
  401eca:	4620      	mov	r0, r4
  401ecc:	4b10      	ldr	r3, [pc, #64]	; (401f10 <tc1_ch1_waveform_start+0x104>)
  401ece:	4798      	blx	r3
  401ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ed4:	00408605 	.word	0x00408605
  401ed8:	004085c9 	.word	0x004085c9
  401edc:	00405095 	.word	0x00405095
  401ee0:	0040557d 	.word	0x0040557d
  401ee4:	40014000 	.word	0x40014000
  401ee8:	0909c403 	.word	0x0909c403
  401eec:	004009cd 	.word	0x004009cd
  401ef0:	000e4e1c 	.word	0x000e4e1c
  401ef4:	2000bda8 	.word	0x2000bda8
  401ef8:	004009fd 	.word	0x004009fd
  401efc:	004081dd 	.word	0x004081dd
  401f00:	0040828d 	.word	0x0040828d
  401f04:	00408665 	.word	0x00408665
  401f08:	004009ed 	.word	0x004009ed
  401f0c:	004009f5 	.word	0x004009f5
  401f10:	004009e5 	.word	0x004009e5
  401f14:	00408079 	.word	0x00408079

00401f18 <tc1_ch1a_set_duty_cycle>:
}

/** Set duty cycle for TIOA4 waveform */
void tc1_ch1a_set_duty_cycle(float duty_cycle)
{
  401f18:	b538      	push	{r3, r4, r5, lr}
  401f1a:	4604      	mov	r4, r0
	if(duty_cycle > 1)
  401f1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401f20:	4b10      	ldr	r3, [pc, #64]	; (401f64 <tc1_ch1a_set_duty_cycle+0x4c>)
  401f22:	4798      	blx	r3
  401f24:	b930      	cbnz	r0, 401f34 <tc1_ch1a_set_duty_cycle+0x1c>
		duty_cycle = 1;
	else if(duty_cycle < 0)
  401f26:	2100      	movs	r1, #0
  401f28:	4620      	mov	r0, r4
  401f2a:	4b0f      	ldr	r3, [pc, #60]	; (401f68 <tc1_ch1a_set_duty_cycle+0x50>)
  401f2c:	4798      	blx	r3
  401f2e:	b118      	cbz	r0, 401f38 <tc1_ch1a_set_duty_cycle+0x20>
		duty_cycle = 0;
  401f30:	2400      	movs	r4, #0
  401f32:	e001      	b.n	401f38 <tc1_ch1a_set_duty_cycle+0x20>

/** Set duty cycle for TIOA4 waveform */
void tc1_ch1a_set_duty_cycle(float duty_cycle)
{
	if(duty_cycle > 1)
		duty_cycle = 1;
  401f34:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
	else if(duty_cycle < 0)
		duty_cycle = 0;
	
	uint32_t ra;
	ra = ((1-duty_cycle) * tc1_ch1_rc);
  401f38:	4b0c      	ldr	r3, [pc, #48]	; (401f6c <tc1_ch1a_set_duty_cycle+0x54>)
	tc_write_ra(TC1, TC1_CHANNEL1, ra);	
  401f3a:	6818      	ldr	r0, [r3, #0]
  401f3c:	4b0c      	ldr	r3, [pc, #48]	; (401f70 <tc1_ch1a_set_duty_cycle+0x58>)
  401f3e:	4798      	blx	r3
  401f40:	4605      	mov	r5, r0
  401f42:	4621      	mov	r1, r4
  401f44:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401f48:	4b0a      	ldr	r3, [pc, #40]	; (401f74 <tc1_ch1a_set_duty_cycle+0x5c>)
  401f4a:	4798      	blx	r3
  401f4c:	4601      	mov	r1, r0
  401f4e:	4628      	mov	r0, r5
  401f50:	4b09      	ldr	r3, [pc, #36]	; (401f78 <tc1_ch1a_set_duty_cycle+0x60>)
  401f52:	4798      	blx	r3
  401f54:	4b09      	ldr	r3, [pc, #36]	; (401f7c <tc1_ch1a_set_duty_cycle+0x64>)
  401f56:	4798      	blx	r3
  401f58:	4602      	mov	r2, r0
  401f5a:	2101      	movs	r1, #1
  401f5c:	4808      	ldr	r0, [pc, #32]	; (401f80 <tc1_ch1a_set_duty_cycle+0x68>)
  401f5e:	4b09      	ldr	r3, [pc, #36]	; (401f84 <tc1_ch1a_set_duty_cycle+0x6c>)
  401f60:	4798      	blx	r3
  401f62:	bd38      	pop	{r3, r4, r5, pc}
  401f64:	00408605 	.word	0x00408605
  401f68:	004085c9 	.word	0x004085c9
  401f6c:	2000bda8 	.word	0x2000bda8
  401f70:	004081dd 	.word	0x004081dd
  401f74:	00408079 	.word	0x00408079
  401f78:	0040828d 	.word	0x0040828d
  401f7c:	00408665 	.word	0x00408665
  401f80:	40014000 	.word	0x40014000
  401f84:	004009ed 	.word	0x004009ed

00401f88 <tc1_ch1b_set_duty_cycle>:
}

/** Set duty cycle for TIOB4 waveform */
void tc1_ch1b_set_duty_cycle(float duty_cycle)
{
  401f88:	b538      	push	{r3, r4, r5, lr}
  401f8a:	4604      	mov	r4, r0
	if(duty_cycle > 1)
  401f8c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401f90:	4b10      	ldr	r3, [pc, #64]	; (401fd4 <tc1_ch1b_set_duty_cycle+0x4c>)
  401f92:	4798      	blx	r3
  401f94:	b930      	cbnz	r0, 401fa4 <tc1_ch1b_set_duty_cycle+0x1c>
		duty_cycle = 1;
	else if(duty_cycle < 0)
  401f96:	2100      	movs	r1, #0
  401f98:	4620      	mov	r0, r4
  401f9a:	4b0f      	ldr	r3, [pc, #60]	; (401fd8 <tc1_ch1b_set_duty_cycle+0x50>)
  401f9c:	4798      	blx	r3
  401f9e:	b118      	cbz	r0, 401fa8 <tc1_ch1b_set_duty_cycle+0x20>
		duty_cycle = 0;
  401fa0:	2400      	movs	r4, #0
  401fa2:	e001      	b.n	401fa8 <tc1_ch1b_set_duty_cycle+0x20>

/** Set duty cycle for TIOB4 waveform */
void tc1_ch1b_set_duty_cycle(float duty_cycle)
{
	if(duty_cycle > 1)
		duty_cycle = 1;
  401fa4:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
	else if(duty_cycle < 0)
		duty_cycle = 0;
	
	uint32_t rb;
	rb = ((1-duty_cycle) * tc1_ch1_rc);
  401fa8:	4b0c      	ldr	r3, [pc, #48]	; (401fdc <tc1_ch1b_set_duty_cycle+0x54>)
	tc_write_rb(TC1, TC1_CHANNEL1, rb);	
  401faa:	6818      	ldr	r0, [r3, #0]
  401fac:	4b0c      	ldr	r3, [pc, #48]	; (401fe0 <tc1_ch1b_set_duty_cycle+0x58>)
  401fae:	4798      	blx	r3
  401fb0:	4605      	mov	r5, r0
  401fb2:	4621      	mov	r1, r4
  401fb4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401fb8:	4b0a      	ldr	r3, [pc, #40]	; (401fe4 <tc1_ch1b_set_duty_cycle+0x5c>)
  401fba:	4798      	blx	r3
  401fbc:	4601      	mov	r1, r0
  401fbe:	4628      	mov	r0, r5
  401fc0:	4b09      	ldr	r3, [pc, #36]	; (401fe8 <tc1_ch1b_set_duty_cycle+0x60>)
  401fc2:	4798      	blx	r3
  401fc4:	4b09      	ldr	r3, [pc, #36]	; (401fec <tc1_ch1b_set_duty_cycle+0x64>)
  401fc6:	4798      	blx	r3
  401fc8:	4602      	mov	r2, r0
  401fca:	2101      	movs	r1, #1
  401fcc:	4808      	ldr	r0, [pc, #32]	; (401ff0 <tc1_ch1b_set_duty_cycle+0x68>)
  401fce:	4b09      	ldr	r3, [pc, #36]	; (401ff4 <tc1_ch1b_set_duty_cycle+0x6c>)
  401fd0:	4798      	blx	r3
  401fd2:	bd38      	pop	{r3, r4, r5, pc}
  401fd4:	00408605 	.word	0x00408605
  401fd8:	004085c9 	.word	0x004085c9
  401fdc:	2000bda8 	.word	0x2000bda8
  401fe0:	004081dd 	.word	0x004081dd
  401fe4:	00408079 	.word	0x00408079
  401fe8:	0040828d 	.word	0x0040828d
  401fec:	00408665 	.word	0x00408665
  401ff0:	40014000 	.word	0x40014000
  401ff4:	004009f5 	.word	0x004009f5

00401ff8 <servos_propeller1_start>:

/** Start the servo motors for propeller 1
  * Servo starting positions are extreme left, which corresponds to a duty cycle of 1ms or 5% of the 50Hz PWM.  
 */
void servos_propeller1_start(void)
{
  401ff8:	b508      	push	{r3, lr}
	tc1_ch1_waveform_start(SERVO_PWM_FREQUENCY,INNER_SERVO_STARTING_DC,OUTER_SERVO_STARTING_DC);
  401ffa:	4903      	ldr	r1, [pc, #12]	; (402008 <servos_propeller1_start+0x10>)
  401ffc:	460a      	mov	r2, r1
  401ffe:	2032      	movs	r0, #50	; 0x32
  402000:	4b02      	ldr	r3, [pc, #8]	; (40200c <servos_propeller1_start+0x14>)
  402002:	4798      	blx	r3
  402004:	bd08      	pop	{r3, pc}
  402006:	bf00      	nop
  402008:	3d99999a 	.word	0x3d99999a
  40200c:	00401e0d 	.word	0x00401e0d

00402010 <servos_propeller1_inner_set_position>:
  *
  * Servo position is encoded in the PWM duty cycle. The servo have a position from 
  * 0-180 deg, which is encoded as a duty cycle between 1-2ms or 5-10%.
 */
void servos_propeller1_inner_set_position(uint8_t deg)
{
  402010:	b510      	push	{r4, lr}
	// Servo max rotation is 180 deg.
	if(deg > 180)
		deg = 180;
		
	float duty_cycle = SMALL_SERVO_DC_MIN + deg*SMALL_SERVO_DEG_PER_PCT_DC;
	tc1_ch1a_set_duty_cycle(duty_cycle);
  402012:	28b4      	cmp	r0, #180	; 0xb4
  402014:	bf28      	it	cs
  402016:	20b4      	movcs	r0, #180	; 0xb4
  402018:	4b0d      	ldr	r3, [pc, #52]	; (402050 <servos_propeller1_inner_set_position+0x40>)
  40201a:	4798      	blx	r3
  40201c:	a30a      	add	r3, pc, #40	; (adr r3, 402048 <servos_propeller1_inner_set_position+0x38>)
  40201e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402022:	4c0c      	ldr	r4, [pc, #48]	; (402054 <servos_propeller1_inner_set_position+0x44>)
  402024:	47a0      	blx	r4
  402026:	2200      	movs	r2, #0
  402028:	4b0b      	ldr	r3, [pc, #44]	; (402058 <servos_propeller1_inner_set_position+0x48>)
  40202a:	4c0c      	ldr	r4, [pc, #48]	; (40205c <servos_propeller1_inner_set_position+0x4c>)
  40202c:	47a0      	blx	r4
  40202e:	a306      	add	r3, pc, #24	; (adr r3, 402048 <servos_propeller1_inner_set_position+0x38>)
  402030:	e9d3 2300 	ldrd	r2, r3, [r3]
  402034:	4c0a      	ldr	r4, [pc, #40]	; (402060 <servos_propeller1_inner_set_position+0x50>)
  402036:	47a0      	blx	r4
  402038:	4b0a      	ldr	r3, [pc, #40]	; (402064 <servos_propeller1_inner_set_position+0x54>)
  40203a:	4798      	blx	r3
  40203c:	4b0a      	ldr	r3, [pc, #40]	; (402068 <servos_propeller1_inner_set_position+0x58>)
  40203e:	4798      	blx	r3
  402040:	bd10      	pop	{r4, pc}
  402042:	bf00      	nop
  402044:	f3af 8000 	nop.w
  402048:	9999999a 	.word	0x9999999a
  40204c:	3fa99999 	.word	0x3fa99999
  402050:	00407965 	.word	0x00407965
  402054:	00407a31 	.word	0x00407a31
  402058:	40668000 	.word	0x40668000
  40205c:	00407c85 	.word	0x00407c85
  402060:	004076cd 	.word	0x004076cd
  402064:	00407fd1 	.word	0x00407fd1
  402068:	00401f19 	.word	0x00401f19
  40206c:	00000000 	.word	0x00000000

00402070 <servos_propeller1_outer_set_position>:
  *
  * Servo position is encoded in the PWM duty cycle. The servo has a position from 
  * 0-180 deg, which is encoded as a duty cycle between 1-2ms or 5-10%.
 */
void servos_propeller1_outer_set_position(uint8_t deg)
{
  402070:	b510      	push	{r4, lr}
	// Servo max rotation is 90 deg.
	if(deg > 180)
		deg = 180;
		
	float duty_cycle = LARGE_SERVO_DC_MIN + deg*LARGE_SERVO_DEG_PER_PCT_DC;
	tc1_ch1b_set_duty_cycle(duty_cycle);
  402072:	28b4      	cmp	r0, #180	; 0xb4
  402074:	bf28      	it	cs
  402076:	20b4      	movcs	r0, #180	; 0xb4
  402078:	4b0d      	ldr	r3, [pc, #52]	; (4020b0 <servos_propeller1_outer_set_position+0x40>)
  40207a:	4798      	blx	r3
  40207c:	a30a      	add	r3, pc, #40	; (adr r3, 4020a8 <servos_propeller1_outer_set_position+0x38>)
  40207e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402082:	4c0c      	ldr	r4, [pc, #48]	; (4020b4 <servos_propeller1_outer_set_position+0x44>)
  402084:	47a0      	blx	r4
  402086:	2200      	movs	r2, #0
  402088:	4b0b      	ldr	r3, [pc, #44]	; (4020b8 <servos_propeller1_outer_set_position+0x48>)
  40208a:	4c0c      	ldr	r4, [pc, #48]	; (4020bc <servos_propeller1_outer_set_position+0x4c>)
  40208c:	47a0      	blx	r4
  40208e:	a306      	add	r3, pc, #24	; (adr r3, 4020a8 <servos_propeller1_outer_set_position+0x38>)
  402090:	e9d3 2300 	ldrd	r2, r3, [r3]
  402094:	4c0a      	ldr	r4, [pc, #40]	; (4020c0 <servos_propeller1_outer_set_position+0x50>)
  402096:	47a0      	blx	r4
  402098:	4b0a      	ldr	r3, [pc, #40]	; (4020c4 <servos_propeller1_outer_set_position+0x54>)
  40209a:	4798      	blx	r3
  40209c:	4b0a      	ldr	r3, [pc, #40]	; (4020c8 <servos_propeller1_outer_set_position+0x58>)
  40209e:	4798      	blx	r3
  4020a0:	bd10      	pop	{r4, pc}
  4020a2:	bf00      	nop
  4020a4:	f3af 8000 	nop.w
  4020a8:	9999999a 	.word	0x9999999a
  4020ac:	3fa99999 	.word	0x3fa99999
  4020b0:	00407965 	.word	0x00407965
  4020b4:	00407a31 	.word	0x00407a31
  4020b8:	40668000 	.word	0x40668000
  4020bc:	00407c85 	.word	0x00407c85
  4020c0:	004076cd 	.word	0x004076cd
  4020c4:	00407fd1 	.word	0x00407fd1
  4020c8:	00401f89 	.word	0x00401f89

004020cc <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  4020cc:	280b      	cmp	r0, #11
  4020ce:	d107      	bne.n	4020e0 <chip_isr+0x14>
  4020d0:	2902      	cmp	r1, #2
  4020d2:	d105      	bne.n	4020e0 <chip_isr+0x14>
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
  4020d4:	b508      	push	{r3, lr}
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
		if (gpfIsr) {
  4020d6:	4b03      	ldr	r3, [pc, #12]	; (4020e4 <chip_isr+0x18>)
  4020d8:	681b      	ldr	r3, [r3, #0]
  4020da:	b103      	cbz	r3, 4020de <chip_isr+0x12>
			gpfIsr();
  4020dc:	4798      	blx	r3
  4020de:	bd08      	pop	{r3, pc}
  4020e0:	4770      	bx	lr
  4020e2:	bf00      	nop
  4020e4:	20000b20 	.word	0x20000b20

004020e8 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4020e8:	b148      	cbz	r0, 4020fe <nm_bsp_sleep+0x16>
*	@brief	Sleep in units of mSec
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
  4020ea:	b570      	push	{r4, r5, r6, lr}
  4020ec:	4604      	mov	r4, r0
	while(u32TimeMsec--) {
		delay_ms(1);
  4020ee:	f242 167c 	movw	r6, #8572	; 0x217c
  4020f2:	4d03      	ldr	r5, [pc, #12]	; (402100 <nm_bsp_sleep+0x18>)
  4020f4:	4630      	mov	r0, r6
  4020f6:	47a8      	blx	r5
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4020f8:	3c01      	subs	r4, #1
  4020fa:	d1fb      	bne.n	4020f4 <nm_bsp_sleep+0xc>
  4020fc:	bd70      	pop	{r4, r5, r6, pc}
  4020fe:	4770      	bx	lr
  402100:	20000001 	.word	0x20000001

00402104 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
  402104:	b538      	push	{r3, r4, r5, lr}
	pio_set_pin_low(CONF_WINC_PIN_CHIP_ENABLE);
  402106:	2006      	movs	r0, #6
  402108:	4c08      	ldr	r4, [pc, #32]	; (40212c <nm_bsp_reset+0x28>)
  40210a:	47a0      	blx	r4
	pio_set_pin_low(CONF_WINC_PIN_RESET);
  40210c:	2018      	movs	r0, #24
  40210e:	47a0      	blx	r4
	nm_bsp_sleep(100);
  402110:	2064      	movs	r0, #100	; 0x64
  402112:	4c07      	ldr	r4, [pc, #28]	; (402130 <nm_bsp_reset+0x2c>)
  402114:	47a0      	blx	r4
	pio_set_pin_high(CONF_WINC_PIN_CHIP_ENABLE);
  402116:	2006      	movs	r0, #6
  402118:	4d06      	ldr	r5, [pc, #24]	; (402134 <nm_bsp_reset+0x30>)
  40211a:	47a8      	blx	r5
	nm_bsp_sleep(10);
  40211c:	200a      	movs	r0, #10
  40211e:	47a0      	blx	r4
	pio_set_pin_high(CONF_WINC_PIN_RESET);
  402120:	2018      	movs	r0, #24
  402122:	47a8      	blx	r5
	nm_bsp_sleep(10);
  402124:	200a      	movs	r0, #10
  402126:	47a0      	blx	r4
  402128:	bd38      	pop	{r3, r4, r5, pc}
  40212a:	bf00      	nop
  40212c:	00405079 	.word	0x00405079
  402130:	004020e9 	.word	0x004020e9
  402134:	0040505d 	.word	0x0040505d

00402138 <nm_bsp_init>:
*	@fn		nm_bsp_init
*	@brief	Initialize BSP
*	@return	0 in case of success and -1 in case of failure
*/
sint8 nm_bsp_init(void)
{
  402138:	b538      	push	{r3, r4, r5, lr}
	gpfIsr = NULL;
  40213a:	2200      	movs	r2, #0
  40213c:	4b0e      	ldr	r3, [pc, #56]	; (402178 <nm_bsp_init+0x40>)
  40213e:	601a      	str	r2, [r3, #0]
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
#ifdef __SAM4SD32C__
	pio_configure_pin(CONF_WINC_PIN_RESET, PIO_TYPE_PIO_OUTPUT_0|PIO_PULLUP);
  402140:	4d0e      	ldr	r5, [pc, #56]	; (40217c <nm_bsp_init+0x44>)
  402142:	4629      	mov	r1, r5
  402144:	2018      	movs	r0, #24
  402146:	4c0e      	ldr	r4, [pc, #56]	; (402180 <nm_bsp_init+0x48>)
  402148:	47a0      	blx	r4
	pio_configure_pin(CONF_WINC_PIN_CHIP_ENABLE, PIO_TYPE_PIO_OUTPUT_0|PIO_PULLUP);
  40214a:	4629      	mov	r1, r5
  40214c:	2006      	movs	r0, #6
  40214e:	47a0      	blx	r4
	pio_configure_pin(CONF_WINC_PIN_WAKE, PIO_TYPE_PIO_OUTPUT_0|PIO_PULLUP);
  402150:	4629      	mov	r1, r5
  402152:	2019      	movs	r0, #25
  402154:	47a0      	blx	r4
	pio_configure_pin(CONF_WINC_SPI_CS_GPIO, PIO_DEFAULT|PIO_PULLUP);
  402156:	2101      	movs	r1, #1
  402158:	200b      	movs	r0, #11
  40215a:	47a0      	blx	r4
	pio_set_pin_high(CONF_WINC_SPI_CS_GPIO);
  40215c:	200b      	movs	r0, #11
  40215e:	4b09      	ldr	r3, [pc, #36]	; (402184 <nm_bsp_init+0x4c>)
  402160:	4798      	blx	r3

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  402162:	4b09      	ldr	r3, [pc, #36]	; (402188 <nm_bsp_init+0x50>)
  402164:	681b      	ldr	r3, [r3, #0]
  402166:	f013 0f01 	tst.w	r3, #1
  40216a:	bf1c      	itt	ne
  40216c:	4b06      	ldrne	r3, [pc, #24]	; (402188 <nm_bsp_init+0x50>)
  40216e:	681b      	ldrne	r3, [r3, #0]
	    delay_init();
    }

	/* Perform chip reset. */
	nm_bsp_reset();
  402170:	4b06      	ldr	r3, [pc, #24]	; (40218c <nm_bsp_init+0x54>)
  402172:	4798      	blx	r3

	return 0;
}
  402174:	2000      	movs	r0, #0
  402176:	bd38      	pop	{r3, r4, r5, pc}
  402178:	20000b20 	.word	0x20000b20
  40217c:	30000001 	.word	0x30000001
  402180:	00405095 	.word	0x00405095
  402184:	0040505d 	.word	0x0040505d
  402188:	e000e010 	.word	0xe000e010
  40218c:	00402105 	.word	0x00402105

00402190 <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  402190:	b510      	push	{r4, lr}
	gpfIsr = pfIsr;
  402192:	4b11      	ldr	r3, [pc, #68]	; (4021d8 <nm_bsp_register_isr+0x48>)
  402194:	6018      	str	r0, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402196:	200b      	movs	r0, #11
  402198:	4b10      	ldr	r3, [pc, #64]	; (4021dc <nm_bsp_register_isr+0x4c>)
  40219a:	4798      	blx	r3

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	sysclk_enable_peripheral_clock(CONF_WINC_SPI_INT_PIO_ID);
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  40219c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4021a0:	2001      	movs	r0, #1
  4021a2:	4b0f      	ldr	r3, [pc, #60]	; (4021e0 <nm_bsp_register_isr+0x50>)
  4021a4:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  4021a6:	4c0f      	ldr	r4, [pc, #60]	; (4021e4 <nm_bsp_register_isr+0x54>)
  4021a8:	2201      	movs	r2, #1
  4021aa:	2102      	movs	r1, #2
  4021ac:	4620      	mov	r0, r4
  4021ae:	4b0e      	ldr	r3, [pc, #56]	; (4021e8 <nm_bsp_register_isr+0x58>)
  4021b0:	4798      	blx	r3
//	pio_set_debounce_filter(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, 10);
	pio_handler_set_pin(CONF_WINC_SPI_INT_PIN, PIO_IT_LOW_LEVEL, chip_isr);
  4021b2:	4a0e      	ldr	r2, [pc, #56]	; (4021ec <nm_bsp_register_isr+0x5c>)
  4021b4:	2110      	movs	r1, #16
  4021b6:	2001      	movs	r0, #1
  4021b8:	4b0d      	ldr	r3, [pc, #52]	; (4021f0 <nm_bsp_register_isr+0x60>)
  4021ba:	4798      	blx	r3
	pio_get_interrupt_status(CONF_WINC_SPI_INT_PIO);
  4021bc:	4620      	mov	r0, r4
  4021be:	4b0d      	ldr	r3, [pc, #52]	; (4021f4 <nm_bsp_register_isr+0x64>)
  4021c0:	4798      	blx	r3
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4021c2:	2102      	movs	r1, #2
  4021c4:	4620      	mov	r0, r4
  4021c6:	4b0c      	ldr	r3, [pc, #48]	; (4021f8 <nm_bsp_register_isr+0x68>)
  4021c8:	4798      	blx	r3
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  4021ca:	2200      	movs	r2, #0
  4021cc:	210b      	movs	r1, #11
  4021ce:	4620      	mov	r0, r4
  4021d0:	4b0a      	ldr	r3, [pc, #40]	; (4021fc <nm_bsp_register_isr+0x6c>)
  4021d2:	4798      	blx	r3
  4021d4:	bd10      	pop	{r4, pc}
  4021d6:	bf00      	nop
  4021d8:	20000b20 	.word	0x20000b20
  4021dc:	0040557d 	.word	0x0040557d
  4021e0:	00405095 	.word	0x00405095
  4021e4:	400e0e00 	.word	0x400e0e00
  4021e8:	00404f09 	.word	0x00404f09
  4021ec:	004020cd 	.word	0x004020cd
  4021f0:	0040538d 	.word	0x0040538d
  4021f4:	00405039 	.word	0x00405039
  4021f8:	00405031 	.word	0x00405031
  4021fc:	00405411 	.word	0x00405411

00402200 <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  402200:	b510      	push	{r4, lr}
	if (u8Enable) {
  402202:	b140      	cbz	r0, 402216 <nm_bsp_interrupt_ctrl+0x16>
		pio_get_interrupt_status(CONF_WINC_SPI_INT_PIO);
  402204:	4c06      	ldr	r4, [pc, #24]	; (402220 <nm_bsp_interrupt_ctrl+0x20>)
  402206:	4620      	mov	r0, r4
  402208:	4b06      	ldr	r3, [pc, #24]	; (402224 <nm_bsp_interrupt_ctrl+0x24>)
  40220a:	4798      	blx	r3
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  40220c:	2102      	movs	r1, #2
  40220e:	4620      	mov	r0, r4
  402210:	4b05      	ldr	r3, [pc, #20]	; (402228 <nm_bsp_interrupt_ctrl+0x28>)
  402212:	4798      	blx	r3
  402214:	bd10      	pop	{r4, pc}
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  402216:	2102      	movs	r1, #2
  402218:	4801      	ldr	r0, [pc, #4]	; (402220 <nm_bsp_interrupt_ctrl+0x20>)
  40221a:	4b04      	ldr	r3, [pc, #16]	; (40222c <nm_bsp_interrupt_ctrl+0x2c>)
  40221c:	4798      	blx	r3
  40221e:	bd10      	pop	{r4, pc}
  402220:	400e0e00 	.word	0x400e0e00
  402224:	00405039 	.word	0x00405039
  402228:	00405031 	.word	0x00405031
  40222c:	00405035 	.word	0x00405035

00402230 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
  402230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	sint8 result = M2M_SUCCESS;
#ifdef CONF_WINC_USE_I2C

#elif defined CONF_WINC_USE_SPI
	/* Configure SPI pins. */
	gpio_configure_pin(CONF_WINC_SPI_MISO_GPIO, CONF_WINC_SPI_MISO_FLAGS);
  402232:	4d29      	ldr	r5, [pc, #164]	; (4022d8 <nm_bus_init+0xa8>)
  402234:	4629      	mov	r1, r5
  402236:	200c      	movs	r0, #12
  402238:	4c28      	ldr	r4, [pc, #160]	; (4022dc <nm_bus_init+0xac>)
  40223a:	47a0      	blx	r4
	gpio_configure_pin(CONF_WINC_SPI_MOSI_GPIO, CONF_WINC_SPI_MOSI_FLAGS);
  40223c:	4629      	mov	r1, r5
  40223e:	200d      	movs	r0, #13
  402240:	47a0      	blx	r4
	gpio_configure_pin(CONF_WINC_SPI_CLK_GPIO, CONF_WINC_SPI_CLK_FLAGS);
  402242:	4629      	mov	r1, r5
  402244:	200e      	movs	r0, #14
  402246:	47a0      	blx	r4
	gpio_configure_pin(CONF_WINC_SPI_CS_GPIO, CONF_WINC_SPI_CS_FLAGS);
  402248:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40224c:	200b      	movs	r0, #11
  40224e:	47a0      	blx	r4

	/* Get the PIO instance used for CS. */
	p_pio_cs = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (CONF_WINC_SPI_CS_GPIO >> 5)));
  402250:	4e23      	ldr	r6, [pc, #140]	; (4022e0 <nm_bus_init+0xb0>)
  402252:	4b24      	ldr	r3, [pc, #144]	; (4022e4 <nm_bus_init+0xb4>)
  402254:	6033      	str	r3, [r6, #0]
	SPI_DEASSERT_CS();
  402256:	f44f 6500 	mov.w	r5, #2048	; 0x800
  40225a:	631d      	str	r5, [r3, #48]	; 0x30

	/* Configure SPI module. */
	spi_enable_clock(CONF_WINC_SPI);
  40225c:	4c22      	ldr	r4, [pc, #136]	; (4022e8 <nm_bus_init+0xb8>)
  40225e:	4620      	mov	r0, r4
  402260:	4b22      	ldr	r3, [pc, #136]	; (4022ec <nm_bus_init+0xbc>)
  402262:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  402264:	2302      	movs	r3, #2
  402266:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  402268:	2380      	movs	r3, #128	; 0x80
  40226a:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40226c:	6863      	ldr	r3, [r4, #4]
  40226e:	f043 0301 	orr.w	r3, r3, #1
  402272:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  402274:	6863      	ldr	r3, [r4, #4]
  402276:	f043 0310 	orr.w	r3, r3, #16
  40227a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40227c:	6863      	ldr	r3, [r4, #4]
  40227e:	f023 0302 	bic.w	r3, r3, #2
  402282:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(CONF_WINC_SPI);
#else
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
#endif

	spi_set_clock_polarity(CONF_WINC_SPI,
  402284:	2200      	movs	r2, #0
  402286:	4611      	mov	r1, r2
  402288:	4620      	mov	r0, r4
  40228a:	4b19      	ldr	r3, [pc, #100]	; (4022f0 <nm_bus_init+0xc0>)
  40228c:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  40228e:	2201      	movs	r2, #1
  402290:	2100      	movs	r1, #0
  402292:	4620      	mov	r0, r4
  402294:	4b17      	ldr	r3, [pc, #92]	; (4022f4 <nm_bus_init+0xc4>)
  402296:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402298:	2200      	movs	r2, #0
  40229a:	4611      	mov	r1, r2
  40229c:	4620      	mov	r0, r4
  40229e:	4b16      	ldr	r3, [pc, #88]	; (4022f8 <nm_bus_init+0xc8>)
  4022a0:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  4022a2:	2203      	movs	r2, #3
  4022a4:	2100      	movs	r1, #0
  4022a6:	4620      	mov	r0, r4
  4022a8:	4b14      	ldr	r3, [pc, #80]	; (4022fc <nm_bus_init+0xcc>)
  4022aa:	4798      	blx	r3
			div_ceil(sysclk_get_peripheral_hz(), CONF_WINC_SPI_CLOCK));
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  4022ac:	2300      	movs	r3, #0
  4022ae:	461a      	mov	r2, r3
  4022b0:	4619      	mov	r1, r3
  4022b2:	4620      	mov	r0, r4
  4022b4:	4f12      	ldr	r7, [pc, #72]	; (402300 <nm_bus_init+0xd0>)
  4022b6:	47b8      	blx	r7
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4022b8:	2301      	movs	r3, #1
  4022ba:	6023      	str	r3, [r4, #0]
 *
 * \return PDC registers base for PDC driver to access.
 */
static inline Pdc *spi_get_pdc_base(Spi *p_spi)
{
	return (Pdc *)&(p_spi->SPI_RPR);
  4022bc:	4811      	ldr	r0, [pc, #68]	; (402304 <nm_bus_init+0xd4>)
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);

	/* Get pointer to SPI master PDC register base. */
	g_p_pdc_spi = spi_get_pdc_base(CONF_WINC_SPI);
  4022be:	4b12      	ldr	r3, [pc, #72]	; (402308 <nm_bus_init+0xd8>)
  4022c0:	6018      	str	r0, [r3, #0]
	pdc_disable_transfer(g_p_pdc_spi, PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4022c2:	f240 2102 	movw	r1, #514	; 0x202
  4022c6:	4b11      	ldr	r3, [pc, #68]	; (40230c <nm_bus_init+0xdc>)
  4022c8:	4798      	blx	r3

	nm_bsp_reset();
  4022ca:	4b11      	ldr	r3, [pc, #68]	; (402310 <nm_bus_init+0xe0>)
  4022cc:	4798      	blx	r3
	SPI_DEASSERT_CS();
  4022ce:	6833      	ldr	r3, [r6, #0]
  4022d0:	631d      	str	r5, [r3, #48]	; 0x30
#endif
	return result;
}
  4022d2:	2000      	movs	r0, #0
  4022d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022d6:	bf00      	nop
  4022d8:	08000001 	.word	0x08000001
  4022dc:	00405095 	.word	0x00405095
  4022e0:	2000be34 	.word	0x2000be34
  4022e4:	400e0e00 	.word	0x400e0e00
  4022e8:	40008000 	.word	0x40008000
  4022ec:	00404bf9 	.word	0x00404bf9
  4022f0:	00404c09 	.word	0x00404c09
  4022f4:	00404c29 	.word	0x00404c29
  4022f8:	00404c49 	.word	0x00404c49
  4022fc:	00404c5d 	.word	0x00404c5d
  402300:	00404c85 	.word	0x00404c85
  402304:	40008100 	.word	0x40008100
  402308:	20000b24 	.word	0x20000b24
  40230c:	00404be9 	.word	0x00404be9
  402310:	00402105 	.word	0x00402105

00402314 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  402314:	b510      	push	{r4, lr}
  402316:	b084      	sub	sp, #16
	sint8 s8Ret = 0;
	switch(u8Cmd)
  402318:	2803      	cmp	r0, #3
  40231a:	d12d      	bne.n	402378 <nm_bus_ioctl+0x64>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  40231c:	684b      	ldr	r3, [r1, #4]
  40231e:	890a      	ldrh	r2, [r1, #8]

static sint8 spi_rw(uint8 *pu8Mosi, uint8 *pu8Miso, uint16 u16Sz)
{
	pdc_packet_t pdc_spi_tx_packet, pdc_spi_rx_packet;

	pdc_spi_tx_packet.ul_addr = (uint32_t)pu8Mosi;;
  402320:	6809      	ldr	r1, [r1, #0]
  402322:	9100      	str	r1, [sp, #0]
	pdc_spi_rx_packet.ul_addr = (uint32_t)pu8Miso;
  402324:	9302      	str	r3, [sp, #8]
	pdc_spi_tx_packet.ul_size = u16Sz;
  402326:	9201      	str	r2, [sp, #4]
	pdc_spi_rx_packet.ul_size = u16Sz;
  402328:	9203      	str	r2, [sp, #12]

	if (pu8Miso == 0) {
  40232a:	b913      	cbnz	r3, 402332 <nm_bus_ioctl+0x1e>
		pdc_spi_rx_packet.ul_addr = (uint32_t)0x400000;
  40232c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  402330:	9302      	str	r3, [sp, #8]
	}

	/* Trigger SPI PDC transfer. */
	SPI_ASSERT_CS();
  402332:	4b18      	ldr	r3, [pc, #96]	; (402394 <nm_bus_ioctl+0x80>)
  402334:	681b      	ldr	r3, [r3, #0]
  402336:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40233a:	635a      	str	r2, [r3, #52]	; 0x34
	pdc_tx_init(g_p_pdc_spi, &pdc_spi_tx_packet, NULL);
  40233c:	4c16      	ldr	r4, [pc, #88]	; (402398 <nm_bus_ioctl+0x84>)
  40233e:	2200      	movs	r2, #0
  402340:	4669      	mov	r1, sp
  402342:	6820      	ldr	r0, [r4, #0]
  402344:	4b15      	ldr	r3, [pc, #84]	; (40239c <nm_bus_ioctl+0x88>)
  402346:	4798      	blx	r3
	pdc_rx_init(g_p_pdc_spi, &pdc_spi_rx_packet, NULL);
  402348:	2200      	movs	r2, #0
  40234a:	a902      	add	r1, sp, #8
  40234c:	6820      	ldr	r0, [r4, #0]
  40234e:	4b14      	ldr	r3, [pc, #80]	; (4023a0 <nm_bus_ioctl+0x8c>)
  402350:	4798      	blx	r3
	g_p_pdc_spi->PERIPH_PTCR = PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN;
  402352:	6821      	ldr	r1, [r4, #0]
  402354:	f240 1301 	movw	r3, #257	; 0x101
  402358:	620b      	str	r3, [r1, #32]
	while ((CONF_WINC_SPI->SPI_SR & SPI_SR_RXBUFF) == 0)
  40235a:	4a12      	ldr	r2, [pc, #72]	; (4023a4 <nm_bus_ioctl+0x90>)
  40235c:	6913      	ldr	r3, [r2, #16]
  40235e:	f013 0f40 	tst.w	r3, #64	; 0x40
  402362:	d0fb      	beq.n	40235c <nm_bus_ioctl+0x48>
		;
	SPI_DEASSERT_CS();
  402364:	4b0b      	ldr	r3, [pc, #44]	; (402394 <nm_bus_ioctl+0x80>)
  402366:	681b      	ldr	r3, [r3, #0]
  402368:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40236c:	631a      	str	r2, [r3, #48]	; 0x30
	g_p_pdc_spi->PERIPH_PTCR = PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS;
  40236e:	f240 2302 	movw	r3, #514	; 0x202
  402372:	620b      	str	r3, [r1, #32]
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  402374:	2000      	movs	r0, #0
		}
		break;
  402376:	e00a      	b.n	40238e <nm_bus_ioctl+0x7a>
#endif
		default:
			s8Ret = -1;
			M2M_ERR("invalide ioclt cmd\n");
  402378:	22d6      	movs	r2, #214	; 0xd6
  40237a:	490b      	ldr	r1, [pc, #44]	; (4023a8 <nm_bus_ioctl+0x94>)
  40237c:	480b      	ldr	r0, [pc, #44]	; (4023ac <nm_bus_ioctl+0x98>)
  40237e:	4c0c      	ldr	r4, [pc, #48]	; (4023b0 <nm_bus_ioctl+0x9c>)
  402380:	47a0      	blx	r4
  402382:	480c      	ldr	r0, [pc, #48]	; (4023b4 <nm_bus_ioctl+0xa0>)
  402384:	47a0      	blx	r4
  402386:	480c      	ldr	r0, [pc, #48]	; (4023b8 <nm_bus_ioctl+0xa4>)
  402388:	47a0      	blx	r4
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
#endif
		default:
			s8Ret = -1;
  40238a:	f04f 30ff 	mov.w	r0, #4294967295
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
  40238e:	b004      	add	sp, #16
  402390:	bd10      	pop	{r4, pc}
  402392:	bf00      	nop
  402394:	2000be34 	.word	0x2000be34
  402398:	20000b24 	.word	0x20000b24
  40239c:	00404bb9 	.word	0x00404bb9
  4023a0:	00404bd1 	.word	0x00404bd1
  4023a4:	40008000 	.word	0x40008000
  4023a8:	00411740 	.word	0x00411740
  4023ac:	00411714 	.word	0x00411714
  4023b0:	00408701 	.word	0x00408701
  4023b4:	00411728 	.word	0x00411728
  4023b8:	0041173c 	.word	0x0041173c

004023bc <nm_bus_deinit>:
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
	return M2M_SUCCESS;
}
  4023bc:	2000      	movs	r0, #0
  4023be:	4770      	bx	lr

004023c0 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  4023c0:	b13a      	cbz	r2, 4023d2 <m2m_memcpy+0x12>
  4023c2:	3901      	subs	r1, #1
  4023c4:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  4023c6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4023ca:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  4023ce:	4290      	cmp	r0, r2
  4023d0:	d1f9      	bne.n	4023c6 <m2m_memcpy+0x6>
  4023d2:	4770      	bx	lr

004023d4 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  4023d4:	b122      	cbz	r2, 4023e0 <m2m_memset+0xc>
  4023d6:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  4023d8:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  4023dc:	4290      	cmp	r0, r2
  4023de:	d1fb      	bne.n	4023d8 <m2m_memset+0x4>
  4023e0:	4770      	bx	lr
  4023e2:	bf00      	nop

004023e4 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  4023e4:	4770      	bx	lr
  4023e6:	bf00      	nop

004023e8 <hif_set_rx_done>:
	{
		taskYIELD();
	}
}
static sint8 hif_set_rx_done(void)
{
  4023e8:	b510      	push	{r4, lr}
  4023ea:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4023ec:	a901      	add	r1, sp, #4
  4023ee:	f241 0070 	movw	r0, #4208	; 0x1070
  4023f2:	4b0a      	ldr	r3, [pc, #40]	; (40241c <hif_set_rx_done+0x34>)
  4023f4:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4023f6:	4604      	mov	r4, r0
  4023f8:	b960      	cbnz	r0, 402414 <hif_set_rx_done+0x2c>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
  4023fa:	9901      	ldr	r1, [sp, #4]
  4023fc:	f041 0102 	orr.w	r1, r1, #2
  402400:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  402402:	f241 0070 	movw	r0, #4208	; 0x1070
  402406:	4b06      	ldr	r3, [pc, #24]	; (402420 <hif_set_rx_done+0x38>)
  402408:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  40240a:	4604      	mov	r4, r0
  40240c:	b910      	cbnz	r0, 402414 <hif_set_rx_done+0x2c>
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
  40240e:	2001      	movs	r0, #1
  402410:	4b04      	ldr	r3, [pc, #16]	; (402424 <hif_set_rx_done+0x3c>)
  402412:	4798      	blx	r3
#endif
ERR1:
	return ret;

}
  402414:	4620      	mov	r0, r4
  402416:	b002      	add	sp, #8
  402418:	bd10      	pop	{r4, pc}
  40241a:	bf00      	nop
  40241c:	00403539 	.word	0x00403539
  402420:	00403545 	.word	0x00403545
  402424:	00402201 	.word	0x00402201

00402428 <isr>:
tpfHifCallBack pfSigmaCb = NULL;
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
  402428:	b538      	push	{r3, r4, r5, lr}
	static portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
	
	xSemaphoreGiveFromISR(xWINC_Semaphore_handle, &xHigherPriorityTaskWoken);
  40242a:	4c0b      	ldr	r4, [pc, #44]	; (402458 <isr+0x30>)
  40242c:	2300      	movs	r3, #0
  40242e:	4622      	mov	r2, r4
  402430:	4619      	mov	r1, r3
  402432:	480a      	ldr	r0, [pc, #40]	; (40245c <isr+0x34>)
  402434:	6800      	ldr	r0, [r0, #0]
  402436:	4d0a      	ldr	r5, [pc, #40]	; (402460 <isr+0x38>)
  402438:	47a8      	blx	r5
	gu8Interrupt++;
  40243a:	4a0a      	ldr	r2, [pc, #40]	; (402464 <isr+0x3c>)
  40243c:	7813      	ldrb	r3, [r2, #0]
  40243e:	3301      	adds	r3, #1
  402440:	b2db      	uxtb	r3, r3
  402442:	7013      	strb	r3, [r2, #0]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
  402444:	2000      	movs	r0, #0
  402446:	4b08      	ldr	r3, [pc, #32]	; (402468 <isr+0x40>)
  402448:	4798      	blx	r3
#endif
	
	if (xHigherPriorityTaskWoken == pdTRUE)
  40244a:	6823      	ldr	r3, [r4, #0]
  40244c:	2b01      	cmp	r3, #1
  40244e:	d101      	bne.n	402454 <isr+0x2c>
	{
		taskYIELD();
  402450:	4b06      	ldr	r3, [pc, #24]	; (40246c <isr+0x44>)
  402452:	4798      	blx	r3
  402454:	bd38      	pop	{r3, r4, r5, pc}
  402456:	bf00      	nop
  402458:	20000b34 	.word	0x20000b34
  40245c:	2000bdc0 	.word	0x2000bdc0
  402460:	00405f0d 	.word	0x00405f0d
  402464:	20000b30 	.word	0x20000b30
  402468:	00402201 	.word	0x00402201
  40246c:	00405989 	.word	0x00405989

00402470 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  402470:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  402472:	4b11      	ldr	r3, [pc, #68]	; (4024b8 <hif_chip_wake+0x48>)
  402474:	781b      	ldrb	r3, [r3, #0]
  402476:	f013 0fff 	tst.w	r3, #255	; 0xff
  40247a:	d115      	bne.n	4024a8 <hif_chip_wake+0x38>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  40247c:	4b0f      	ldr	r3, [pc, #60]	; (4024bc <hif_chip_wake+0x4c>)
  40247e:	781b      	ldrb	r3, [r3, #0]
  402480:	b2db      	uxtb	r3, r3
  402482:	2b03      	cmp	r3, #3
  402484:	d004      	beq.n	402490 <hif_chip_wake+0x20>
  402486:	4b0d      	ldr	r3, [pc, #52]	; (4024bc <hif_chip_wake+0x4c>)
  402488:	781b      	ldrb	r3, [r3, #0]
  40248a:	b2db      	uxtb	r3, r3
  40248c:	2b04      	cmp	r3, #4
  40248e:	d10b      	bne.n	4024a8 <hif_chip_wake+0x38>
		{
			ret = nm_clkless_wake();
  402490:	4b0b      	ldr	r3, [pc, #44]	; (4024c0 <hif_chip_wake+0x50>)
  402492:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402494:	4603      	mov	r3, r0
  402496:	b968      	cbnz	r0, 4024b4 <hif_chip_wake+0x44>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  402498:	f245 6178 	movw	r1, #22136	; 0x5678
  40249c:	f241 0074 	movw	r0, #4212	; 0x1074
  4024a0:	4b08      	ldr	r3, [pc, #32]	; (4024c4 <hif_chip_wake+0x54>)
  4024a2:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4024a4:	4603      	mov	r3, r0
  4024a6:	b928      	cbnz	r0, 4024b4 <hif_chip_wake+0x44>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  4024a8:	4a03      	ldr	r2, [pc, #12]	; (4024b8 <hif_chip_wake+0x48>)
  4024aa:	7813      	ldrb	r3, [r2, #0]
  4024ac:	3301      	adds	r3, #1
  4024ae:	b2db      	uxtb	r3, r3
  4024b0:	7013      	strb	r3, [r2, #0]
  4024b2:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  4024b4:	4618      	mov	r0, r3
  4024b6:	bd08      	pop	{r3, pc}
  4024b8:	20000b50 	.word	0x20000b50
  4024bc:	20000b40 	.word	0x20000b40
  4024c0:	004030c1 	.word	0x004030c1
  4024c4:	00403545 	.word	0x00403545

004024c8 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
  4024c8:	b500      	push	{lr}
  4024ca:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  4024cc:	4b1d      	ldr	r3, [pc, #116]	; (402544 <hif_chip_sleep+0x7c>)
  4024ce:	781b      	ldrb	r3, [r3, #0]
  4024d0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4024d4:	d004      	beq.n	4024e0 <hif_chip_sleep+0x18>
	{
		gu8ChipSleep--;
  4024d6:	4a1b      	ldr	r2, [pc, #108]	; (402544 <hif_chip_sleep+0x7c>)
  4024d8:	7813      	ldrb	r3, [r2, #0]
  4024da:	3b01      	subs	r3, #1
  4024dc:	b2db      	uxtb	r3, r3
  4024de:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  4024e0:	4b18      	ldr	r3, [pc, #96]	; (402544 <hif_chip_sleep+0x7c>)
  4024e2:	781b      	ldrb	r3, [r3, #0]
  4024e4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4024e8:	d125      	bne.n	402536 <hif_chip_sleep+0x6e>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  4024ea:	4b17      	ldr	r3, [pc, #92]	; (402548 <hif_chip_sleep+0x80>)
  4024ec:	781b      	ldrb	r3, [r3, #0]
  4024ee:	b2db      	uxtb	r3, r3
  4024f0:	2b03      	cmp	r3, #3
  4024f2:	d004      	beq.n	4024fe <hif_chip_sleep+0x36>
  4024f4:	4b14      	ldr	r3, [pc, #80]	; (402548 <hif_chip_sleep+0x80>)
  4024f6:	781b      	ldrb	r3, [r3, #0]
  4024f8:	b2db      	uxtb	r3, r3
  4024fa:	2b04      	cmp	r3, #4
  4024fc:	d11d      	bne.n	40253a <hif_chip_sleep+0x72>
		{
			uint32 reg = 0;
  4024fe:	2300      	movs	r3, #0
  402500:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  402502:	f244 3121 	movw	r1, #17185	; 0x4321
  402506:	f241 0074 	movw	r0, #4212	; 0x1074
  40250a:	4b10      	ldr	r3, [pc, #64]	; (40254c <hif_chip_sleep+0x84>)
  40250c:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40250e:	4603      	mov	r3, r0
  402510:	b9a0      	cbnz	r0, 40253c <hif_chip_sleep+0x74>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
  402512:	a901      	add	r1, sp, #4
  402514:	2001      	movs	r0, #1
  402516:	4b0e      	ldr	r3, [pc, #56]	; (402550 <hif_chip_sleep+0x88>)
  402518:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40251a:	4603      	mov	r3, r0
  40251c:	b970      	cbnz	r0, 40253c <hif_chip_sleep+0x74>
			if(reg&0x2)
  40251e:	9901      	ldr	r1, [sp, #4]
  402520:	f011 0f02 	tst.w	r1, #2
  402524:	d00a      	beq.n	40253c <hif_chip_sleep+0x74>
			{
				reg &=~(1 << 1);
  402526:	f021 0102 	bic.w	r1, r1, #2
  40252a:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  40252c:	2001      	movs	r0, #1
  40252e:	4b07      	ldr	r3, [pc, #28]	; (40254c <hif_chip_sleep+0x84>)
  402530:	4798      	blx	r3
  402532:	4603      	mov	r3, r0
  402534:	e002      	b.n	40253c <hif_chip_sleep+0x74>
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;
  402536:	2300      	movs	r3, #0
  402538:	e000      	b.n	40253c <hif_chip_sleep+0x74>
  40253a:	2300      	movs	r3, #0
		{
		}
	}
ERR1:
	return ret;
}
  40253c:	4618      	mov	r0, r3
  40253e:	b003      	add	sp, #12
  402540:	f85d fb04 	ldr.w	pc, [sp], #4
  402544:	20000b50 	.word	0x20000b50
  402548:	20000b40 	.word	0x20000b40
  40254c:	00403545 	.word	0x00403545
  402550:	00403539 	.word	0x00403539

00402554 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  402554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402558:	b087      	sub	sp, #28
  40255a:	4680      	mov	r8, r0
  40255c:	460f      	mov	r7, r1
  40255e:	4692      	mov	sl, r2
  402560:	4699      	mov	r9, r3
  402562:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402564:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  402568:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  40256c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  402570:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  402574:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  402578:	2308      	movs	r3, #8
  40257a:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  40257e:	b144      	cbz	r4, 402592 <hif_send+0x3e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  402580:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402584:	fa16 f383 	uxtah	r3, r6, r3
  402588:	442b      	add	r3, r5
  40258a:	b29b      	uxth	r3, r3
  40258c:	f8ad 3016 	strh.w	r3, [sp, #22]
  402590:	e006      	b.n	4025a0 <hif_send+0x4c>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
  402592:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402596:	fa19 f383 	uxtah	r3, r9, r3
  40259a:	b29b      	uxth	r3, r3
  40259c:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	ret = hif_chip_wake();
  4025a0:	4b57      	ldr	r3, [pc, #348]	; (402700 <hif_send+0x1ac>)
  4025a2:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  4025a4:	4683      	mov	fp, r0
  4025a6:	2800      	cmp	r0, #0
  4025a8:	f040 8095 	bne.w	4026d6 <hif_send+0x182>
	{
		volatile uint32 reg, dma_addr = 0;
  4025ac:	2300      	movs	r3, #0
  4025ae:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  4025b0:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  4025b4:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  4025b6:	9b02      	ldr	r3, [sp, #8]
  4025b8:	ea48 0303 	orr.w	r3, r8, r3
  4025bc:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  4025be:	9b02      	ldr	r3, [sp, #8]
  4025c0:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  4025c4:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  4025c6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4025ca:	9b02      	ldr	r3, [sp, #8]
  4025cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4025d0:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  4025d2:	9902      	ldr	r1, [sp, #8]
  4025d4:	f241 008c 	movw	r0, #4236	; 0x108c
  4025d8:	4b4a      	ldr	r3, [pc, #296]	; (402704 <hif_send+0x1b0>)
  4025da:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  4025dc:	4683      	mov	fp, r0
  4025de:	2800      	cmp	r0, #0
  4025e0:	f040 808a 	bne.w	4026f8 <hif_send+0x1a4>


		reg = 0;
  4025e4:	2300      	movs	r3, #0
  4025e6:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  4025e8:	9b02      	ldr	r3, [sp, #8]
  4025ea:	f043 0302 	orr.w	r3, r3, #2
  4025ee:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  4025f0:	9902      	ldr	r1, [sp, #8]
  4025f2:	f241 0078 	movw	r0, #4216	; 0x1078
  4025f6:	4b43      	ldr	r3, [pc, #268]	; (402704 <hif_send+0x1b0>)
  4025f8:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  4025fa:	4683      	mov	fp, r0
  4025fc:	2800      	cmp	r0, #0
  4025fe:	d17b      	bne.n	4026f8 <hif_send+0x1a4>
		dma_addr = 0;
  402600:	2300      	movs	r3, #0
  402602:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  402604:	f8ad 3006 	strh.w	r3, [sp, #6]
  402608:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40260c:	b29b      	uxth	r3, r3
  40260e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402612:	d21e      	bcs.n	402652 <hif_send+0xfe>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  402614:	f241 0878 	movw	r8, #4216	; 0x1078
  402618:	4f3b      	ldr	r7, [pc, #236]	; (402708 <hif_send+0x1b4>)
  40261a:	a902      	add	r1, sp, #8
  40261c:	4640      	mov	r0, r8
  40261e:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  402620:	b9b8      	cbnz	r0, 402652 <hif_send+0xfe>
			if (!(reg & 0x2))
  402622:	9b02      	ldr	r3, [sp, #8]
  402624:	f013 0f02 	tst.w	r3, #2
  402628:	d107      	bne.n	40263a <hif_send+0xe6>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  40262a:	a903      	add	r1, sp, #12
  40262c:	4837      	ldr	r0, [pc, #220]	; (40270c <hif_send+0x1b8>)
  40262e:	4b36      	ldr	r3, [pc, #216]	; (402708 <hif_send+0x1b4>)
  402630:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  402632:	b170      	cbz	r0, 402652 <hif_send+0xfe>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
  402634:	2300      	movs	r3, #0
  402636:	9303      	str	r3, [sp, #12]
  402638:	e00b      	b.n	402652 <hif_send+0xfe>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  40263a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40263e:	3301      	adds	r3, #1
  402640:	b29b      	uxth	r3, r3
  402642:	f8ad 3006 	strh.w	r3, [sp, #6]
  402646:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40264a:	b29b      	uxth	r3, r3
  40264c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402650:	d3e3      	bcc.n	40261a <hif_send+0xc6>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  402652:	9b03      	ldr	r3, [sp, #12]
  402654:	2b00      	cmp	r3, #0
  402656:	d04d      	beq.n	4026f4 <hif_send+0x1a0>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  402658:	9b03      	ldr	r3, [sp, #12]
  40265a:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  40265c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402660:	b29b      	uxth	r3, r3
  402662:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  402666:	9804      	ldr	r0, [sp, #16]
  402668:	2208      	movs	r2, #8
  40266a:	a905      	add	r1, sp, #20
  40266c:	4b28      	ldr	r3, [pc, #160]	; (402710 <hif_send+0x1bc>)
  40266e:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  402670:	4683      	mov	fp, r0
  402672:	2800      	cmp	r0, #0
  402674:	d140      	bne.n	4026f8 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  402676:	9b04      	ldr	r3, [sp, #16]
  402678:	3308      	adds	r3, #8
  40267a:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  40267c:	f1ba 0f00 	cmp.w	sl, #0
  402680:	d00a      	beq.n	402698 <hif_send+0x144>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  402682:	9804      	ldr	r0, [sp, #16]
  402684:	464a      	mov	r2, r9
  402686:	4651      	mov	r1, sl
  402688:	4b21      	ldr	r3, [pc, #132]	; (402710 <hif_send+0x1bc>)
  40268a:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  40268c:	4683      	mov	fp, r0
  40268e:	2800      	cmp	r0, #0
  402690:	d132      	bne.n	4026f8 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  402692:	9b04      	ldr	r3, [sp, #16]
  402694:	444b      	add	r3, r9
  402696:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  402698:	b174      	cbz	r4, 4026b8 <hif_send+0x164>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  40269a:	9b04      	ldr	r3, [sp, #16]
  40269c:	ebc9 0505 	rsb	r5, r9, r5
  4026a0:	441d      	add	r5, r3
  4026a2:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  4026a4:	9804      	ldr	r0, [sp, #16]
  4026a6:	4632      	mov	r2, r6
  4026a8:	4621      	mov	r1, r4
  4026aa:	4b19      	ldr	r3, [pc, #100]	; (402710 <hif_send+0x1bc>)
  4026ac:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  4026ae:	4683      	mov	fp, r0
  4026b0:	bb10      	cbnz	r0, 4026f8 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  4026b2:	9b04      	ldr	r3, [sp, #16]
  4026b4:	441e      	add	r6, r3
  4026b6:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  4026b8:	9b03      	ldr	r3, [sp, #12]
  4026ba:	009b      	lsls	r3, r3, #2
  4026bc:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  4026be:	9b02      	ldr	r3, [sp, #8]
  4026c0:	f043 0302 	orr.w	r3, r3, #2
  4026c4:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  4026c6:	9902      	ldr	r1, [sp, #8]
  4026c8:	f241 006c 	movw	r0, #4204	; 0x106c
  4026cc:	4b0d      	ldr	r3, [pc, #52]	; (402704 <hif_send+0x1b0>)
  4026ce:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  4026d0:	4683      	mov	fp, r0
  4026d2:	b988      	cbnz	r0, 4026f8 <hif_send+0x1a4>
  4026d4:	e00a      	b.n	4026ec <hif_send+0x198>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  4026d6:	f240 12ab 	movw	r2, #427	; 0x1ab
  4026da:	490e      	ldr	r1, [pc, #56]	; (402714 <hif_send+0x1c0>)
  4026dc:	480e      	ldr	r0, [pc, #56]	; (402718 <hif_send+0x1c4>)
  4026de:	4c0f      	ldr	r4, [pc, #60]	; (40271c <hif_send+0x1c8>)
  4026e0:	47a0      	blx	r4
  4026e2:	480f      	ldr	r0, [pc, #60]	; (402720 <hif_send+0x1cc>)
  4026e4:	47a0      	blx	r4
  4026e6:	480f      	ldr	r0, [pc, #60]	; (402724 <hif_send+0x1d0>)
  4026e8:	47a0      	blx	r4
		goto ERR1;
  4026ea:	e005      	b.n	4026f8 <hif_send+0x1a4>
	}
	ret = hif_chip_sleep();
  4026ec:	4b0e      	ldr	r3, [pc, #56]	; (402728 <hif_send+0x1d4>)
  4026ee:	4798      	blx	r3
  4026f0:	4683      	mov	fp, r0
  4026f2:	e001      	b.n	4026f8 <hif_send+0x1a4>
			if(M2M_SUCCESS != ret) goto ERR1;
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
  4026f4:	f06f 0b02 	mvn.w	fp, #2
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
}
  4026f8:	4658      	mov	r0, fp
  4026fa:	b007      	add	sp, #28
  4026fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402700:	00402471 	.word	0x00402471
  402704:	00403545 	.word	0x00403545
  402708:	00403539 	.word	0x00403539
  40270c:	00150400 	.word	0x00150400
  402710:	004035b1 	.word	0x004035b1
  402714:	004119b8 	.word	0x004119b8
  402718:	00411714 	.word	0x00411714
  40271c:	00408701 	.word	0x00408701
  402720:	00411784 	.word	0x00411784
  402724:	0041173c 	.word	0x0041173c
  402728:	004024c9 	.word	0x004024c9

0040272c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  40272c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402730:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  402732:	f8df 92fc 	ldr.w	r9, [pc, #764]	; 402a30 <hif_handle_isr+0x304>
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  402736:	4fa3      	ldr	r7, [pc, #652]	; (4029c4 <hif_handle_isr+0x298>)
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  402738:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 402a34 <hif_handle_isr+0x308>
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  40273c:	4ea2      	ldr	r6, [pc, #648]	; (4029c8 <hif_handle_isr+0x29c>)

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  40273e:	e17b      	b.n	402a38 <hif_handle_isr+0x30c>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
  402740:	f899 3000 	ldrb.w	r3, [r9]
  402744:	3b01      	subs	r3, #1
  402746:	b2db      	uxtb	r3, r3
  402748:	f889 3000 	strb.w	r3, [r9]
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  40274c:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  40274e:	4604      	mov	r4, r0
  402750:	2800      	cmp	r0, #0
  402752:	f040 811a 	bne.w	40298a <hif_handle_isr+0x25e>
	{
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  402756:	a903      	add	r1, sp, #12
  402758:	f241 0070 	movw	r0, #4208	; 0x1070
  40275c:	4b9b      	ldr	r3, [pc, #620]	; (4029cc <hif_handle_isr+0x2a0>)
  40275e:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  402760:	4604      	mov	r4, r0
  402762:	2800      	cmp	r0, #0
  402764:	f040 8106 	bne.w	402974 <hif_handle_isr+0x248>
		{
			if(reg & 0x1)	/* New interrupt has been received */
  402768:	9b03      	ldr	r3, [sp, #12]
  40276a:	f013 0f01 	tst.w	r3, #1
  40276e:	f000 80f5 	beq.w	40295c <hif_handle_isr+0x230>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
  402772:	4b97      	ldr	r3, [pc, #604]	; (4029d0 <hif_handle_isr+0x2a4>)
  402774:	4798      	blx	r3
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
  402776:	9903      	ldr	r1, [sp, #12]
  402778:	f021 0101 	bic.w	r1, r1, #1
  40277c:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  40277e:	f241 0070 	movw	r0, #4208	; 0x1070
  402782:	4b94      	ldr	r3, [pc, #592]	; (4029d4 <hif_handle_isr+0x2a8>)
  402784:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  402786:	4604      	mov	r4, r0
  402788:	2800      	cmp	r0, #0
  40278a:	f040 810e 	bne.w	4029aa <hif_handle_isr+0x27e>
				gu8HifSizeDone = 0;
  40278e:	2200      	movs	r2, #0
  402790:	4b91      	ldr	r3, [pc, #580]	; (4029d8 <hif_handle_isr+0x2ac>)
  402792:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  402794:	9d03      	ldr	r5, [sp, #12]
  402796:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  40279a:	2d00      	cmp	r5, #0
  40279c:	f000 80d1 	beq.w	402942 <hif_handle_isr+0x216>
					uint32 address = 0;
  4027a0:	a906      	add	r1, sp, #24
  4027a2:	f841 2d04 	str.w	r2, [r1, #-4]!
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  4027a6:	f241 0084 	movw	r0, #4228	; 0x1084
  4027aa:	4b88      	ldr	r3, [pc, #544]	; (4029cc <hif_handle_isr+0x2a0>)
  4027ac:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  4027ae:	4604      	mov	r4, r0
  4027b0:	b168      	cbz	r0, 4027ce <hif_handle_isr+0xa2>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  4027b2:	f44f 72ed 	mov.w	r2, #474	; 0x1da
  4027b6:	4641      	mov	r1, r8
  4027b8:	4630      	mov	r0, r6
  4027ba:	4d88      	ldr	r5, [pc, #544]	; (4029dc <hif_handle_isr+0x2b0>)
  4027bc:	47a8      	blx	r5
  4027be:	4888      	ldr	r0, [pc, #544]	; (4029e0 <hif_handle_isr+0x2b4>)
  4027c0:	47a8      	blx	r5
  4027c2:	4888      	ldr	r0, [pc, #544]	; (4029e4 <hif_handle_isr+0x2b8>)
  4027c4:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  4027c6:	2001      	movs	r0, #1
  4027c8:	4b81      	ldr	r3, [pc, #516]	; (4029d0 <hif_handle_isr+0x2a4>)
  4027ca:	4798      	blx	r3
  4027cc:	e0eb      	b.n	4029a6 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  4027ce:	2204      	movs	r2, #4
  4027d0:	a904      	add	r1, sp, #16
  4027d2:	9805      	ldr	r0, [sp, #20]
  4027d4:	4b84      	ldr	r3, [pc, #528]	; (4029e8 <hif_handle_isr+0x2bc>)
  4027d6:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  4027d8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  4027dc:	b29b      	uxth	r3, r3
  4027de:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  4027e2:	4604      	mov	r4, r0
  4027e4:	b168      	cbz	r0, 402802 <hif_handle_isr+0xd6>
					{
						M2M_ERR("(hif) address bus fail\n");
  4027e6:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
  4027ea:	4641      	mov	r1, r8
  4027ec:	4630      	mov	r0, r6
  4027ee:	4d7b      	ldr	r5, [pc, #492]	; (4029dc <hif_handle_isr+0x2b0>)
  4027f0:	47a8      	blx	r5
  4027f2:	487e      	ldr	r0, [pc, #504]	; (4029ec <hif_handle_isr+0x2c0>)
  4027f4:	47a8      	blx	r5
  4027f6:	487b      	ldr	r0, [pc, #492]	; (4029e4 <hif_handle_isr+0x2b8>)
  4027f8:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  4027fa:	2001      	movs	r0, #1
  4027fc:	4b74      	ldr	r3, [pc, #464]	; (4029d0 <hif_handle_isr+0x2a4>)
  4027fe:	4798      	blx	r3
  402800:	e0d1      	b.n	4029a6 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					if(strHif.u16Length != size)
  402802:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402806:	b29b      	uxth	r3, r3
  402808:	429d      	cmp	r5, r3
  40280a:	d01e      	beq.n	40284a <hif_handle_isr+0x11e>
					{
						if((size - strHif.u16Length) > 4)
  40280c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402810:	b29b      	uxth	r3, r3
  402812:	1aeb      	subs	r3, r5, r3
  402814:	2b04      	cmp	r3, #4
  402816:	dd18      	ble.n	40284a <hif_handle_isr+0x11e>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  402818:	f240 12eb 	movw	r2, #491	; 0x1eb
  40281c:	4641      	mov	r1, r8
  40281e:	4630      	mov	r0, r6
  402820:	4c6e      	ldr	r4, [pc, #440]	; (4029dc <hif_handle_isr+0x2b0>)
  402822:	47a0      	blx	r4
  402824:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  402828:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40282c:	f89d 1011 	ldrb.w	r1, [sp, #17]
  402830:	9100      	str	r1, [sp, #0]
  402832:	b292      	uxth	r2, r2
  402834:	4629      	mov	r1, r5
  402836:	486e      	ldr	r0, [pc, #440]	; (4029f0 <hif_handle_isr+0x2c4>)
  402838:	47a0      	blx	r4
  40283a:	486a      	ldr	r0, [pc, #424]	; (4029e4 <hif_handle_isr+0x2b8>)
  40283c:	47a0      	blx	r4
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
  40283e:	2001      	movs	r0, #1
  402840:	4b63      	ldr	r3, [pc, #396]	; (4029d0 <hif_handle_isr+0x2a4>)
  402842:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  402844:	f06f 0405 	mvn.w	r4, #5
  402848:	e0ad      	b.n	4029a6 <hif_handle_isr+0x27a>
							goto ERR1;
						}
					}

					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  40284a:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40284e:	b2db      	uxtb	r3, r3
  402850:	2b01      	cmp	r3, #1
  402852:	d10d      	bne.n	402870 <hif_handle_isr+0x144>
					{
						if(pfWifiCb)
  402854:	4b67      	ldr	r3, [pc, #412]	; (4029f4 <hif_handle_isr+0x2c8>)
  402856:	681b      	ldr	r3, [r3, #0]
  402858:	2b00      	cmp	r3, #0
  40285a:	d060      	beq.n	40291e <hif_handle_isr+0x1f2>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  40285c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  402860:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  402864:	3908      	subs	r1, #8
  402866:	9a05      	ldr	r2, [sp, #20]
  402868:	3208      	adds	r2, #8
  40286a:	b289      	uxth	r1, r1
  40286c:	4798      	blx	r3
  40286e:	e056      	b.n	40291e <hif_handle_isr+0x1f2>

					}
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  402870:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402874:	b2db      	uxtb	r3, r3
  402876:	2b02      	cmp	r3, #2
  402878:	d10d      	bne.n	402896 <hif_handle_isr+0x16a>
					{
						if(pfIpCb)
  40287a:	4b5f      	ldr	r3, [pc, #380]	; (4029f8 <hif_handle_isr+0x2cc>)
  40287c:	681b      	ldr	r3, [r3, #0]
  40287e:	2b00      	cmp	r3, #0
  402880:	d04d      	beq.n	40291e <hif_handle_isr+0x1f2>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  402882:	f89d 0011 	ldrb.w	r0, [sp, #17]
  402886:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  40288a:	3908      	subs	r1, #8
  40288c:	9a05      	ldr	r2, [sp, #20]
  40288e:	3208      	adds	r2, #8
  402890:	b289      	uxth	r1, r1
  402892:	4798      	blx	r3
  402894:	e043      	b.n	40291e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  402896:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40289a:	b2db      	uxtb	r3, r3
  40289c:	2b04      	cmp	r3, #4
  40289e:	d10d      	bne.n	4028bc <hif_handle_isr+0x190>
					{
						if(pfOtaCb)
  4028a0:	4b56      	ldr	r3, [pc, #344]	; (4029fc <hif_handle_isr+0x2d0>)
  4028a2:	681b      	ldr	r3, [r3, #0]
  4028a4:	2b00      	cmp	r3, #0
  4028a6:	d03a      	beq.n	40291e <hif_handle_isr+0x1f2>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4028a8:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4028ac:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4028b0:	3908      	subs	r1, #8
  4028b2:	9a05      	ldr	r2, [sp, #20]
  4028b4:	3208      	adds	r2, #8
  4028b6:	b289      	uxth	r1, r1
  4028b8:	4798      	blx	r3
  4028ba:	e030      	b.n	40291e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  4028bc:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4028c0:	b2db      	uxtb	r3, r3
  4028c2:	2b06      	cmp	r3, #6
  4028c4:	d10c      	bne.n	4028e0 <hif_handle_isr+0x1b4>
					{
						if(pfCryptoCb)
  4028c6:	4b4e      	ldr	r3, [pc, #312]	; (402a00 <hif_handle_isr+0x2d4>)
  4028c8:	681b      	ldr	r3, [r3, #0]
  4028ca:	b343      	cbz	r3, 40291e <hif_handle_isr+0x1f2>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4028cc:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4028d0:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4028d4:	3908      	subs	r1, #8
  4028d6:	9a05      	ldr	r2, [sp, #20]
  4028d8:	3208      	adds	r2, #8
  4028da:	b289      	uxth	r1, r1
  4028dc:	4798      	blx	r3
  4028de:	e01e      	b.n	40291e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  4028e0:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4028e4:	b2db      	uxtb	r3, r3
  4028e6:	2b07      	cmp	r3, #7
  4028e8:	d10c      	bne.n	402904 <hif_handle_isr+0x1d8>
					{
						if(pfSigmaCb)
  4028ea:	4b46      	ldr	r3, [pc, #280]	; (402a04 <hif_handle_isr+0x2d8>)
  4028ec:	681b      	ldr	r3, [r3, #0]
  4028ee:	b1b3      	cbz	r3, 40291e <hif_handle_isr+0x1f2>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4028f0:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4028f4:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4028f8:	3908      	subs	r1, #8
  4028fa:	9a05      	ldr	r2, [sp, #20]
  4028fc:	3208      	adds	r2, #8
  4028fe:	b289      	uxth	r1, r1
  402900:	4798      	blx	r3
  402902:	e00c      	b.n	40291e <hif_handle_isr+0x1f2>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
  402904:	f240 220e 	movw	r2, #526	; 0x20e
  402908:	4641      	mov	r1, r8
  40290a:	4630      	mov	r0, r6
  40290c:	4c33      	ldr	r4, [pc, #204]	; (4029dc <hif_handle_isr+0x2b0>)
  40290e:	47a0      	blx	r4
  402910:	483d      	ldr	r0, [pc, #244]	; (402a08 <hif_handle_isr+0x2dc>)
  402912:	47a0      	blx	r4
  402914:	4833      	ldr	r0, [pc, #204]	; (4029e4 <hif_handle_isr+0x2b8>)
  402916:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  402918:	f06f 0405 	mvn.w	r4, #5
  40291c:	e043      	b.n	4029a6 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
  40291e:	4b2e      	ldr	r3, [pc, #184]	; (4029d8 <hif_handle_isr+0x2ac>)
  402920:	781b      	ldrb	r3, [r3, #0]
  402922:	f013 0fff 	tst.w	r3, #255	; 0xff
  402926:	d13b      	bne.n	4029a0 <hif_handle_isr+0x274>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
  402928:	f240 2215 	movw	r2, #533	; 0x215
  40292c:	4641      	mov	r1, r8
  40292e:	4630      	mov	r0, r6
  402930:	4c2a      	ldr	r4, [pc, #168]	; (4029dc <hif_handle_isr+0x2b0>)
  402932:	47a0      	blx	r4
  402934:	4835      	ldr	r0, [pc, #212]	; (402a0c <hif_handle_isr+0x2e0>)
  402936:	47a0      	blx	r4
  402938:	482a      	ldr	r0, [pc, #168]	; (4029e4 <hif_handle_isr+0x2b8>)
  40293a:	47a0      	blx	r4
						ret = hif_set_rx_done();
  40293c:	4b34      	ldr	r3, [pc, #208]	; (402a10 <hif_handle_isr+0x2e4>)
  40293e:	4798      	blx	r3
  402940:	e02e      	b.n	4029a0 <hif_handle_isr+0x274>
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
					M2M_ERR("(hif) Wrong Size\n");
  402942:	f240 221d 	movw	r2, #541	; 0x21d
  402946:	4641      	mov	r1, r8
  402948:	4630      	mov	r0, r6
  40294a:	4c24      	ldr	r4, [pc, #144]	; (4029dc <hif_handle_isr+0x2b0>)
  40294c:	47a0      	blx	r4
  40294e:	4831      	ldr	r0, [pc, #196]	; (402a14 <hif_handle_isr+0x2e8>)
  402950:	47a0      	blx	r4
  402952:	4824      	ldr	r0, [pc, #144]	; (4029e4 <hif_handle_isr+0x2b8>)
  402954:	47a0      	blx	r4
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
  402956:	f06f 0401 	mvn.w	r4, #1
  40295a:	e026      	b.n	4029aa <hif_handle_isr+0x27e>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
  40295c:	f44f 7209 	mov.w	r2, #548	; 0x224
  402960:	4641      	mov	r1, r8
  402962:	4630      	mov	r0, r6
  402964:	4c1d      	ldr	r4, [pc, #116]	; (4029dc <hif_handle_isr+0x2b0>)
  402966:	47a0      	blx	r4
  402968:	9903      	ldr	r1, [sp, #12]
  40296a:	482b      	ldr	r0, [pc, #172]	; (402a18 <hif_handle_isr+0x2ec>)
  40296c:	47a0      	blx	r4
  40296e:	481d      	ldr	r0, [pc, #116]	; (4029e4 <hif_handle_isr+0x2b8>)
  402970:	47a0      	blx	r4
  402972:	e015      	b.n	4029a0 <hif_handle_isr+0x274>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  402974:	f240 222a 	movw	r2, #554	; 0x22a
  402978:	4641      	mov	r1, r8
  40297a:	4630      	mov	r0, r6
  40297c:	4d17      	ldr	r5, [pc, #92]	; (4029dc <hif_handle_isr+0x2b0>)
  40297e:	47a8      	blx	r5
  402980:	4826      	ldr	r0, [pc, #152]	; (402a1c <hif_handle_isr+0x2f0>)
  402982:	47a8      	blx	r5
  402984:	4817      	ldr	r0, [pc, #92]	; (4029e4 <hif_handle_isr+0x2b8>)
  402986:	47a8      	blx	r5
  402988:	e00f      	b.n	4029aa <hif_handle_isr+0x27e>
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  40298a:	f44f 720c 	mov.w	r2, #560	; 0x230
  40298e:	4641      	mov	r1, r8
  402990:	4630      	mov	r0, r6
  402992:	4d12      	ldr	r5, [pc, #72]	; (4029dc <hif_handle_isr+0x2b0>)
  402994:	47a8      	blx	r5
  402996:	4822      	ldr	r0, [pc, #136]	; (402a20 <hif_handle_isr+0x2f4>)
  402998:	47a8      	blx	r5
  40299a:	4812      	ldr	r0, [pc, #72]	; (4029e4 <hif_handle_isr+0x2b8>)
  40299c:	47a8      	blx	r5
  40299e:	e004      	b.n	4029aa <hif_handle_isr+0x27e>
		goto ERR1;
	}

	ret = hif_chip_sleep();
  4029a0:	4b20      	ldr	r3, [pc, #128]	; (402a24 <hif_handle_isr+0x2f8>)
  4029a2:	4798      	blx	r3
  4029a4:	4604      	mov	r4, r0
		/*when the interrupt enabled*/
		gu8Interrupt--;
		while(1)
		{
			ret = hif_isr();
			if(ret == M2M_SUCCESS) {
  4029a6:	2c00      	cmp	r4, #0
  4029a8:	d046      	beq.n	402a38 <hif_handle_isr+0x30c>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  4029aa:	f240 224f 	movw	r2, #591	; 0x24f
  4029ae:	491e      	ldr	r1, [pc, #120]	; (402a28 <hif_handle_isr+0x2fc>)
  4029b0:	4630      	mov	r0, r6
  4029b2:	4d0a      	ldr	r5, [pc, #40]	; (4029dc <hif_handle_isr+0x2b0>)
  4029b4:	47a8      	blx	r5
  4029b6:	4621      	mov	r1, r4
  4029b8:	481c      	ldr	r0, [pc, #112]	; (402a2c <hif_handle_isr+0x300>)
  4029ba:	47a8      	blx	r5
  4029bc:	4809      	ldr	r0, [pc, #36]	; (4029e4 <hif_handle_isr+0x2b8>)
  4029be:	47a8      	blx	r5
			}
		}
  4029c0:	e6c4      	b.n	40274c <hif_handle_isr+0x20>
  4029c2:	bf00      	nop
  4029c4:	00402471 	.word	0x00402471
  4029c8:	00411714 	.word	0x00411714
  4029cc:	00403539 	.word	0x00403539
  4029d0:	00402201 	.word	0x00402201
  4029d4:	00403545 	.word	0x00403545
  4029d8:	20000b48 	.word	0x20000b48
  4029dc:	00408701 	.word	0x00408701
  4029e0:	004117a4 	.word	0x004117a4
  4029e4:	0041173c 	.word	0x0041173c
  4029e8:	00403551 	.word	0x00403551
  4029ec:	004117cc 	.word	0x004117cc
  4029f0:	004117e4 	.word	0x004117e4
  4029f4:	20000b2c 	.word	0x20000b2c
  4029f8:	20000b44 	.word	0x20000b44
  4029fc:	20000b4c 	.word	0x20000b4c
  402a00:	20000b28 	.word	0x20000b28
  402a04:	20000b3c 	.word	0x20000b3c
  402a08:	00411824 	.word	0x00411824
  402a0c:	0041183c 	.word	0x0041183c
  402a10:	004023e9 	.word	0x004023e9
  402a14:	00411860 	.word	0x00411860
  402a18:	00411874 	.word	0x00411874
  402a1c:	00411890 	.word	0x00411890
  402a20:	004118b4 	.word	0x004118b4
  402a24:	004024c9 	.word	0x004024c9
  402a28:	00411768 	.word	0x00411768
  402a2c:	004118d4 	.word	0x004118d4
  402a30:	20000b30 	.word	0x20000b30
  402a34:	00411760 	.word	0x00411760

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  402a38:	f899 3000 	ldrb.w	r3, [r9]
  402a3c:	f013 0fff 	tst.w	r3, #255	; 0xff
  402a40:	f47f ae7e 	bne.w	402740 <hif_handle_isr+0x14>
			}
		}
	}

	return ret;
}
  402a44:	2000      	movs	r0, #0
  402a46:	b007      	add	sp, #28
  402a48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00402a4c <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  402a4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402a50:	b083      	sub	sp, #12
  402a52:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  402a54:	b120      	cbz	r0, 402a60 <hif_receive+0x14>
  402a56:	460d      	mov	r5, r1
  402a58:	4616      	mov	r6, r2
  402a5a:	4607      	mov	r7, r0
  402a5c:	b101      	cbz	r1, 402a60 <hif_receive+0x14>
  402a5e:	b9a2      	cbnz	r2, 402a8a <hif_receive+0x3e>
	{
		if(isDone)
  402a60:	b134      	cbz	r4, 402a70 <hif_receive+0x24>
		{
			gu8HifSizeDone = 1;
  402a62:	2201      	movs	r2, #1
  402a64:	4b31      	ldr	r3, [pc, #196]	; (402b2c <hif_receive+0xe0>)
  402a66:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  402a68:	4b31      	ldr	r3, [pc, #196]	; (402b30 <hif_receive+0xe4>)
  402a6a:	4798      	blx	r3
  402a6c:	4603      	mov	r3, r0
  402a6e:	e058      	b.n	402b22 <hif_receive+0xd6>
		}
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
  402a70:	f240 2275 	movw	r2, #629	; 0x275
  402a74:	492f      	ldr	r1, [pc, #188]	; (402b34 <hif_receive+0xe8>)
  402a76:	4830      	ldr	r0, [pc, #192]	; (402b38 <hif_receive+0xec>)
  402a78:	4c30      	ldr	r4, [pc, #192]	; (402b3c <hif_receive+0xf0>)
  402a7a:	47a0      	blx	r4
  402a7c:	4830      	ldr	r0, [pc, #192]	; (402b40 <hif_receive+0xf4>)
  402a7e:	47a0      	blx	r4
  402a80:	4830      	ldr	r0, [pc, #192]	; (402b44 <hif_receive+0xf8>)
  402a82:	47a0      	blx	r4
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
  402a84:	f06f 030b 	mvn.w	r3, #11
  402a88:	e04b      	b.n	402b22 <hif_receive+0xd6>
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  402a8a:	4669      	mov	r1, sp
  402a8c:	f241 0070 	movw	r0, #4208	; 0x1070
  402a90:	4b2d      	ldr	r3, [pc, #180]	; (402b48 <hif_receive+0xfc>)
  402a92:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  402a94:	4603      	mov	r3, r0
  402a96:	2800      	cmp	r0, #0
  402a98:	d143      	bne.n	402b22 <hif_receive+0xd6>


	size = (uint16)((reg >> 2) & 0xfff);
  402a9a:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  402a9e:	a901      	add	r1, sp, #4
  402aa0:	f241 0084 	movw	r0, #4228	; 0x1084
  402aa4:	4b28      	ldr	r3, [pc, #160]	; (402b48 <hif_receive+0xfc>)
  402aa6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  402aa8:	4603      	mov	r3, r0
  402aaa:	2800      	cmp	r0, #0
  402aac:	d139      	bne.n	402b22 <hif_receive+0xd6>

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;


	size = (uint16)((reg >> 2) & 0xfff);
  402aae:	f3c8 088b 	ubfx	r8, r8, #2, #12
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
  402ab2:	4546      	cmp	r6, r8
  402ab4:	d90e      	bls.n	402ad4 <hif_receive+0x88>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  402ab6:	f240 2286 	movw	r2, #646	; 0x286
  402aba:	491e      	ldr	r1, [pc, #120]	; (402b34 <hif_receive+0xe8>)
  402abc:	481e      	ldr	r0, [pc, #120]	; (402b38 <hif_receive+0xec>)
  402abe:	4c1f      	ldr	r4, [pc, #124]	; (402b3c <hif_receive+0xf0>)
  402ac0:	47a0      	blx	r4
  402ac2:	4642      	mov	r2, r8
  402ac4:	4631      	mov	r1, r6
  402ac6:	4821      	ldr	r0, [pc, #132]	; (402b4c <hif_receive+0x100>)
  402ac8:	47a0      	blx	r4
  402aca:	481e      	ldr	r0, [pc, #120]	; (402b44 <hif_receive+0xf8>)
  402acc:	47a0      	blx	r4
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
	{
		ret = M2M_ERR_FAIL;
  402ace:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
  402ad2:	e026      	b.n	402b22 <hif_receive+0xd6>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  402ad4:	9b01      	ldr	r3, [sp, #4]
  402ad6:	429f      	cmp	r7, r3
  402ad8:	d304      	bcc.n	402ae4 <hif_receive+0x98>
  402ada:	eb07 0906 	add.w	r9, r7, r6
  402ade:	4443      	add	r3, r8
  402ae0:	4599      	cmp	r9, r3
  402ae2:	d90c      	bls.n	402afe <hif_receive+0xb2>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  402ae4:	f44f 7223 	mov.w	r2, #652	; 0x28c
  402ae8:	4912      	ldr	r1, [pc, #72]	; (402b34 <hif_receive+0xe8>)
  402aea:	4813      	ldr	r0, [pc, #76]	; (402b38 <hif_receive+0xec>)
  402aec:	4c13      	ldr	r4, [pc, #76]	; (402b3c <hif_receive+0xf0>)
  402aee:	47a0      	blx	r4
  402af0:	4817      	ldr	r0, [pc, #92]	; (402b50 <hif_receive+0x104>)
  402af2:	47a0      	blx	r4
  402af4:	4813      	ldr	r0, [pc, #76]	; (402b44 <hif_receive+0xf8>)
  402af6:	47a0      	blx	r4
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
	{
		ret = M2M_ERR_FAIL;
  402af8:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
  402afc:	e011      	b.n	402b22 <hif_receive+0xd6>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  402afe:	4632      	mov	r2, r6
  402b00:	4629      	mov	r1, r5
  402b02:	4638      	mov	r0, r7
  402b04:	4b13      	ldr	r3, [pc, #76]	; (402b54 <hif_receive+0x108>)
  402b06:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  402b08:	4603      	mov	r3, r0
  402b0a:	b950      	cbnz	r0, 402b22 <hif_receive+0xd6>

	/* check if this is the last packet */
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  402b0c:	9a01      	ldr	r2, [sp, #4]
  402b0e:	4442      	add	r2, r8
  402b10:	4591      	cmp	r9, r2
  402b12:	d000      	beq.n	402b16 <hif_receive+0xca>
  402b14:	b12c      	cbz	r4, 402b22 <hif_receive+0xd6>
	{
		gu8HifSizeDone = 1;
  402b16:	2201      	movs	r2, #1
  402b18:	4b04      	ldr	r3, [pc, #16]	; (402b2c <hif_receive+0xe0>)
  402b1a:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
  402b1c:	4b04      	ldr	r3, [pc, #16]	; (402b30 <hif_receive+0xe4>)
  402b1e:	4798      	blx	r3
  402b20:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  402b22:	4618      	mov	r0, r3
  402b24:	b003      	add	sp, #12
  402b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b2a:	bf00      	nop
  402b2c:	20000b48 	.word	0x20000b48
  402b30:	004023e9 	.word	0x004023e9
  402b34:	00411778 	.word	0x00411778
  402b38:	00411714 	.word	0x00411714
  402b3c:	00408701 	.word	0x00408701
  402b40:	00411904 	.word	0x00411904
  402b44:	0041173c 	.word	0x0041173c
  402b48:	00403539 	.word	0x00403539
  402b4c:	00411924 	.word	0x00411924
  402b50:	00411968 	.word	0x00411968
  402b54:	00403551 	.word	0x00403551

00402b58 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  402b58:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  402b5a:	1e43      	subs	r3, r0, #1
  402b5c:	2b06      	cmp	r3, #6
  402b5e:	d81d      	bhi.n	402b9c <hif_register_cb+0x44>
  402b60:	e8df f003 	tbb	[pc, r3]
  402b64:	0c100408 	.word	0x0c100408
  402b68:	141c      	.short	0x141c
  402b6a:	18          	.byte	0x18
  402b6b:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  402b6c:	4b13      	ldr	r3, [pc, #76]	; (402bbc <hif_register_cb+0x64>)
  402b6e:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b70:	2000      	movs	r0, #0
	switch(u8Grp)
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
  402b72:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  402b74:	4b12      	ldr	r3, [pc, #72]	; (402bc0 <hif_register_cb+0x68>)
  402b76:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b78:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
  402b7a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  402b7c:	4b11      	ldr	r3, [pc, #68]	; (402bc4 <hif_register_cb+0x6c>)
  402b7e:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b80:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
  402b82:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  402b84:	4b10      	ldr	r3, [pc, #64]	; (402bc8 <hif_register_cb+0x70>)
  402b86:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b88:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
  402b8a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  402b8c:	4b0f      	ldr	r3, [pc, #60]	; (402bcc <hif_register_cb+0x74>)
  402b8e:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b90:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
  402b92:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  402b94:	4b0e      	ldr	r3, [pc, #56]	; (402bd0 <hif_register_cb+0x78>)
  402b96:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  402b98:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
			break;
  402b9a:	bd38      	pop	{r3, r4, r5, pc}
  402b9c:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  402b9e:	f240 22c5 	movw	r2, #709	; 0x2c5
  402ba2:	490c      	ldr	r1, [pc, #48]	; (402bd4 <hif_register_cb+0x7c>)
  402ba4:	480c      	ldr	r0, [pc, #48]	; (402bd8 <hif_register_cb+0x80>)
  402ba6:	4d0d      	ldr	r5, [pc, #52]	; (402bdc <hif_register_cb+0x84>)
  402ba8:	47a8      	blx	r5
  402baa:	4621      	mov	r1, r4
  402bac:	480c      	ldr	r0, [pc, #48]	; (402be0 <hif_register_cb+0x88>)
  402bae:	47a8      	blx	r5
  402bb0:	480c      	ldr	r0, [pc, #48]	; (402be4 <hif_register_cb+0x8c>)
  402bb2:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  402bb4:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  402bb8:	bd38      	pop	{r3, r4, r5, pc}
  402bba:	bf00      	nop
  402bbc:	20000b44 	.word	0x20000b44
  402bc0:	20000b2c 	.word	0x20000b2c
  402bc4:	20000b4c 	.word	0x20000b4c
  402bc8:	20000b38 	.word	0x20000b38
  402bcc:	20000b28 	.word	0x20000b28
  402bd0:	20000b3c 	.word	0x20000b3c
  402bd4:	00411750 	.word	0x00411750
  402bd8:	00411714 	.word	0x00411714
  402bdc:	00408701 	.word	0x00408701
  402be0:	004119ac 	.word	0x004119ac
  402be4:	0041173c 	.word	0x0041173c

00402be8 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
  402be8:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  402bea:	2400      	movs	r4, #0
  402bec:	4b09      	ldr	r3, [pc, #36]	; (402c14 <hif_init+0x2c>)
  402bee:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  402bf0:	4b09      	ldr	r3, [pc, #36]	; (402c18 <hif_init+0x30>)
  402bf2:	601c      	str	r4, [r3, #0]

	gu8ChipSleep = 0;
  402bf4:	4b09      	ldr	r3, [pc, #36]	; (402c1c <hif_init+0x34>)
  402bf6:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  402bf8:	4b09      	ldr	r3, [pc, #36]	; (402c20 <hif_init+0x38>)
  402bfa:	701c      	strb	r4, [r3, #0]

	gu8Interrupt = 0;
  402bfc:	4b09      	ldr	r3, [pc, #36]	; (402c24 <hif_init+0x3c>)
  402bfe:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  402c00:	4809      	ldr	r0, [pc, #36]	; (402c28 <hif_init+0x40>)
  402c02:	4b0a      	ldr	r3, [pc, #40]	; (402c2c <hif_init+0x44>)
  402c04:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  402c06:	490a      	ldr	r1, [pc, #40]	; (402c30 <hif_init+0x48>)
  402c08:	2003      	movs	r0, #3
  402c0a:	4b0a      	ldr	r3, [pc, #40]	; (402c34 <hif_init+0x4c>)
  402c0c:	4798      	blx	r3

	return M2M_SUCCESS;
}
  402c0e:	4620      	mov	r0, r4
  402c10:	bd10      	pop	{r4, pc}
  402c12:	bf00      	nop
  402c14:	20000b2c 	.word	0x20000b2c
  402c18:	20000b44 	.word	0x20000b44
  402c1c:	20000b50 	.word	0x20000b50
  402c20:	20000b40 	.word	0x20000b40
  402c24:	20000b30 	.word	0x20000b30
  402c28:	00402429 	.word	0x00402429
  402c2c:	00402191 	.word	0x00402191
  402c30:	004023e5 	.word	0x004023e5
  402c34:	00402b59 	.word	0x00402b59

00402c38 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  402c38:	b530      	push	{r4, r5, lr}
  402c3a:	b09f      	sub	sp, #124	; 0x7c
  402c3c:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  402c3e:	282c      	cmp	r0, #44	; 0x2c
  402c40:	d111      	bne.n	402c66 <m2m_wifi_cb+0x2e>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  402c42:	2300      	movs	r3, #0
  402c44:	2204      	movs	r2, #4
  402c46:	a903      	add	r1, sp, #12
  402c48:	4628      	mov	r0, r5
  402c4a:	4c90      	ldr	r4, [pc, #576]	; (402e8c <m2m_wifi_cb+0x254>)
  402c4c:	47a0      	blx	r4
  402c4e:	2800      	cmp	r0, #0
  402c50:	f040 8119 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402c54:	4b8e      	ldr	r3, [pc, #568]	; (402e90 <m2m_wifi_cb+0x258>)
  402c56:	681b      	ldr	r3, [r3, #0]
  402c58:	2b00      	cmp	r3, #0
  402c5a:	f000 8114 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  402c5e:	a903      	add	r1, sp, #12
  402c60:	202c      	movs	r0, #44	; 0x2c
  402c62:	4798      	blx	r3
  402c64:	e10f      	b.n	402e86 <m2m_wifi_cb+0x24e>
  402c66:	4604      	mov	r4, r0
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  402c68:	281b      	cmp	r0, #27
  402c6a:	d111      	bne.n	402c90 <m2m_wifi_cb+0x58>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  402c6c:	2300      	movs	r3, #0
  402c6e:	2208      	movs	r2, #8
  402c70:	a903      	add	r1, sp, #12
  402c72:	4628      	mov	r0, r5
  402c74:	4c85      	ldr	r4, [pc, #532]	; (402e8c <m2m_wifi_cb+0x254>)
  402c76:	47a0      	blx	r4
  402c78:	2800      	cmp	r0, #0
  402c7a:	f040 8104 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402c7e:	4b84      	ldr	r3, [pc, #528]	; (402e90 <m2m_wifi_cb+0x258>)
  402c80:	681b      	ldr	r3, [r3, #0]
  402c82:	2b00      	cmp	r3, #0
  402c84:	f000 80ff 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  402c88:	a903      	add	r1, sp, #12
  402c8a:	201b      	movs	r0, #27
  402c8c:	4798      	blx	r3
  402c8e:	e0fa      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  402c90:	2806      	cmp	r0, #6
  402c92:	d111      	bne.n	402cb8 <m2m_wifi_cb+0x80>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  402c94:	2301      	movs	r3, #1
  402c96:	2230      	movs	r2, #48	; 0x30
  402c98:	a903      	add	r1, sp, #12
  402c9a:	4628      	mov	r0, r5
  402c9c:	4c7b      	ldr	r4, [pc, #492]	; (402e8c <m2m_wifi_cb+0x254>)
  402c9e:	47a0      	blx	r4
  402ca0:	2800      	cmp	r0, #0
  402ca2:	f040 80f0 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  402ca6:	4b7a      	ldr	r3, [pc, #488]	; (402e90 <m2m_wifi_cb+0x258>)
  402ca8:	681b      	ldr	r3, [r3, #0]
  402caa:	2b00      	cmp	r3, #0
  402cac:	f000 80eb 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  402cb0:	a903      	add	r1, sp, #12
  402cb2:	2006      	movs	r0, #6
  402cb4:	4798      	blx	r3
  402cb6:	e0e6      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  402cb8:	280e      	cmp	r0, #14
  402cba:	f000 80e4 	beq.w	402e86 <m2m_wifi_cb+0x24e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  402cbe:	2832      	cmp	r0, #50	; 0x32
  402cc0:	d111      	bne.n	402ce6 <m2m_wifi_cb+0xae>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  402cc2:	2300      	movs	r3, #0
  402cc4:	2210      	movs	r2, #16
  402cc6:	a903      	add	r1, sp, #12
  402cc8:	4628      	mov	r0, r5
  402cca:	4c70      	ldr	r4, [pc, #448]	; (402e8c <m2m_wifi_cb+0x254>)
  402ccc:	47a0      	blx	r4
  402cce:	2800      	cmp	r0, #0
  402cd0:	f040 80d9 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402cd4:	4b6e      	ldr	r3, [pc, #440]	; (402e90 <m2m_wifi_cb+0x258>)
  402cd6:	681b      	ldr	r3, [r3, #0]
  402cd8:	2b00      	cmp	r3, #0
  402cda:	f000 80d4 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  402cde:	a903      	add	r1, sp, #12
  402ce0:	2032      	movs	r0, #50	; 0x32
  402ce2:	4798      	blx	r3
  402ce4:	e0cf      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  402ce6:	282f      	cmp	r0, #47	; 0x2f
  402ce8:	d116      	bne.n	402d18 <m2m_wifi_cb+0xe0>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  402cea:	2264      	movs	r2, #100	; 0x64
  402cec:	2100      	movs	r1, #0
  402cee:	a803      	add	r0, sp, #12
  402cf0:	4b68      	ldr	r3, [pc, #416]	; (402e94 <m2m_wifi_cb+0x25c>)
  402cf2:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  402cf4:	2300      	movs	r3, #0
  402cf6:	2264      	movs	r2, #100	; 0x64
  402cf8:	a903      	add	r1, sp, #12
  402cfa:	4628      	mov	r0, r5
  402cfc:	4c63      	ldr	r4, [pc, #396]	; (402e8c <m2m_wifi_cb+0x254>)
  402cfe:	47a0      	blx	r4
  402d00:	2800      	cmp	r0, #0
  402d02:	f040 80c0 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402d06:	4b62      	ldr	r3, [pc, #392]	; (402e90 <m2m_wifi_cb+0x258>)
  402d08:	681b      	ldr	r3, [r3, #0]
  402d0a:	2b00      	cmp	r3, #0
  402d0c:	f000 80bb 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  402d10:	a903      	add	r1, sp, #12
  402d12:	202f      	movs	r0, #47	; 0x2f
  402d14:	4798      	blx	r3
  402d16:	e0b6      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  402d18:	2834      	cmp	r0, #52	; 0x34
  402d1a:	d120      	bne.n	402d5e <m2m_wifi_cb+0x126>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  402d1c:	2300      	movs	r3, #0
  402d1e:	2204      	movs	r2, #4
  402d20:	a903      	add	r1, sp, #12
  402d22:	4628      	mov	r0, r5
  402d24:	4c59      	ldr	r4, [pc, #356]	; (402e8c <m2m_wifi_cb+0x254>)
  402d26:	47a0      	blx	r4
  402d28:	2800      	cmp	r0, #0
  402d2a:	f040 80ac 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  402d2e:	485a      	ldr	r0, [pc, #360]	; (402e98 <m2m_wifi_cb+0x260>)
  402d30:	4c5a      	ldr	r4, [pc, #360]	; (402e9c <m2m_wifi_cb+0x264>)
  402d32:	47a0      	blx	r4
  402d34:	9903      	ldr	r1, [sp, #12]
  402d36:	0e0b      	lsrs	r3, r1, #24
  402d38:	9300      	str	r3, [sp, #0]
  402d3a:	f3c1 4307 	ubfx	r3, r1, #16, #8
  402d3e:	f3c1 2207 	ubfx	r2, r1, #8, #8
  402d42:	b2c9      	uxtb	r1, r1
  402d44:	4856      	ldr	r0, [pc, #344]	; (402ea0 <m2m_wifi_cb+0x268>)
  402d46:	47a0      	blx	r4
  402d48:	4856      	ldr	r0, [pc, #344]	; (402ea4 <m2m_wifi_cb+0x26c>)
  402d4a:	47a0      	blx	r4
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
  402d4c:	4b50      	ldr	r3, [pc, #320]	; (402e90 <m2m_wifi_cb+0x258>)
  402d4e:	681b      	ldr	r3, [r3, #0]
  402d50:	2b00      	cmp	r3, #0
  402d52:	f000 8098 	beq.w	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  402d56:	2100      	movs	r1, #0
  402d58:	2034      	movs	r0, #52	; 0x34
  402d5a:	4798      	blx	r3
  402d5c:	e093      	b.n	402e86 <m2m_wifi_cb+0x24e>

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  402d5e:	2811      	cmp	r0, #17
  402d60:	d116      	bne.n	402d90 <m2m_wifi_cb+0x158>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
  402d62:	2300      	movs	r3, #0
  402d64:	4a50      	ldr	r2, [pc, #320]	; (402ea8 <m2m_wifi_cb+0x270>)
  402d66:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  402d68:	2204      	movs	r2, #4
  402d6a:	a903      	add	r1, sp, #12
  402d6c:	4628      	mov	r0, r5
  402d6e:	4c47      	ldr	r4, [pc, #284]	; (402e8c <m2m_wifi_cb+0x254>)
  402d70:	47a0      	blx	r4
  402d72:	2800      	cmp	r0, #0
  402d74:	f040 8087 	bne.w	402e86 <m2m_wifi_cb+0x24e>
		{
			gu8ChNum = strState.u8NumofCh;
  402d78:	f89d 200c 	ldrb.w	r2, [sp, #12]
  402d7c:	4b4b      	ldr	r3, [pc, #300]	; (402eac <m2m_wifi_cb+0x274>)
  402d7e:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  402d80:	4b43      	ldr	r3, [pc, #268]	; (402e90 <m2m_wifi_cb+0x258>)
  402d82:	681b      	ldr	r3, [r3, #0]
  402d84:	2b00      	cmp	r3, #0
  402d86:	d07e      	beq.n	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  402d88:	a903      	add	r1, sp, #12
  402d8a:	2011      	movs	r0, #17
  402d8c:	4798      	blx	r3
  402d8e:	e07a      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  402d90:	2813      	cmp	r0, #19
  402d92:	d10f      	bne.n	402db4 <m2m_wifi_cb+0x17c>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  402d94:	2300      	movs	r3, #0
  402d96:	222c      	movs	r2, #44	; 0x2c
  402d98:	a903      	add	r1, sp, #12
  402d9a:	4628      	mov	r0, r5
  402d9c:	4c3b      	ldr	r4, [pc, #236]	; (402e8c <m2m_wifi_cb+0x254>)
  402d9e:	47a0      	blx	r4
  402da0:	2800      	cmp	r0, #0
  402da2:	d170      	bne.n	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402da4:	4b3a      	ldr	r3, [pc, #232]	; (402e90 <m2m_wifi_cb+0x258>)
  402da6:	681b      	ldr	r3, [r3, #0]
  402da8:	2b00      	cmp	r3, #0
  402daa:	d06c      	beq.n	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  402dac:	a903      	add	r1, sp, #12
  402dae:	2013      	movs	r0, #19
  402db0:	4798      	blx	r3
  402db2:	e068      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  402db4:	2804      	cmp	r0, #4
  402db6:	d10f      	bne.n	402dd8 <m2m_wifi_cb+0x1a0>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  402db8:	2300      	movs	r3, #0
  402dba:	2204      	movs	r2, #4
  402dbc:	a91c      	add	r1, sp, #112	; 0x70
  402dbe:	4628      	mov	r0, r5
  402dc0:	4c32      	ldr	r4, [pc, #200]	; (402e8c <m2m_wifi_cb+0x254>)
  402dc2:	47a0      	blx	r4
  402dc4:	2800      	cmp	r0, #0
  402dc6:	d15e      	bne.n	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402dc8:	4b31      	ldr	r3, [pc, #196]	; (402e90 <m2m_wifi_cb+0x258>)
  402dca:	681b      	ldr	r3, [r3, #0]
  402dcc:	2b00      	cmp	r3, #0
  402dce:	d05a      	beq.n	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  402dd0:	a91c      	add	r1, sp, #112	; 0x70
  402dd2:	2004      	movs	r0, #4
  402dd4:	4798      	blx	r3
  402dd6:	e056      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  402dd8:	2865      	cmp	r0, #101	; 0x65
  402dda:	d10f      	bne.n	402dfc <m2m_wifi_cb+0x1c4>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  402ddc:	2300      	movs	r3, #0
  402dde:	2204      	movs	r2, #4
  402de0:	a91c      	add	r1, sp, #112	; 0x70
  402de2:	4628      	mov	r0, r5
  402de4:	4c29      	ldr	r4, [pc, #164]	; (402e8c <m2m_wifi_cb+0x254>)
  402de6:	47a0      	blx	r4
  402de8:	2800      	cmp	r0, #0
  402dea:	d14c      	bne.n	402e86 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  402dec:	4b28      	ldr	r3, [pc, #160]	; (402e90 <m2m_wifi_cb+0x258>)
  402dee:	681b      	ldr	r3, [r3, #0]
  402df0:	2b00      	cmp	r3, #0
  402df2:	d048      	beq.n	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  402df4:	a91c      	add	r1, sp, #112	; 0x70
  402df6:	2065      	movs	r0, #101	; 0x65
  402df8:	4798      	blx	r3
  402dfa:	e044      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  402dfc:	2809      	cmp	r0, #9
  402dfe:	d10f      	bne.n	402e20 <m2m_wifi_cb+0x1e8>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  402e00:	2301      	movs	r3, #1
  402e02:	2264      	movs	r2, #100	; 0x64
  402e04:	a903      	add	r1, sp, #12
  402e06:	4628      	mov	r0, r5
  402e08:	4c20      	ldr	r4, [pc, #128]	; (402e8c <m2m_wifi_cb+0x254>)
  402e0a:	47a0      	blx	r4
  402e0c:	2800      	cmp	r0, #0
  402e0e:	d13a      	bne.n	402e86 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  402e10:	4b1f      	ldr	r3, [pc, #124]	; (402e90 <m2m_wifi_cb+0x258>)
  402e12:	681b      	ldr	r3, [r3, #0]
  402e14:	2b00      	cmp	r3, #0
  402e16:	d036      	beq.n	402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  402e18:	a903      	add	r1, sp, #12
  402e1a:	2009      	movs	r0, #9
  402e1c:	4798      	blx	r3
  402e1e:	e032      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  402e20:	282a      	cmp	r0, #42	; 0x2a
  402e22:	d10d      	bne.n	402e40 <m2m_wifi_cb+0x208>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  402e24:	2301      	movs	r3, #1
  402e26:	2204      	movs	r2, #4
  402e28:	a903      	add	r1, sp, #12
  402e2a:	4628      	mov	r0, r5
  402e2c:	4c17      	ldr	r4, [pc, #92]	; (402e8c <m2m_wifi_cb+0x254>)
  402e2e:	47a0      	blx	r4
  402e30:	bb48      	cbnz	r0, 402e86 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  402e32:	4b17      	ldr	r3, [pc, #92]	; (402e90 <m2m_wifi_cb+0x258>)
  402e34:	681b      	ldr	r3, [r3, #0]
  402e36:	b333      	cbz	r3, 402e86 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  402e38:	a903      	add	r1, sp, #12
  402e3a:	202a      	movs	r0, #42	; 0x2a
  402e3c:	4798      	blx	r3
  402e3e:	e022      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  402e40:	2820      	cmp	r0, #32
  402e42:	d115      	bne.n	402e70 <m2m_wifi_cb+0x238>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  402e44:	2300      	movs	r3, #0
  402e46:	2208      	movs	r2, #8
  402e48:	a903      	add	r1, sp, #12
  402e4a:	4628      	mov	r0, r5
  402e4c:	4c0f      	ldr	r4, [pc, #60]	; (402e8c <m2m_wifi_cb+0x254>)
  402e4e:	47a0      	blx	r4
  402e50:	b9c8      	cbnz	r0, 402e86 <m2m_wifi_cb+0x24e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  402e52:	2301      	movs	r3, #1
  402e54:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402e58:	9903      	ldr	r1, [sp, #12]
  402e5a:	f105 0008 	add.w	r0, r5, #8
  402e5e:	47a0      	blx	r4
  402e60:	b988      	cbnz	r0, 402e86 <m2m_wifi_cb+0x24e>
			{
				if(gpfAppWifiCb)
  402e62:	4b0b      	ldr	r3, [pc, #44]	; (402e90 <m2m_wifi_cb+0x258>)
  402e64:	681b      	ldr	r3, [r3, #0]
  402e66:	b173      	cbz	r3, 402e86 <m2m_wifi_cb+0x24e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  402e68:	a903      	add	r1, sp, #12
  402e6a:	2020      	movs	r0, #32
  402e6c:	4798      	blx	r3
  402e6e:	e00a      	b.n	402e86 <m2m_wifi_cb+0x24e>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  402e70:	f44f 7295 	mov.w	r2, #298	; 0x12a
  402e74:	490e      	ldr	r1, [pc, #56]	; (402eb0 <m2m_wifi_cb+0x278>)
  402e76:	480f      	ldr	r0, [pc, #60]	; (402eb4 <m2m_wifi_cb+0x27c>)
  402e78:	4d08      	ldr	r5, [pc, #32]	; (402e9c <m2m_wifi_cb+0x264>)
  402e7a:	47a8      	blx	r5
  402e7c:	4621      	mov	r1, r4
  402e7e:	480e      	ldr	r0, [pc, #56]	; (402eb8 <m2m_wifi_cb+0x280>)
  402e80:	47a8      	blx	r5
  402e82:	4808      	ldr	r0, [pc, #32]	; (402ea4 <m2m_wifi_cb+0x26c>)
  402e84:	47a8      	blx	r5
	}
}
  402e86:	b01f      	add	sp, #124	; 0x7c
  402e88:	bd30      	pop	{r4, r5, pc}
  402e8a:	bf00      	nop
  402e8c:	00402a4d 	.word	0x00402a4d
  402e90:	20000b54 	.word	0x20000b54
  402e94:	004023d5 	.word	0x004023d5
  402e98:	004119f0 	.word	0x004119f0
  402e9c:	00408701 	.word	0x00408701
  402ea0:	004119fc 	.word	0x004119fc
  402ea4:	0041173c 	.word	0x0041173c
  402ea8:	20000b58 	.word	0x20000b58
  402eac:	20000b59 	.word	0x20000b59
  402eb0:	004119c4 	.word	0x004119c4
  402eb4:	00411714 	.word	0x00411714
  402eb8:	00411a1c 	.word	0x00411a1c

00402ebc <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  402ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ebe:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  402ec0:	2301      	movs	r3, #1
  402ec2:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  402ec6:	2800      	cmp	r0, #0
  402ec8:	d04e      	beq.n	402f68 <m2m_wifi_init+0xac>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  402eca:	6802      	ldr	r2, [r0, #0]
  402ecc:	4b29      	ldr	r3, [pc, #164]	; (402f74 <m2m_wifi_init+0xb8>)
  402ece:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  402ed0:	2200      	movs	r2, #0
  402ed2:	4b29      	ldr	r3, [pc, #164]	; (402f78 <m2m_wifi_init+0xbc>)
  402ed4:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  402ed6:	f10d 0007 	add.w	r0, sp, #7
  402eda:	4b28      	ldr	r3, [pc, #160]	; (402f7c <m2m_wifi_init+0xc0>)
  402edc:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  402ede:	4604      	mov	r4, r0
  402ee0:	2800      	cmp	r0, #0
  402ee2:	d143      	bne.n	402f6c <m2m_wifi_init+0xb0>
	/* Initialize host interface module */
	ret = hif_init(NULL);
  402ee4:	4b26      	ldr	r3, [pc, #152]	; (402f80 <m2m_wifi_init+0xc4>)
  402ee6:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  402ee8:	4604      	mov	r4, r0
  402eea:	2800      	cmp	r0, #0
  402eec:	d138      	bne.n	402f60 <m2m_wifi_init+0xa4>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  402eee:	4925      	ldr	r1, [pc, #148]	; (402f84 <m2m_wifi_init+0xc8>)
  402ef0:	2001      	movs	r0, #1
  402ef2:	4b25      	ldr	r3, [pc, #148]	; (402f88 <m2m_wifi_init+0xcc>)
  402ef4:	4798      	blx	r3

	ret = nm_get_firmware_info(&strtmp);
  402ef6:	a802      	add	r0, sp, #8
  402ef8:	4b24      	ldr	r3, [pc, #144]	; (402f8c <m2m_wifi_init+0xd0>)
  402efa:	4798      	blx	r3
  402efc:	4604      	mov	r4, r0

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  402efe:	4f24      	ldr	r7, [pc, #144]	; (402f90 <m2m_wifi_init+0xd4>)
  402f00:	4638      	mov	r0, r7
  402f02:	4d24      	ldr	r5, [pc, #144]	; (402f94 <m2m_wifi_init+0xd8>)
  402f04:	47a8      	blx	r5
  402f06:	f89d 300e 	ldrb.w	r3, [sp, #14]
  402f0a:	f89d 200d 	ldrb.w	r2, [sp, #13]
  402f0e:	f89d 100c 	ldrb.w	r1, [sp, #12]
  402f12:	4821      	ldr	r0, [pc, #132]	; (402f98 <m2m_wifi_init+0xdc>)
  402f14:	47a8      	blx	r5
  402f16:	4e21      	ldr	r6, [pc, #132]	; (402f9c <m2m_wifi_init+0xe0>)
  402f18:	4630      	mov	r0, r6
  402f1a:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  402f1c:	4638      	mov	r0, r7
  402f1e:	47a8      	blx	r5
  402f20:	f89d 3011 	ldrb.w	r3, [sp, #17]
  402f24:	f89d 2010 	ldrb.w	r2, [sp, #16]
  402f28:	f89d 100f 	ldrb.w	r1, [sp, #15]
  402f2c:	481c      	ldr	r0, [pc, #112]	; (402fa0 <m2m_wifi_init+0xe4>)
  402f2e:	47a8      	blx	r5
  402f30:	4630      	mov	r0, r6
  402f32:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  402f34:	4638      	mov	r0, r7
  402f36:	47a8      	blx	r5
  402f38:	2300      	movs	r3, #0
  402f3a:	2203      	movs	r2, #3
  402f3c:	2113      	movs	r1, #19
  402f3e:	4819      	ldr	r0, [pc, #100]	; (402fa4 <m2m_wifi_init+0xe8>)
  402f40:	47a8      	blx	r5
  402f42:	4630      	mov	r0, r6
  402f44:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  402f46:	f114 0f0d 	cmn.w	r4, #13
  402f4a:	d10f      	bne.n	402f6c <m2m_wifi_init+0xb0>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
  402f4c:	f240 12d5 	movw	r2, #469	; 0x1d5
  402f50:	4915      	ldr	r1, [pc, #84]	; (402fa8 <m2m_wifi_init+0xec>)
  402f52:	4816      	ldr	r0, [pc, #88]	; (402fac <m2m_wifi_init+0xf0>)
  402f54:	47a8      	blx	r5
  402f56:	4816      	ldr	r0, [pc, #88]	; (402fb0 <m2m_wifi_init+0xf4>)
  402f58:	47a8      	blx	r5
  402f5a:	4630      	mov	r0, r6
  402f5c:	47a8      	blx	r5
  402f5e:	e005      	b.n	402f6c <m2m_wifi_init+0xb0>
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
  402f60:	2000      	movs	r0, #0
  402f62:	4b14      	ldr	r3, [pc, #80]	; (402fb4 <m2m_wifi_init+0xf8>)
  402f64:	4798      	blx	r3
  402f66:	e001      	b.n	402f6c <m2m_wifi_init+0xb0>
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
	
	if(param == NULL) {
		ret = M2M_ERR_FAIL;
  402f68:	f06f 040b 	mvn.w	r4, #11

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  402f6c:	4620      	mov	r0, r4
  402f6e:	b00b      	add	sp, #44	; 0x2c
  402f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f72:	bf00      	nop
  402f74:	20000b54 	.word	0x20000b54
  402f78:	20000b58 	.word	0x20000b58
  402f7c:	004036bd 	.word	0x004036bd
  402f80:	00402be9 	.word	0x00402be9
  402f84:	00402c39 	.word	0x00402c39
  402f88:	00402b59 	.word	0x00402b59
  402f8c:	00403611 	.word	0x00403611
  402f90:	004119f0 	.word	0x004119f0
  402f94:	00408701 	.word	0x00408701
  402f98:	00411ad4 	.word	0x00411ad4
  402f9c:	0041173c 	.word	0x0041173c
  402fa0:	00411af0 	.word	0x00411af0
  402fa4:	00411b0c 	.word	0x00411b0c
  402fa8:	004119e0 	.word	0x004119e0
  402fac:	00411714 	.word	0x00411714
  402fb0:	00411b28 	.word	0x00411b28
  402fb4:	00403785 	.word	0x00403785

00402fb8 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  402fb8:	b508      	push	{r3, lr}
	return hif_handle_isr();
  402fba:	4b01      	ldr	r3, [pc, #4]	; (402fc0 <m2m_wifi_handle_events+0x8>)
  402fbc:	4798      	blx	r3
}
  402fbe:	bd08      	pop	{r3, pc}
  402fc0:	0040272d 	.word	0x0040272d

00402fc4 <m2m_wifi_disconnect>:
ERR1:
	return ret;
}

sint8 m2m_wifi_disconnect(void)
{
  402fc4:	b510      	push	{r4, lr}
  402fc6:	b084      	sub	sp, #16
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DISCONNECT, NULL, 0, NULL, 0,0);
  402fc8:	2200      	movs	r2, #0
  402fca:	9202      	str	r2, [sp, #8]
  402fcc:	9201      	str	r2, [sp, #4]
  402fce:	9200      	str	r2, [sp, #0]
  402fd0:	4613      	mov	r3, r2
  402fd2:	212b      	movs	r1, #43	; 0x2b
  402fd4:	2001      	movs	r0, #1
  402fd6:	4c02      	ldr	r4, [pc, #8]	; (402fe0 <m2m_wifi_disconnect+0x1c>)
  402fd8:	47a0      	blx	r4
}
  402fda:	b004      	add	sp, #16
  402fdc:	bd10      	pop	{r4, pc}
  402fde:	bf00      	nop
  402fe0:	00402555 	.word	0x00402555

00402fe4 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  402fe4:	2000      	movs	r0, #0
  402fe6:	4770      	bx	lr

00402fe8 <m2m_wifi_p2p>:
	M2M_ERR("_PS_SERVER_ is not defined\n");
#endif
	return ret;
}
sint8 m2m_wifi_p2p(uint8 u8Channel)
{
  402fe8:	b510      	push	{r4, lr}
  402fea:	b086      	sub	sp, #24
	sint8 ret = M2M_SUCCESS;
	if((u8Channel == M2M_WIFI_CH_1) || (u8Channel == M2M_WIFI_CH_6) || (u8Channel == M2M_WIFI_CH_11))
  402fec:	280a      	cmp	r0, #10
  402fee:	d812      	bhi.n	403016 <m2m_wifi_p2p+0x2e>
  402ff0:	f240 4321 	movw	r3, #1057	; 0x421
  402ff4:	40c3      	lsrs	r3, r0
  402ff6:	f013 0f01 	tst.w	r3, #1
  402ffa:	d00c      	beq.n	403016 <m2m_wifi_p2p+0x2e>
	{
		tstrM2MP2PConnect strtmp;
		strtmp.u8ListenChannel = u8Channel;
  402ffc:	aa06      	add	r2, sp, #24
  402ffe:	f802 0d04 	strb.w	r0, [r2, #-4]!
		ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_ENABLE_P2P, (uint8*)&strtmp, sizeof(tstrM2MP2PConnect), NULL, 0,0);
  403002:	2300      	movs	r3, #0
  403004:	9302      	str	r3, [sp, #8]
  403006:	9301      	str	r3, [sp, #4]
  403008:	9300      	str	r3, [sp, #0]
  40300a:	2304      	movs	r3, #4
  40300c:	215b      	movs	r1, #91	; 0x5b
  40300e:	2001      	movs	r0, #1
  403010:	4c08      	ldr	r4, [pc, #32]	; (403034 <m2m_wifi_p2p+0x4c>)
  403012:	47a0      	blx	r4
}
sint8 m2m_wifi_p2p(uint8 u8Channel)
{
	sint8 ret = M2M_SUCCESS;
	if((u8Channel == M2M_WIFI_CH_1) || (u8Channel == M2M_WIFI_CH_6) || (u8Channel == M2M_WIFI_CH_11))
	{
  403014:	e00b      	b.n	40302e <m2m_wifi_p2p+0x46>
		strtmp.u8ListenChannel = u8Channel;
		ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_ENABLE_P2P, (uint8*)&strtmp, sizeof(tstrM2MP2PConnect), NULL, 0,0);
	}
	else
	{
		M2M_ERR("Listen channel should only be 1, 6 or 11\n");
  403016:	f44f 724b 	mov.w	r2, #812	; 0x32c
  40301a:	4907      	ldr	r1, [pc, #28]	; (403038 <m2m_wifi_p2p+0x50>)
  40301c:	4807      	ldr	r0, [pc, #28]	; (40303c <m2m_wifi_p2p+0x54>)
  40301e:	4c08      	ldr	r4, [pc, #32]	; (403040 <m2m_wifi_p2p+0x58>)
  403020:	47a0      	blx	r4
  403022:	4808      	ldr	r0, [pc, #32]	; (403044 <m2m_wifi_p2p+0x5c>)
  403024:	47a0      	blx	r4
  403026:	4808      	ldr	r0, [pc, #32]	; (403048 <m2m_wifi_p2p+0x60>)
  403028:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  40302a:	f06f 000b 	mvn.w	r0, #11
	}
	return ret;
}
  40302e:	b006      	add	sp, #24
  403030:	bd10      	pop	{r4, pc}
  403032:	bf00      	nop
  403034:	00402555 	.word	0x00402555
  403038:	004119d0 	.word	0x004119d0
  40303c:	00411714 	.word	0x00411714
  403040:	00408701 	.word	0x00408701
  403044:	00411c8c 	.word	0x00411c8c
  403048:	0041173c 	.word	0x0041173c

0040304c <m2m_wifi_set_device_name>:
			Length of the device name.
@return		The function SHALL return M2M_SUCCESS for success and a negative value otherwise.
@warning	The Function called once after initialization. 
*/
sint8 m2m_wifi_set_device_name(uint8 *pu8DeviceName, uint8 u8DeviceNameLength)
{
  40304c:	b510      	push	{r4, lr}
  40304e:	b090      	sub	sp, #64	; 0x40
	tstrM2MDeviceNameConfig strDeviceName;
	if(u8DeviceNameLength >= M2M_DEVICE_NAME_MAX)
	{
		u8DeviceNameLength = M2M_DEVICE_NAME_MAX;
  403050:	2930      	cmp	r1, #48	; 0x30
  403052:	bf28      	it	cs
  403054:	2130      	movcs	r1, #48	; 0x30
	}
	//pu8DeviceName[u8DeviceNameLength] = '\0';
	u8DeviceNameLength ++;
	m2m_memcpy(strDeviceName.au8DeviceName, pu8DeviceName, u8DeviceNameLength);
  403056:	1c4a      	adds	r2, r1, #1
  403058:	b2d2      	uxtb	r2, r2
  40305a:	4601      	mov	r1, r0
  40305c:	a804      	add	r0, sp, #16
  40305e:	4b07      	ldr	r3, [pc, #28]	; (40307c <m2m_wifi_set_device_name+0x30>)
  403060:	4798      	blx	r3
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SET_DEVICE_NAME,
  403062:	2300      	movs	r3, #0
  403064:	9302      	str	r3, [sp, #8]
  403066:	9301      	str	r3, [sp, #4]
  403068:	9300      	str	r3, [sp, #0]
  40306a:	2330      	movs	r3, #48	; 0x30
  40306c:	aa04      	add	r2, sp, #16
  40306e:	2107      	movs	r1, #7
  403070:	2001      	movs	r0, #1
  403072:	4c03      	ldr	r4, [pc, #12]	; (403080 <m2m_wifi_set_device_name+0x34>)
  403074:	47a0      	blx	r4
		(uint8*)&strDeviceName, sizeof(tstrM2MDeviceNameConfig), NULL, 0,0);
}
  403076:	b010      	add	sp, #64	; 0x40
  403078:	bd10      	pop	{r4, pc}
  40307a:	bf00      	nop
  40307c:	004023c1 	.word	0x004023c1
  403080:	00402555 	.word	0x00402555

00403084 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  403084:	b5f0      	push	{r4, r5, r6, r7, lr}
  403086:	b083      	sub	sp, #12
  403088:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  40308a:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  40308e:	4e0a      	ldr	r6, [pc, #40]	; (4030b8 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  403090:	4f0a      	ldr	r7, [pc, #40]	; (4030bc <chip_apply_conf+0x38>)
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  403092:	4621      	mov	r1, r4
  403094:	4628      	mov	r0, r5
  403096:	47b0      	blx	r6
		if(val32 != 0) {		
  403098:	b154      	cbz	r4, 4030b0 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  40309a:	a902      	add	r1, sp, #8
  40309c:	2300      	movs	r3, #0
  40309e:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4030a2:	4628      	mov	r0, r5
  4030a4:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  4030a6:	2800      	cmp	r0, #0
  4030a8:	d1f3      	bne.n	403092 <chip_apply_conf+0xe>
				if(reg == val32)
  4030aa:	9b01      	ldr	r3, [sp, #4]
  4030ac:	429c      	cmp	r4, r3
  4030ae:	d1f0      	bne.n	403092 <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  4030b0:	2000      	movs	r0, #0
  4030b2:	b003      	add	sp, #12
  4030b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030b6:	bf00      	nop
  4030b8:	00403545 	.word	0x00403545
  4030bc:	00403539 	.word	0x00403539

004030c0 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  4030c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030c4:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  4030c6:	2001      	movs	r0, #1
  4030c8:	4b3d      	ldr	r3, [pc, #244]	; (4031c0 <nm_clkless_wake+0x100>)
  4030ca:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  4030cc:	a901      	add	r1, sp, #4
  4030ce:	2001      	movs	r0, #1
  4030d0:	4b3c      	ldr	r3, [pc, #240]	; (4031c4 <nm_clkless_wake+0x104>)
  4030d2:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  4030d4:	4682      	mov	sl, r0
  4030d6:	b148      	cbz	r0, 4030ec <nm_clkless_wake+0x2c>
		M2M_ERR("Bus error (1). Wake up failed\n");
  4030d8:	2272      	movs	r2, #114	; 0x72
  4030da:	493b      	ldr	r1, [pc, #236]	; (4031c8 <nm_clkless_wake+0x108>)
  4030dc:	483b      	ldr	r0, [pc, #236]	; (4031cc <nm_clkless_wake+0x10c>)
  4030de:	4c3c      	ldr	r4, [pc, #240]	; (4031d0 <nm_clkless_wake+0x110>)
  4030e0:	47a0      	blx	r4
  4030e2:	483c      	ldr	r0, [pc, #240]	; (4031d4 <nm_clkless_wake+0x114>)
  4030e4:	47a0      	blx	r4
  4030e6:	483c      	ldr	r0, [pc, #240]	; (4031d8 <nm_clkless_wake+0x118>)
  4030e8:	47a0      	blx	r4
		goto _WAKE_EXIT;
  4030ea:	e064      	b.n	4031b6 <nm_clkless_wake+0xf6>
  4030ec:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  4030ee:	f04f 0801 	mov.w	r8, #1
  4030f2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 4031ec <nm_clkless_wake+0x12c>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  4030f6:	4d32      	ldr	r5, [pc, #200]	; (4031c0 <nm_clkless_wake+0x100>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4030f8:	4f38      	ldr	r7, [pc, #224]	; (4031dc <nm_clkless_wake+0x11c>)
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  4030fa:	9901      	ldr	r1, [sp, #4]
  4030fc:	f041 0102 	orr.w	r1, r1, #2
  403100:	4640      	mov	r0, r8
  403102:	47c8      	blx	r9
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  403104:	4640      	mov	r0, r8
  403106:	47a8      	blx	r5
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403108:	4669      	mov	r1, sp
  40310a:	4b35      	ldr	r3, [pc, #212]	; (4031e0 <nm_clkless_wake+0x120>)
  40310c:	6818      	ldr	r0, [r3, #0]
  40310e:	4b2d      	ldr	r3, [pc, #180]	; (4031c4 <nm_clkless_wake+0x104>)
  403110:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  403112:	b918      	cbnz	r0, 40311c <nm_clkless_wake+0x5c>
  403114:	9b00      	ldr	r3, [sp, #0]
  403116:	b10b      	cbz	r3, 40311c <nm_clkless_wake+0x5c>
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403118:	4e31      	ldr	r6, [pc, #196]	; (4031e0 <nm_clkless_wake+0x120>)
  40311a:	e037      	b.n	40318c <nm_clkless_wake+0xcc>
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
  40311c:	4e30      	ldr	r6, [pc, #192]	; (4031e0 <nm_clkless_wake+0x120>)
  40311e:	230e      	movs	r3, #14
  403120:	6033      	str	r3, [r6, #0]
			/* wait 1ms, spi data read */
			nm_bsp_sleep(1);
  403122:	4640      	mov	r0, r8
  403124:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403126:	4669      	mov	r1, sp
  403128:	6830      	ldr	r0, [r6, #0]
  40312a:	4b26      	ldr	r3, [pc, #152]	; (4031c4 <nm_clkless_wake+0x104>)
  40312c:	4798      	blx	r3
			
			/* Aelmeleh 24-08-2015*/
			/* Check for C3000 rev. D0 value */
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40312e:	b910      	cbnz	r0, 403136 <nm_clkless_wake+0x76>
  403130:	9b00      	ldr	r3, [sp, #0]
  403132:	2b00      	cmp	r3, #0
  403134:	d1f0      	bne.n	403118 <nm_clkless_wake+0x58>
				 
				clk_status_reg_adr = 0x13;
  403136:	4e2a      	ldr	r6, [pc, #168]	; (4031e0 <nm_clkless_wake+0x120>)
  403138:	2313      	movs	r3, #19
  40313a:	6033      	str	r3, [r6, #0]
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
  40313c:	4640      	mov	r0, r8
  40313e:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403140:	4669      	mov	r1, sp
  403142:	6830      	ldr	r0, [r6, #0]
  403144:	4b1f      	ldr	r3, [pc, #124]	; (4031c4 <nm_clkless_wake+0x104>)
  403146:	4798      	blx	r3
			
				if(ret != M2M_SUCCESS) {
  403148:	4606      	mov	r6, r0
  40314a:	2800      	cmp	r0, #0
  40314c:	d0e4      	beq.n	403118 <nm_clkless_wake+0x58>
					M2M_ERR("Bus error (2). Wake up failed\n");
  40314e:	2296      	movs	r2, #150	; 0x96
  403150:	491d      	ldr	r1, [pc, #116]	; (4031c8 <nm_clkless_wake+0x108>)
  403152:	481e      	ldr	r0, [pc, #120]	; (4031cc <nm_clkless_wake+0x10c>)
  403154:	4c1e      	ldr	r4, [pc, #120]	; (4031d0 <nm_clkless_wake+0x110>)
  403156:	47a0      	blx	r4
  403158:	4822      	ldr	r0, [pc, #136]	; (4031e4 <nm_clkless_wake+0x124>)
  40315a:	47a0      	blx	r4
  40315c:	481e      	ldr	r0, [pc, #120]	; (4031d8 <nm_clkless_wake+0x118>)
  40315e:	47a0      	blx	r4
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
				 
				clk_status_reg_adr = 0x13;
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403160:	46b2      	mov	sl, r6
			
				if(ret != M2M_SUCCESS) {
					M2M_ERR("Bus error (2). Wake up failed\n");
					goto _WAKE_EXIT;
  403162:	e028      	b.n	4031b6 <nm_clkless_wake+0xf6>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);
  403164:	2002      	movs	r0, #2
  403166:	47a8      	blx	r5

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403168:	4669      	mov	r1, sp
  40316a:	6830      	ldr	r0, [r6, #0]
  40316c:	4b15      	ldr	r3, [pc, #84]	; (4031c4 <nm_clkless_wake+0x104>)
  40316e:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
  403170:	9b00      	ldr	r3, [sp, #0]
  403172:	f013 0f04 	tst.w	r3, #4
  403176:	d109      	bne.n	40318c <nm_clkless_wake+0xcc>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
  403178:	22aa      	movs	r2, #170	; 0xaa
  40317a:	4913      	ldr	r1, [pc, #76]	; (4031c8 <nm_clkless_wake+0x108>)
  40317c:	4813      	ldr	r0, [pc, #76]	; (4031cc <nm_clkless_wake+0x10c>)
  40317e:	f8df b050 	ldr.w	fp, [pc, #80]	; 4031d0 <nm_clkless_wake+0x110>
  403182:	47d8      	blx	fp
  403184:	4818      	ldr	r0, [pc, #96]	; (4031e8 <nm_clkless_wake+0x128>)
  403186:	47d8      	blx	fp
  403188:	4813      	ldr	r0, [pc, #76]	; (4031d8 <nm_clkless_wake+0x118>)
  40318a:	47d8      	blx	fp
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  40318c:	9b00      	ldr	r3, [sp, #0]
  40318e:	f013 0f04 	tst.w	r3, #4
  403192:	d110      	bne.n	4031b6 <nm_clkless_wake+0xf6>
  403194:	3401      	adds	r4, #1
  403196:	fba7 2304 	umull	r2, r3, r7, r4
  40319a:	085b      	lsrs	r3, r3, #1
  40319c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4031a0:	429c      	cmp	r4, r3
  4031a2:	d0df      	beq.n	403164 <nm_clkless_wake+0xa4>
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
  4031a4:	9901      	ldr	r1, [sp, #4]
  4031a6:	f041 0102 	orr.w	r1, r1, #2
  4031aa:	4640      	mov	r0, r8
  4031ac:	47c8      	blx	r9
		}
	} while((clk_status_reg & 0x4) == 0);
  4031ae:	9b00      	ldr	r3, [sp, #0]
  4031b0:	f013 0f04 	tst.w	r3, #4
  4031b4:	d0a1      	beq.n	4030fa <nm_clkless_wake+0x3a>

_WAKE_EXIT:
	return ret;
}
  4031b6:	4650      	mov	r0, sl
  4031b8:	b003      	add	sp, #12
  4031ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031be:	bf00      	nop
  4031c0:	004020e9 	.word	0x004020e9
  4031c4:	00403539 	.word	0x00403539
  4031c8:	00411d18 	.word	0x00411d18
  4031cc:	00411714 	.word	0x00411714
  4031d0:	00408701 	.word	0x00408701
  4031d4:	00411d28 	.word	0x00411d28
  4031d8:	0041173c 	.word	0x0041173c
  4031dc:	aaaaaaab 	.word	0xaaaaaaab
  4031e0:	20000018 	.word	0x20000018
  4031e4:	00411d48 	.word	0x00411d48
  4031e8:	00411d68 	.word	0x00411d68
  4031ec:	00403545 	.word	0x00403545

004031f0 <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  4031f0:	b500      	push	{lr}
  4031f2:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  4031f4:	a901      	add	r1, sp, #4
  4031f6:	f241 4008 	movw	r0, #5128	; 0x1408
  4031fa:	4b15      	ldr	r3, [pc, #84]	; (403250 <enable_interrupts+0x60>)
  4031fc:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4031fe:	b9e0      	cbnz	r0, 40323a <enable_interrupts+0x4a>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  403200:	9901      	ldr	r1, [sp, #4]
  403202:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  403206:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  403208:	f241 4008 	movw	r0, #5128	; 0x1408
  40320c:	4b11      	ldr	r3, [pc, #68]	; (403254 <enable_interrupts+0x64>)
  40320e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403210:	b9b0      	cbnz	r0, 403240 <enable_interrupts+0x50>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  403212:	a901      	add	r1, sp, #4
  403214:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  403218:	4b0d      	ldr	r3, [pc, #52]	; (403250 <enable_interrupts+0x60>)
  40321a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40321c:	b998      	cbnz	r0, 403246 <enable_interrupts+0x56>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  40321e:	9901      	ldr	r1, [sp, #4]
  403220:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  403224:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  403226:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  40322a:	4b0a      	ldr	r3, [pc, #40]	; (403254 <enable_interrupts+0x64>)
  40322c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40322e:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
  403230:	bf14      	ite	ne
  403232:	f06f 0005 	mvnne.w	r0, #5
  403236:	2000      	moveq	r0, #0
  403238:	e007      	b.n	40324a <enable_interrupts+0x5a>
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  40323a:	f06f 0005 	mvn.w	r0, #5
  40323e:	e004      	b.n	40324a <enable_interrupts+0x5a>
	}
	reg |= ((uint32) 1 << 8);
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  403240:	f06f 0005 	mvn.w	r0, #5
  403244:	e001      	b.n	40324a <enable_interrupts+0x5a>
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  403246:	f06f 0005 	mvn.w	r0, #5
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
}
  40324a:	b003      	add	sp, #12
  40324c:	f85d fb04 	ldr.w	pc, [sp], #4
  403250:	00403539 	.word	0x00403539
  403254:	00403545 	.word	0x00403545

00403258 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  403258:	b510      	push	{r4, lr}
  40325a:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  40325c:	4b24      	ldr	r3, [pc, #144]	; (4032f0 <nmi_get_chipid+0x98>)
  40325e:	681c      	ldr	r4, [r3, #0]
  403260:	2c00      	cmp	r4, #0
  403262:	d140      	bne.n	4032e6 <nmi_get_chipid+0x8e>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  403264:	4619      	mov	r1, r3
  403266:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40326a:	4b22      	ldr	r3, [pc, #136]	; (4032f4 <nmi_get_chipid+0x9c>)
  40326c:	4798      	blx	r3
  40326e:	b118      	cbz	r0, 403278 <nmi_get_chipid+0x20>
			chipid = 0;
  403270:	2200      	movs	r2, #0
  403272:	4b1f      	ldr	r3, [pc, #124]	; (4032f0 <nmi_get_chipid+0x98>)
  403274:	601a      	str	r2, [r3, #0]
			return 0;
  403276:	e038      	b.n	4032ea <nmi_get_chipid+0x92>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  403278:	a901      	add	r1, sp, #4
  40327a:	f241 30f4 	movw	r0, #5108	; 0x13f4
  40327e:	4b1d      	ldr	r3, [pc, #116]	; (4032f4 <nmi_get_chipid+0x9c>)
  403280:	4798      	blx	r3
  403282:	b118      	cbz	r0, 40328c <nmi_get_chipid+0x34>
			chipid = 0;
  403284:	2200      	movs	r2, #0
  403286:	4b1a      	ldr	r3, [pc, #104]	; (4032f0 <nmi_get_chipid+0x98>)
  403288:	601a      	str	r2, [r3, #0]
			return 0;
  40328a:	e02e      	b.n	4032ea <nmi_get_chipid+0x92>
		}

		if (chipid == 0x1002a0)  {
  40328c:	4b18      	ldr	r3, [pc, #96]	; (4032f0 <nmi_get_chipid+0x98>)
  40328e:	681b      	ldr	r3, [r3, #0]
  403290:	4a19      	ldr	r2, [pc, #100]	; (4032f8 <nmi_get_chipid+0xa0>)
  403292:	4293      	cmp	r3, r2
  403294:	d106      	bne.n	4032a4 <nmi_get_chipid+0x4c>
			if (rfrevid == 0x1) { /* 1002A0 */
  403296:	9b01      	ldr	r3, [sp, #4]
  403298:	2b01      	cmp	r3, #1
  40329a:	d01d      	beq.n	4032d8 <nmi_get_chipid+0x80>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
  40329c:	3201      	adds	r2, #1
  40329e:	4b14      	ldr	r3, [pc, #80]	; (4032f0 <nmi_get_chipid+0x98>)
  4032a0:	601a      	str	r2, [r3, #0]
  4032a2:	e019      	b.n	4032d8 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1002b0) {
  4032a4:	4a15      	ldr	r2, [pc, #84]	; (4032fc <nmi_get_chipid+0xa4>)
  4032a6:	4293      	cmp	r3, r2
  4032a8:	d109      	bne.n	4032be <nmi_get_chipid+0x66>
			if(rfrevid == 3) { /* 1002B0 */
  4032aa:	9b01      	ldr	r3, [sp, #4]
  4032ac:	2b03      	cmp	r3, #3
  4032ae:	d013      	beq.n	4032d8 <nmi_get_chipid+0x80>
			} else if(rfrevid == 4) { /* 1002B1 */
  4032b0:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  4032b2:	bf0c      	ite	eq
  4032b4:	3201      	addeq	r2, #1
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
  4032b6:	4a12      	ldrne	r2, [pc, #72]	; (403300 <nmi_get_chipid+0xa8>)
  4032b8:	4b0d      	ldr	r3, [pc, #52]	; (4032f0 <nmi_get_chipid+0x98>)
  4032ba:	601a      	str	r2, [r3, #0]
  4032bc:	e00c      	b.n	4032d8 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1000F0) { 
  4032be:	4a11      	ldr	r2, [pc, #68]	; (403304 <nmi_get_chipid+0xac>)
  4032c0:	4293      	cmp	r3, r2
  4032c2:	d109      	bne.n	4032d8 <nmi_get_chipid+0x80>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  4032c4:	490a      	ldr	r1, [pc, #40]	; (4032f0 <nmi_get_chipid+0x98>)
  4032c6:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  4032ca:	4b0a      	ldr	r3, [pc, #40]	; (4032f4 <nmi_get_chipid+0x9c>)
  4032cc:	4798      	blx	r3
  4032ce:	b118      	cbz	r0, 4032d8 <nmi_get_chipid+0x80>
			chipid = 0;
  4032d0:	2200      	movs	r2, #0
  4032d2:	4b07      	ldr	r3, [pc, #28]	; (4032f0 <nmi_get_chipid+0x98>)
  4032d4:	601a      	str	r2, [r3, #0]
			return 0;
  4032d6:	e008      	b.n	4032ea <nmi_get_chipid+0x92>
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
  4032d8:	4a05      	ldr	r2, [pc, #20]	; (4032f0 <nmi_get_chipid+0x98>)
  4032da:	6813      	ldr	r3, [r2, #0]
  4032dc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4032e0:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  4032e4:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
  4032e6:	4b02      	ldr	r3, [pc, #8]	; (4032f0 <nmi_get_chipid+0x98>)
  4032e8:	681c      	ldr	r4, [r3, #0]
}
  4032ea:	4620      	mov	r0, r4
  4032ec:	b002      	add	sp, #8
  4032ee:	bd10      	pop	{r4, pc}
  4032f0:	20000b5c 	.word	0x20000b5c
  4032f4:	00403539 	.word	0x00403539
  4032f8:	001002a0 	.word	0x001002a0
  4032fc:	001002b0 	.word	0x001002b0
  403300:	001002b2 	.word	0x001002b2
  403304:	001000f0 	.word	0x001000f0

00403308 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  403308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40330a:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  40330c:	f241 0514 	movw	r5, #4116	; 0x1014
  403310:	4c24      	ldr	r4, [pc, #144]	; (4033a4 <wait_for_bootrom+0x9c>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  403312:	4e25      	ldr	r6, [pc, #148]	; (4033a8 <wait_for_bootrom+0xa0>)
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403314:	4628      	mov	r0, r5
  403316:	47a0      	blx	r4
		if (reg & 0x80000000) {
  403318:	2800      	cmp	r0, #0
  40331a:	db02      	blt.n	403322 <wait_for_bootrom+0x1a>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  40331c:	2001      	movs	r0, #1
  40331e:	47b0      	blx	r6
	}
  403320:	e7f8      	b.n	403314 <wait_for_bootrom+0xc>
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  403322:	4822      	ldr	r0, [pc, #136]	; (4033ac <wait_for_bootrom+0xa4>)
  403324:	4b1f      	ldr	r3, [pc, #124]	; (4033a4 <wait_for_bootrom+0x9c>)
  403326:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  403328:	f010 0f01 	tst.w	r0, #1
  40332c:	d109      	bne.n	403342 <wait_for_bootrom+0x3a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  40332e:	4e1e      	ldr	r6, [pc, #120]	; (4033a8 <wait_for_bootrom+0xa0>)
			reg = nm_read_reg(BOOTROM_REG);
  403330:	4d1c      	ldr	r5, [pc, #112]	; (4033a4 <wait_for_bootrom+0x9c>)

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
  403332:	4c1f      	ldr	r4, [pc, #124]	; (4033b0 <wait_for_bootrom+0xa8>)
		{
			nm_bsp_sleep(1);
  403334:	2001      	movs	r0, #1
  403336:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
  403338:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  40333c:	47a8      	blx	r5

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
  40333e:	42a0      	cmp	r0, r4
  403340:	d1f8      	bne.n	403334 <wait_for_bootrom+0x2c>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  403342:	2f02      	cmp	r7, #2
  403344:	d10a      	bne.n	40335c <wait_for_bootrom+0x54>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  403346:	491b      	ldr	r1, [pc, #108]	; (4033b4 <wait_for_bootrom+0xac>)
  403348:	481b      	ldr	r0, [pc, #108]	; (4033b8 <wait_for_bootrom+0xb0>)
  40334a:	4c1c      	ldr	r4, [pc, #112]	; (4033bc <wait_for_bootrom+0xb4>)
  40334c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  40334e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  403352:	f241 008c 	movw	r0, #4236	; 0x108c
  403356:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  403358:	2400      	movs	r4, #0
  40335a:	e00f      	b.n	40337c <wait_for_bootrom+0x74>
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  40335c:	2f03      	cmp	r7, #3
  40335e:	d109      	bne.n	403374 <wait_for_bootrom+0x6c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  403360:	4914      	ldr	r1, [pc, #80]	; (4033b4 <wait_for_bootrom+0xac>)
  403362:	4815      	ldr	r0, [pc, #84]	; (4033b8 <wait_for_bootrom+0xb0>)
  403364:	4c15      	ldr	r4, [pc, #84]	; (4033bc <wait_for_bootrom+0xb4>)
  403366:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  403368:	2100      	movs	r1, #0
  40336a:	f241 008c 	movw	r0, #4236	; 0x108c
  40336e:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  403370:	2400      	movs	r4, #0
  403372:	e003      	b.n	40337c <wait_for_bootrom+0x74>
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  403374:	2f04      	cmp	r7, #4
  403376:	bf14      	ite	ne
  403378:	2400      	movne	r4, #0
  40337a:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  40337c:	4b10      	ldr	r3, [pc, #64]	; (4033c0 <wait_for_bootrom+0xb8>)
  40337e:	4798      	blx	r3
  403380:	f3c0 000b 	ubfx	r0, r0, #0, #12
  403384:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  403388:	bf0c      	ite	eq
  40338a:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  40338e:	4620      	movne	r0, r4
  403390:	4b0c      	ldr	r3, [pc, #48]	; (4033c4 <wait_for_bootrom+0xbc>)
  403392:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  403394:	490c      	ldr	r1, [pc, #48]	; (4033c8 <wait_for_bootrom+0xc0>)
  403396:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  40339a:	4b08      	ldr	r3, [pc, #32]	; (4033bc <wait_for_bootrom+0xb4>)
  40339c:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  40339e:	2000      	movs	r0, #0
  4033a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4033a2:	bf00      	nop
  4033a4:	0040352d 	.word	0x0040352d
  4033a8:	004020e9 	.word	0x004020e9
  4033ac:	000207bc 	.word	0x000207bc
  4033b0:	10add09e 	.word	0x10add09e
  4033b4:	3c1cd57d 	.word	0x3c1cd57d
  4033b8:	000207ac 	.word	0x000207ac
  4033bc:	00403545 	.word	0x00403545
  4033c0:	00403259 	.word	0x00403259
  4033c4:	00403085 	.word	0x00403085
  4033c8:	ef522f61 	.word	0xef522f61

004033cc <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  4033cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033ce:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  4033d0:	f241 038c 	movw	r3, #4236	; 0x108c
  4033d4:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  4033d6:	4b18      	ldr	r3, [pc, #96]	; (403438 <wait_for_firmware_start+0x6c>)
  4033d8:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  4033da:	3802      	subs	r0, #2
  4033dc:	b2c0      	uxtb	r0, r0
  4033de:	2801      	cmp	r0, #1
  4033e0:	d810      	bhi.n	403404 <wait_for_firmware_start+0x38>
		regAddress = NMI_REV_REG;
  4033e2:	4b16      	ldr	r3, [pc, #88]	; (40343c <wait_for_firmware_start+0x70>)
  4033e4:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  4033e6:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  4033ea:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  4033ee:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  4033f2:	9300      	str	r3, [sp, #0]
  4033f4:	e006      	b.n	403404 <wait_for_firmware_start+0x38>
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  4033f6:	4638      	mov	r0, r7
  4033f8:	47b0      	blx	r6
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  4033fa:	9801      	ldr	r0, [sp, #4]
  4033fc:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  4033fe:	3c01      	subs	r4, #1
  403400:	d106      	bne.n	403410 <wait_for_firmware_start+0x44>
  403402:	e013      	b.n	40342c <wait_for_firmware_start+0x60>
ERR2:
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
  403404:	f04f 34ff 	mov.w	r4, #4294967295
  403408:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  40340a:	2702      	movs	r7, #2
  40340c:	4e0c      	ldr	r6, [pc, #48]	; (403440 <wait_for_firmware_start+0x74>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  40340e:	4d0d      	ldr	r5, [pc, #52]	; (403444 <wait_for_firmware_start+0x78>)
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
  403410:	9b00      	ldr	r3, [sp, #0]
  403412:	4298      	cmp	r0, r3
  403414:	d1ef      	bne.n	4033f6 <wait_for_firmware_start+0x2a>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  403416:	9a00      	ldr	r2, [sp, #0]
  403418:	4b07      	ldr	r3, [pc, #28]	; (403438 <wait_for_firmware_start+0x6c>)
  40341a:	429a      	cmp	r2, r3
  40341c:	d109      	bne.n	403432 <wait_for_firmware_start+0x66>
	{
		nm_write_reg(NMI_STATE_REG, 0);
  40341e:	2100      	movs	r1, #0
  403420:	f241 008c 	movw	r0, #4236	; 0x108c
  403424:	4b08      	ldr	r3, [pc, #32]	; (403448 <wait_for_firmware_start+0x7c>)
  403426:	4798      	blx	r3
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  403428:	2000      	movs	r0, #0
  40342a:	e003      	b.n	403434 <wait_for_firmware_start+0x68>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
		if(++cnt >= u32Timeout)
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  40342c:	f06f 0004 	mvn.w	r0, #4
  403430:	e000      	b.n	403434 <wait_for_firmware_start+0x68>
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  403432:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  403434:	b003      	add	sp, #12
  403436:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403438:	02532636 	.word	0x02532636
  40343c:	000207ac 	.word	0x000207ac
  403440:	004020e9 	.word	0x004020e9
  403444:	0040352d 	.word	0x0040352d
  403448:	00403545 	.word	0x00403545

0040344c <chip_deinit>:

sint8 chip_deinit(void)
{
  40344c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40344e:	b083      	sub	sp, #12
	uint32 reg = 0;
  403450:	a902      	add	r1, sp, #8
  403452:	2300      	movs	r3, #0
  403454:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403458:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  40345c:	4b24      	ldr	r3, [pc, #144]	; (4034f0 <chip_deinit+0xa4>)
  40345e:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  403460:	b148      	cbz	r0, 403476 <chip_deinit+0x2a>
		M2M_ERR("failed to de-initialize\n");
  403462:	f240 222f 	movw	r2, #559	; 0x22f
  403466:	4923      	ldr	r1, [pc, #140]	; (4034f4 <chip_deinit+0xa8>)
  403468:	4823      	ldr	r0, [pc, #140]	; (4034f8 <chip_deinit+0xac>)
  40346a:	4c24      	ldr	r4, [pc, #144]	; (4034fc <chip_deinit+0xb0>)
  40346c:	47a0      	blx	r4
  40346e:	4824      	ldr	r0, [pc, #144]	; (403500 <chip_deinit+0xb4>)
  403470:	47a0      	blx	r4
  403472:	4824      	ldr	r0, [pc, #144]	; (403504 <chip_deinit+0xb8>)
  403474:	47a0      	blx	r4
	}
	reg &= ~(1 << 10);
  403476:	9901      	ldr	r1, [sp, #4]
  403478:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  40347c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  40347e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403482:	4b21      	ldr	r3, [pc, #132]	; (403508 <chip_deinit+0xbc>)
  403484:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  403486:	4605      	mov	r5, r0
  403488:	b158      	cbz	r0, 4034a2 <chip_deinit+0x56>
		M2M_ERR("Error while writing reg\n");
  40348a:	f240 2235 	movw	r2, #565	; 0x235
  40348e:	4919      	ldr	r1, [pc, #100]	; (4034f4 <chip_deinit+0xa8>)
  403490:	4819      	ldr	r0, [pc, #100]	; (4034f8 <chip_deinit+0xac>)
  403492:	4c1a      	ldr	r4, [pc, #104]	; (4034fc <chip_deinit+0xb0>)
  403494:	47a0      	blx	r4
  403496:	481d      	ldr	r0, [pc, #116]	; (40350c <chip_deinit+0xc0>)
  403498:	47a0      	blx	r4
  40349a:	481a      	ldr	r0, [pc, #104]	; (403504 <chip_deinit+0xb8>)
  40349c:	47a0      	blx	r4
		return ret;
  40349e:	4628      	mov	r0, r5
  4034a0:	e024      	b.n	4034ec <chip_deinit+0xa0>
  4034a2:	240a      	movs	r4, #10
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4034a4:	4e12      	ldr	r6, [pc, #72]	; (4034f0 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4034a6:	4f18      	ldr	r7, [pc, #96]	; (403508 <chip_deinit+0xbc>)
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4034a8:	a901      	add	r1, sp, #4
  4034aa:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4034ae:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  4034b0:	4605      	mov	r5, r0
  4034b2:	b158      	cbz	r0, 4034cc <chip_deinit+0x80>
			M2M_ERR("Error while reading reg\n");
  4034b4:	f44f 720f 	mov.w	r2, #572	; 0x23c
  4034b8:	490e      	ldr	r1, [pc, #56]	; (4034f4 <chip_deinit+0xa8>)
  4034ba:	480f      	ldr	r0, [pc, #60]	; (4034f8 <chip_deinit+0xac>)
  4034bc:	4c0f      	ldr	r4, [pc, #60]	; (4034fc <chip_deinit+0xb0>)
  4034be:	47a0      	blx	r4
  4034c0:	4813      	ldr	r0, [pc, #76]	; (403510 <chip_deinit+0xc4>)
  4034c2:	47a0      	blx	r4
  4034c4:	480f      	ldr	r0, [pc, #60]	; (403504 <chip_deinit+0xb8>)
  4034c6:	47a0      	blx	r4
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4034c8:	4628      	mov	r0, r5
		if (ret != M2M_SUCCESS) {
			M2M_ERR("Error while reading reg\n");
			return ret;
  4034ca:	e00f      	b.n	4034ec <chip_deinit+0xa0>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
  4034cc:	9901      	ldr	r1, [sp, #4]
  4034ce:	f411 6f80 	tst.w	r1, #1024	; 0x400
  4034d2:	d00a      	beq.n	4034ea <chip_deinit+0x9e>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
  4034d4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  4034d8:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4034da:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4034de:	47b8      	blx	r7
  4034e0:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  4034e2:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  4034e6:	d1df      	bne.n	4034a8 <chip_deinit+0x5c>
  4034e8:	e000      	b.n	4034ec <chip_deinit+0xa0>
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4034ea:	2000      	movs	r0, #0
		}

	} while (timeout);

	return ret;
}
  4034ec:	b003      	add	sp, #12
  4034ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034f0:	00403539 	.word	0x00403539
  4034f4:	00411e48 	.word	0x00411e48
  4034f8:	00411714 	.word	0x00411714
  4034fc:	00408701 	.word	0x00408701
  403500:	00411db4 	.word	0x00411db4
  403504:	0041173c 	.word	0x0041173c
  403508:	00403545 	.word	0x00403545
  40350c:	00411dd0 	.word	0x00411dd0
  403510:	00411dec 	.word	0x00411dec

00403514 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  403514:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  403516:	4b01      	ldr	r3, [pc, #4]	; (40351c <nm_bus_iface_init+0x8>)
  403518:	4798      	blx	r3

	return ret;
}
  40351a:	bd08      	pop	{r3, pc}
  40351c:	00402231 	.word	0x00402231

00403520 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  403520:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  403522:	4b01      	ldr	r3, [pc, #4]	; (403528 <nm_bus_iface_deinit+0x8>)
  403524:	4798      	blx	r3

	return ret;
}
  403526:	bd08      	pop	{r3, pc}
  403528:	004023bd 	.word	0x004023bd

0040352c <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  40352c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  40352e:	4b01      	ldr	r3, [pc, #4]	; (403534 <nm_read_reg+0x8>)
  403530:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  403532:	bd08      	pop	{r3, pc}
  403534:	00403d7d 	.word	0x00403d7d

00403538 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  403538:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  40353a:	4b01      	ldr	r3, [pc, #4]	; (403540 <nm_read_reg_with_ret+0x8>)
  40353c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  40353e:	bd08      	pop	{r3, pc}
  403540:	00403d95 	.word	0x00403d95

00403544 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  403544:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  403546:	4b01      	ldr	r3, [pc, #4]	; (40354c <nm_write_reg+0x8>)
  403548:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  40354a:	bd08      	pop	{r3, pc}
  40354c:	00403dad 	.word	0x00403dad

00403550 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  403550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403554:	4607      	mov	r7, r0
  403556:	4689      	mov	r9, r1
  403558:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  40355a:	4b13      	ldr	r3, [pc, #76]	; (4035a8 <nm_read_block+0x58>)
  40355c:	f8b3 8000 	ldrh.w	r8, [r3]
  403560:	f1a8 0808 	sub.w	r8, r8, #8
  403564:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  403568:	4542      	cmp	r2, r8
  40356a:	d808      	bhi.n	40357e <nm_read_block+0x2e>
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  40356c:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  40356e:	b2aa      	uxth	r2, r5
  403570:	eb09 0106 	add.w	r1, r9, r6
  403574:	4638      	mov	r0, r7
  403576:	4b0d      	ldr	r3, [pc, #52]	; (4035ac <nm_read_block+0x5c>)
  403578:	4798      	blx	r3
  40357a:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  40357c:	e010      	b.n	4035a0 <nm_read_block+0x50>
  40357e:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  403580:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  403582:	f8df a028 	ldr.w	sl, [pc, #40]	; 4035ac <nm_read_block+0x5c>
  403586:	4642      	mov	r2, r8
  403588:	eb09 0106 	add.w	r1, r9, r6
  40358c:	4638      	mov	r0, r7
  40358e:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  403590:	4603      	mov	r3, r0
  403592:	b928      	cbnz	r0, 4035a0 <nm_read_block+0x50>
			u32Sz -= u16MaxTrxSz;
  403594:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  403596:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  403598:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  40359a:	42a5      	cmp	r5, r4
  40359c:	d8f3      	bhi.n	403586 <nm_read_block+0x36>
  40359e:	e7e6      	b.n	40356e <nm_read_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  4035a0:	4618      	mov	r0, r3
  4035a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035a6:	bf00      	nop
  4035a8:	20000014 	.word	0x20000014
  4035ac:	00403ed1 	.word	0x00403ed1

004035b0 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  4035b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4035b4:	4607      	mov	r7, r0
  4035b6:	4689      	mov	r9, r1
  4035b8:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  4035ba:	4b13      	ldr	r3, [pc, #76]	; (403608 <nm_write_block+0x58>)
  4035bc:	f8b3 8000 	ldrh.w	r8, [r3]
  4035c0:	f1a8 0808 	sub.w	r8, r8, #8
  4035c4:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4035c8:	4542      	cmp	r2, r8
  4035ca:	d808      	bhi.n	4035de <nm_write_block+0x2e>
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  4035cc:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4035ce:	b2aa      	uxth	r2, r5
  4035d0:	eb09 0106 	add.w	r1, r9, r6
  4035d4:	4638      	mov	r0, r7
  4035d6:	4b0d      	ldr	r3, [pc, #52]	; (40360c <nm_write_block+0x5c>)
  4035d8:	4798      	blx	r3
  4035da:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  4035dc:	e010      	b.n	403600 <nm_write_block+0x50>
  4035de:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4035e0:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4035e2:	f8df a028 	ldr.w	sl, [pc, #40]	; 40360c <nm_write_block+0x5c>
  4035e6:	4642      	mov	r2, r8
  4035e8:	eb09 0106 	add.w	r1, r9, r6
  4035ec:	4638      	mov	r0, r7
  4035ee:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  4035f0:	4603      	mov	r3, r0
  4035f2:	b928      	cbnz	r0, 403600 <nm_write_block+0x50>
			u32Sz -= u16MaxTrxSz;
  4035f4:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  4035f6:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  4035f8:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4035fa:	42a5      	cmp	r5, r4
  4035fc:	d8f3      	bhi.n	4035e6 <nm_write_block+0x36>
  4035fe:	e7e6      	b.n	4035ce <nm_write_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  403600:	4618      	mov	r0, r3
  403602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403606:	bf00      	nop
  403608:	20000014 	.word	0x20000014
  40360c:	00403f9d 	.word	0x00403f9d

00403610 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  403610:	b530      	push	{r4, r5, lr}
  403612:	b083      	sub	sp, #12
  403614:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  403616:	a902      	add	r1, sp, #8
  403618:	2300      	movs	r3, #0
  40361a:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  40361e:	4823      	ldr	r0, [pc, #140]	; (4036ac <nm_get_firmware_info+0x9c>)
  403620:	4b23      	ldr	r3, [pc, #140]	; (4036b0 <nm_get_firmware_info+0xa0>)
  403622:	4798      	blx	r3
  403624:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  403626:	9a01      	ldr	r2, [sp, #4]
  403628:	4b22      	ldr	r3, [pc, #136]	; (4036b4 <nm_get_firmware_info+0xa4>)
  40362a:	429a      	cmp	r2, r3
  40362c:	d105      	bne.n	40363a <nm_get_firmware_info+0x2a>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  40362e:	a901      	add	r1, sp, #4
  403630:	f241 0048 	movw	r0, #4168	; 0x1048
  403634:	4b1e      	ldr	r3, [pc, #120]	; (4036b0 <nm_get_firmware_info+0xa0>)
  403636:	4798      	blx	r3
  403638:	4605      	mov	r5, r0
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  40363a:	9b01      	ldr	r3, [sp, #4]
  40363c:	0c1a      	lsrs	r2, r3, #16
  40363e:	1211      	asrs	r1, r2, #8
  403640:	71e1      	strb	r1, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  403642:	f3c2 1103 	ubfx	r1, r2, #4, #4
  403646:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  403648:	f002 020f 	and.w	r2, r2, #15
  40364c:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  40364e:	121a      	asrs	r2, r3, #8
  403650:	7122      	strb	r2, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  403652:	f3c3 1203 	ubfx	r2, r3, #4, #4
  403656:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  403658:	f003 030f 	and.w	r3, r3, #15
  40365c:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  40365e:	4b16      	ldr	r3, [pc, #88]	; (4036b8 <nm_get_firmware_info+0xa8>)
  403660:	4798      	blx	r3
  403662:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  403664:	7922      	ldrb	r2, [r4, #4]
  403666:	79a3      	ldrb	r3, [r4, #6]
  403668:	f003 030f 	and.w	r3, r3, #15
  40366c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  403670:	7963      	ldrb	r3, [r4, #5]
  403672:	011b      	lsls	r3, r3, #4
  403674:	b2db      	uxtb	r3, r3
  403676:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
	if(curr_drv_ver <  min_req_drv_ver) {
  403678:	79e1      	ldrb	r1, [r4, #7]
  40367a:	7a62      	ldrb	r2, [r4, #9]
  40367c:	f002 020f 	and.w	r2, r2, #15
  403680:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
  403684:	7a22      	ldrb	r2, [r4, #8]
  403686:	0112      	lsls	r2, r2, #4
  403688:	b2d2      	uxtb	r2, r2
  40368a:	430a      	orrs	r2, r1
  40368c:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  403690:	428a      	cmp	r2, r1
  403692:	bf88      	it	hi
  403694:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  403698:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  40369c:	4293      	cmp	r3, r2
	}
	return ret;
}
  40369e:	bf8c      	ite	hi
  4036a0:	4628      	movhi	r0, r5
  4036a2:	f06f 000c 	mvnls.w	r0, #12
  4036a6:	b003      	add	sp, #12
  4036a8:	bd30      	pop	{r4, r5, pc}
  4036aa:	bf00      	nop
  4036ac:	000207ac 	.word	0x000207ac
  4036b0:	00403539 	.word	0x00403539
  4036b4:	d75dc1c3 	.word	0xd75dc1c3
  4036b8:	00403259 	.word	0x00403259

004036bc <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  4036bc:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  4036be:	b130      	cbz	r0, 4036ce <nm_drv_init+0x12>
		u8Mode = *((uint8 *)arg);
  4036c0:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  4036c2:	1e63      	subs	r3, r4, #1
  4036c4:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  4036c6:	2b04      	cmp	r3, #4
  4036c8:	bf28      	it	cs
  4036ca:	2401      	movcs	r4, #1
  4036cc:	e000      	b.n	4036d0 <nm_drv_init+0x14>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
  4036ce:	2401      	movs	r4, #1
	}
	
	ret = nm_bus_iface_init(NULL);
  4036d0:	2000      	movs	r0, #0
  4036d2:	4b1d      	ldr	r3, [pc, #116]	; (403748 <nm_drv_init+0x8c>)
  4036d4:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4036d6:	4605      	mov	r5, r0
  4036d8:	b150      	cbz	r0, 4036f0 <nm_drv_init+0x34>
		M2M_ERR("[nmi start]: fail init bus\n");
  4036da:	f44f 7292 	mov.w	r2, #292	; 0x124
  4036de:	491b      	ldr	r1, [pc, #108]	; (40374c <nm_drv_init+0x90>)
  4036e0:	481b      	ldr	r0, [pc, #108]	; (403750 <nm_drv_init+0x94>)
  4036e2:	4c1c      	ldr	r4, [pc, #112]	; (403754 <nm_drv_init+0x98>)
  4036e4:	47a0      	blx	r4
  4036e6:	481c      	ldr	r0, [pc, #112]	; (403758 <nm_drv_init+0x9c>)
  4036e8:	47a0      	blx	r4
  4036ea:	481c      	ldr	r0, [pc, #112]	; (40375c <nm_drv_init+0xa0>)
  4036ec:	47a0      	blx	r4
		goto ERR1;
  4036ee:	e029      	b.n	403744 <nm_drv_init+0x88>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  4036f0:	481b      	ldr	r0, [pc, #108]	; (403760 <nm_drv_init+0xa4>)
  4036f2:	4d18      	ldr	r5, [pc, #96]	; (403754 <nm_drv_init+0x98>)
  4036f4:	47a8      	blx	r5
  4036f6:	4b1b      	ldr	r3, [pc, #108]	; (403764 <nm_drv_init+0xa8>)
  4036f8:	4798      	blx	r3
  4036fa:	4601      	mov	r1, r0
  4036fc:	481a      	ldr	r0, [pc, #104]	; (403768 <nm_drv_init+0xac>)
  4036fe:	47a8      	blx	r5
  403700:	4816      	ldr	r0, [pc, #88]	; (40375c <nm_drv_init+0xa0>)
  403702:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  403704:	4b19      	ldr	r3, [pc, #100]	; (40376c <nm_drv_init+0xb0>)
  403706:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  403708:	4620      	mov	r0, r4
  40370a:	4b19      	ldr	r3, [pc, #100]	; (403770 <nm_drv_init+0xb4>)
  40370c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40370e:	4605      	mov	r5, r0
  403710:	b9b0      	cbnz	r0, 403740 <nm_drv_init+0x84>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  403712:	4620      	mov	r0, r4
  403714:	4b17      	ldr	r3, [pc, #92]	; (403774 <nm_drv_init+0xb8>)
  403716:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403718:	4605      	mov	r5, r0
  40371a:	b988      	cbnz	r0, 403740 <nm_drv_init+0x84>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  40371c:	3c02      	subs	r4, #2
  40371e:	b2e4      	uxtb	r4, r4
  403720:	2c01      	cmp	r4, #1
  403722:	d90f      	bls.n	403744 <nm_drv_init+0x88>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  403724:	4b14      	ldr	r3, [pc, #80]	; (403778 <nm_drv_init+0xbc>)
  403726:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403728:	4605      	mov	r5, r0
  40372a:	b158      	cbz	r0, 403744 <nm_drv_init+0x88>
		M2M_ERR("failed to enable interrupts..\n");
  40372c:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  403730:	4906      	ldr	r1, [pc, #24]	; (40374c <nm_drv_init+0x90>)
  403732:	4807      	ldr	r0, [pc, #28]	; (403750 <nm_drv_init+0x94>)
  403734:	4c07      	ldr	r4, [pc, #28]	; (403754 <nm_drv_init+0x98>)
  403736:	47a0      	blx	r4
  403738:	4810      	ldr	r0, [pc, #64]	; (40377c <nm_drv_init+0xc0>)
  40373a:	47a0      	blx	r4
  40373c:	4807      	ldr	r0, [pc, #28]	; (40375c <nm_drv_init+0xa0>)
  40373e:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  403740:	4b0f      	ldr	r3, [pc, #60]	; (403780 <nm_drv_init+0xc4>)
  403742:	4798      	blx	r3
ERR1:
	return ret;
}
  403744:	4628      	mov	r0, r5
  403746:	bd38      	pop	{r3, r4, r5, pc}
  403748:	00403515 	.word	0x00403515
  40374c:	00411f00 	.word	0x00411f00
  403750:	00411714 	.word	0x00411714
  403754:	00408701 	.word	0x00408701
  403758:	00411e54 	.word	0x00411e54
  40375c:	0041173c 	.word	0x0041173c
  403760:	004119f0 	.word	0x004119f0
  403764:	00403259 	.word	0x00403259
  403768:	00411e70 	.word	0x00411e70
  40376c:	00403dc5 	.word	0x00403dc5
  403770:	00403309 	.word	0x00403309
  403774:	004033cd 	.word	0x004033cd
  403778:	004031f1 	.word	0x004031f1
  40377c:	00411e80 	.word	0x00411e80
  403780:	00403521 	.word	0x00403521

00403784 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  403784:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  403786:	4b19      	ldr	r3, [pc, #100]	; (4037ec <nm_drv_deinit+0x68>)
  403788:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40378a:	b158      	cbz	r0, 4037a4 <nm_drv_deinit+0x20>
  40378c:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  40378e:	f44f 72ba 	mov.w	r2, #372	; 0x174
  403792:	4917      	ldr	r1, [pc, #92]	; (4037f0 <nm_drv_deinit+0x6c>)
  403794:	4817      	ldr	r0, [pc, #92]	; (4037f4 <nm_drv_deinit+0x70>)
  403796:	4d18      	ldr	r5, [pc, #96]	; (4037f8 <nm_drv_deinit+0x74>)
  403798:	47a8      	blx	r5
  40379a:	4818      	ldr	r0, [pc, #96]	; (4037fc <nm_drv_deinit+0x78>)
  40379c:	47a8      	blx	r5
  40379e:	4818      	ldr	r0, [pc, #96]	; (403800 <nm_drv_deinit+0x7c>)
  4037a0:	47a8      	blx	r5
		goto ERR1;
  4037a2:	e020      	b.n	4037e6 <nm_drv_deinit+0x62>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  4037a4:	2000      	movs	r0, #0
  4037a6:	4b17      	ldr	r3, [pc, #92]	; (403804 <nm_drv_deinit+0x80>)
  4037a8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4037aa:	4604      	mov	r4, r0
  4037ac:	b150      	cbz	r0, 4037c4 <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  4037ae:	f240 127b 	movw	r2, #379	; 0x17b
  4037b2:	490f      	ldr	r1, [pc, #60]	; (4037f0 <nm_drv_deinit+0x6c>)
  4037b4:	480f      	ldr	r0, [pc, #60]	; (4037f4 <nm_drv_deinit+0x70>)
  4037b6:	4d10      	ldr	r5, [pc, #64]	; (4037f8 <nm_drv_deinit+0x74>)
  4037b8:	47a8      	blx	r5
  4037ba:	4813      	ldr	r0, [pc, #76]	; (403808 <nm_drv_deinit+0x84>)
  4037bc:	47a8      	blx	r5
  4037be:	4810      	ldr	r0, [pc, #64]	; (403800 <nm_drv_deinit+0x7c>)
  4037c0:	47a8      	blx	r5
		goto ERR1;
  4037c2:	e010      	b.n	4037e6 <nm_drv_deinit+0x62>
	}

	ret = nm_bus_iface_deinit();
  4037c4:	4b11      	ldr	r3, [pc, #68]	; (40380c <nm_drv_deinit+0x88>)
  4037c6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4037c8:	4604      	mov	r4, r0
  4037ca:	b150      	cbz	r0, 4037e2 <nm_drv_deinit+0x5e>
		M2M_ERR("[nmi stop]: fail init bus\n");
  4037cc:	f240 1281 	movw	r2, #385	; 0x181
  4037d0:	4907      	ldr	r1, [pc, #28]	; (4037f0 <nm_drv_deinit+0x6c>)
  4037d2:	4808      	ldr	r0, [pc, #32]	; (4037f4 <nm_drv_deinit+0x70>)
  4037d4:	4d08      	ldr	r5, [pc, #32]	; (4037f8 <nm_drv_deinit+0x74>)
  4037d6:	47a8      	blx	r5
  4037d8:	480d      	ldr	r0, [pc, #52]	; (403810 <nm_drv_deinit+0x8c>)
  4037da:	47a8      	blx	r5
  4037dc:	4808      	ldr	r0, [pc, #32]	; (403800 <nm_drv_deinit+0x7c>)
  4037de:	47a8      	blx	r5
		goto ERR1;
  4037e0:	e001      	b.n	4037e6 <nm_drv_deinit+0x62>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  4037e2:	4b0c      	ldr	r3, [pc, #48]	; (403814 <nm_drv_deinit+0x90>)
  4037e4:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
  4037e6:	4620      	mov	r0, r4
  4037e8:	bd38      	pop	{r3, r4, r5, pc}
  4037ea:	bf00      	nop
  4037ec:	0040344d 	.word	0x0040344d
  4037f0:	00411f0c 	.word	0x00411f0c
  4037f4:	00411714 	.word	0x00411714
  4037f8:	00408701 	.word	0x00408701
  4037fc:	00411ea0 	.word	0x00411ea0
  403800:	0041173c 	.word	0x0041173c
  403804:	00404a95 	.word	0x00404a95
  403808:	00411ec0 	.word	0x00411ec0
  40380c:	00403521 	.word	0x00403521
  403810:	00411ee4 	.word	0x00411ee4
  403814:	00403d71 	.word	0x00403d71

00403818 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  403818:	b500      	push	{lr}
  40381a:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  40381c:	2300      	movs	r3, #0
  40381e:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  403820:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  403822:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  403826:	a901      	add	r1, sp, #4
  403828:	2003      	movs	r0, #3
  40382a:	4b02      	ldr	r3, [pc, #8]	; (403834 <nmi_spi_read+0x1c>)
  40382c:	4798      	blx	r3
}
  40382e:	b005      	add	sp, #20
  403830:	f85d fb04 	ldr.w	pc, [sp], #4
  403834:	00402315 	.word	0x00402315

00403838 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  403838:	b5f0      	push	{r4, r5, r6, r7, lr}
  40383a:	b083      	sub	sp, #12
  40383c:	4605      	mov	r5, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
  40383e:	28cf      	cmp	r0, #207	; 0xcf
  403840:	d004      	beq.n	40384c <spi_cmd_rsp+0x14>
  403842:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  403846:	b2db      	uxtb	r3, r3
  403848:	2b01      	cmp	r3, #1
  40384a:	d806      	bhi.n	40385a <spi_cmd_rsp+0x22>
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  40384c:	2101      	movs	r1, #1
  40384e:	f10d 0007 	add.w	r0, sp, #7
  403852:	4b22      	ldr	r3, [pc, #136]	; (4038dc <spi_cmd_rsp+0xa4>)
  403854:	4798      	blx	r3
  403856:	2800      	cmp	r0, #0
  403858:	d13a      	bne.n	4038d0 <spi_cmd_rsp+0x98>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  40385a:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  40385c:	2701      	movs	r7, #1
  40385e:	4e1f      	ldr	r6, [pc, #124]	; (4038dc <spi_cmd_rsp+0xa4>)
  403860:	4639      	mov	r1, r7
  403862:	f10d 0007 	add.w	r0, sp, #7
  403866:	47b0      	blx	r6
  403868:	b158      	cbz	r0, 403882 <spi_cmd_rsp+0x4a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  40386a:	f240 1227 	movw	r2, #295	; 0x127
  40386e:	491c      	ldr	r1, [pc, #112]	; (4038e0 <spi_cmd_rsp+0xa8>)
  403870:	481c      	ldr	r0, [pc, #112]	; (4038e4 <spi_cmd_rsp+0xac>)
  403872:	4c1d      	ldr	r4, [pc, #116]	; (4038e8 <spi_cmd_rsp+0xb0>)
  403874:	47a0      	blx	r4
  403876:	481d      	ldr	r0, [pc, #116]	; (4038ec <spi_cmd_rsp+0xb4>)
  403878:	47a0      	blx	r4
  40387a:	481d      	ldr	r0, [pc, #116]	; (4038f0 <spi_cmd_rsp+0xb8>)
  40387c:	47a0      	blx	r4
			result = N_FAIL;
  40387e:	2000      	movs	r0, #0
			goto _fail_;
  403880:	e029      	b.n	4038d6 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  403882:	f89d 3007 	ldrb.w	r3, [sp, #7]
  403886:	42ab      	cmp	r3, r5
  403888:	d005      	beq.n	403896 <spi_cmd_rsp+0x5e>
  40388a:	1e63      	subs	r3, r4, #1
  40388c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  403890:	d1e6      	bne.n	403860 <spi_cmd_rsp+0x28>
  403892:	240b      	movs	r4, #11
  403894:	e000      	b.n	403898 <spi_cmd_rsp+0x60>
  403896:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403898:	2601      	movs	r6, #1
  40389a:	4d10      	ldr	r5, [pc, #64]	; (4038dc <spi_cmd_rsp+0xa4>)
  40389c:	4631      	mov	r1, r6
  40389e:	f10d 0007 	add.w	r0, sp, #7
  4038a2:	47a8      	blx	r5
  4038a4:	b158      	cbz	r0, 4038be <spi_cmd_rsp+0x86>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  4038a6:	f240 1235 	movw	r2, #309	; 0x135
  4038aa:	490d      	ldr	r1, [pc, #52]	; (4038e0 <spi_cmd_rsp+0xa8>)
  4038ac:	480d      	ldr	r0, [pc, #52]	; (4038e4 <spi_cmd_rsp+0xac>)
  4038ae:	4c0e      	ldr	r4, [pc, #56]	; (4038e8 <spi_cmd_rsp+0xb0>)
  4038b0:	47a0      	blx	r4
  4038b2:	480e      	ldr	r0, [pc, #56]	; (4038ec <spi_cmd_rsp+0xb4>)
  4038b4:	47a0      	blx	r4
  4038b6:	480e      	ldr	r0, [pc, #56]	; (4038f0 <spi_cmd_rsp+0xb8>)
  4038b8:	47a0      	blx	r4
			result = N_FAIL;
  4038ba:	2000      	movs	r0, #0
			goto _fail_;
  4038bc:	e00b      	b.n	4038d6 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  4038be:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4038c2:	b13b      	cbz	r3, 4038d4 <spi_cmd_rsp+0x9c>
  4038c4:	1e63      	subs	r3, r4, #1
  4038c6:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  4038ca:	d1e7      	bne.n	40389c <spi_cmd_rsp+0x64>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  4038cc:	2001      	movs	r0, #1
  4038ce:	e002      	b.n	4038d6 <spi_cmd_rsp+0x9e>
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
			result = N_FAIL;
  4038d0:	2000      	movs	r0, #0
  4038d2:	e000      	b.n	4038d6 <spi_cmd_rsp+0x9e>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  4038d4:	2001      	movs	r0, #1
	} while((rsp != 0x00) && (s8RetryCnt-- >0));

_fail_:

	return result;
}
  4038d6:	b003      	add	sp, #12
  4038d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038da:	bf00      	nop
  4038dc:	00403819 	.word	0x00403819
  4038e0:	00412424 	.word	0x00412424
  4038e4:	00411714 	.word	0x00411714
  4038e8:	00408701 	.word	0x00408701
  4038ec:	00411f68 	.word	0x00411f68
  4038f0:	0041173c 	.word	0x0041173c

004038f4 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  4038f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038f8:	b083      	sub	sp, #12
  4038fa:	4682      	mov	sl, r0
  4038fc:	4689      	mov	r9, r1
  4038fe:	4693      	mov	fp, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  403900:	f04f 0800 	mov.w	r8, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403904:	4d35      	ldr	r5, [pc, #212]	; (4039dc <spi_data_read+0xe8>)
	/**
		Data
	**/
	ix = 0;
	do {
		if (sz <= DATA_PKT_SZ)
  403906:	f5b9 5f00 	cmp.w	r9, #8192	; 0x2000
			nbytes = sz;
  40390a:	bf94      	ite	ls
  40390c:	fa0f f789 	sxthls.w	r7, r9
		else
			nbytes = DATA_PKT_SZ;
  403910:	f44f 5700 	movhi.w	r7, #8192	; 0x2000

		/**
			Data Respnose header
		**/
		retry = 10;
  403914:	240a      	movs	r4, #10
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  403916:	2601      	movs	r6, #1
  403918:	4631      	mov	r1, r6
  40391a:	f10d 0003 	add.w	r0, sp, #3
  40391e:	47a8      	blx	r5
  403920:	b158      	cbz	r0, 40393a <spi_data_read+0x46>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  403922:	f240 1257 	movw	r2, #343	; 0x157
  403926:	492e      	ldr	r1, [pc, #184]	; (4039e0 <spi_data_read+0xec>)
  403928:	482e      	ldr	r0, [pc, #184]	; (4039e4 <spi_data_read+0xf0>)
  40392a:	4c2f      	ldr	r4, [pc, #188]	; (4039e8 <spi_data_read+0xf4>)
  40392c:	47a0      	blx	r4
  40392e:	482f      	ldr	r0, [pc, #188]	; (4039ec <spi_data_read+0xf8>)
  403930:	47a0      	blx	r4
  403932:	482f      	ldr	r0, [pc, #188]	; (4039f0 <spi_data_read+0xfc>)
  403934:	47a0      	blx	r4
  403936:	2000      	movs	r0, #0
  403938:	e04d      	b.n	4039d6 <spi_data_read+0xe2>
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
  40393a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40393e:	091b      	lsrs	r3, r3, #4
  403940:	2b0f      	cmp	r3, #15
  403942:	d005      	beq.n	403950 <spi_data_read+0x5c>
  403944:	3c01      	subs	r4, #1
  403946:	b224      	sxth	r4, r4
				break;
		} while (retry--);
  403948:	f1b4 3fff 	cmp.w	r4, #4294967295
  40394c:	d1e4      	bne.n	403918 <spi_data_read+0x24>
  40394e:	e001      	b.n	403954 <spi_data_read+0x60>

		if (result == N_FAIL)
			break;

		if (retry <= 0) {
  403950:	2c00      	cmp	r4, #0
  403952:	dc0d      	bgt.n	403970 <spi_data_read+0x7c>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  403954:	f240 1263 	movw	r2, #355	; 0x163
  403958:	4921      	ldr	r1, [pc, #132]	; (4039e0 <spi_data_read+0xec>)
  40395a:	4822      	ldr	r0, [pc, #136]	; (4039e4 <spi_data_read+0xf0>)
  40395c:	4c22      	ldr	r4, [pc, #136]	; (4039e8 <spi_data_read+0xf4>)
  40395e:	47a0      	blx	r4
  403960:	f89d 1003 	ldrb.w	r1, [sp, #3]
  403964:	4823      	ldr	r0, [pc, #140]	; (4039f4 <spi_data_read+0x100>)
  403966:	47a0      	blx	r4
  403968:	4821      	ldr	r0, [pc, #132]	; (4039f0 <spi_data_read+0xfc>)
  40396a:	47a0      	blx	r4
			result = N_FAIL;
  40396c:	2000      	movs	r0, #0
			break;
  40396e:	e032      	b.n	4039d6 <spi_data_read+0xe2>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  403970:	b2bf      	uxth	r7, r7
  403972:	4639      	mov	r1, r7
  403974:	eb0a 0008 	add.w	r0, sl, r8
  403978:	47a8      	blx	r5
  40397a:	b158      	cbz	r0, 403994 <spi_data_read+0xa0>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  40397c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  403980:	4917      	ldr	r1, [pc, #92]	; (4039e0 <spi_data_read+0xec>)
  403982:	4818      	ldr	r0, [pc, #96]	; (4039e4 <spi_data_read+0xf0>)
  403984:	4c18      	ldr	r4, [pc, #96]	; (4039e8 <spi_data_read+0xf4>)
  403986:	47a0      	blx	r4
  403988:	481b      	ldr	r0, [pc, #108]	; (4039f8 <spi_data_read+0x104>)
  40398a:	47a0      	blx	r4
  40398c:	4818      	ldr	r0, [pc, #96]	; (4039f0 <spi_data_read+0xfc>)
  40398e:	47a0      	blx	r4
			result = N_FAIL;
  403990:	2000      	movs	r0, #0
			break;
  403992:	e020      	b.n	4039d6 <spi_data_read+0xe2>
		}
		if(!clockless)
  403994:	f1bb 0f00 	cmp.w	fp, #0
  403998:	d112      	bne.n	4039c0 <spi_data_read+0xcc>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
  40399a:	4b18      	ldr	r3, [pc, #96]	; (4039fc <spi_data_read+0x108>)
  40399c:	781b      	ldrb	r3, [r3, #0]
  40399e:	b97b      	cbnz	r3, 4039c0 <spi_data_read+0xcc>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  4039a0:	2102      	movs	r1, #2
  4039a2:	a801      	add	r0, sp, #4
  4039a4:	47a8      	blx	r5
  4039a6:	b158      	cbz	r0, 4039c0 <spi_data_read+0xcc>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  4039a8:	f240 1277 	movw	r2, #375	; 0x177
  4039ac:	490c      	ldr	r1, [pc, #48]	; (4039e0 <spi_data_read+0xec>)
  4039ae:	480d      	ldr	r0, [pc, #52]	; (4039e4 <spi_data_read+0xf0>)
  4039b0:	4c0d      	ldr	r4, [pc, #52]	; (4039e8 <spi_data_read+0xf4>)
  4039b2:	47a0      	blx	r4
  4039b4:	4812      	ldr	r0, [pc, #72]	; (403a00 <spi_data_read+0x10c>)
  4039b6:	47a0      	blx	r4
  4039b8:	480d      	ldr	r0, [pc, #52]	; (4039f0 <spi_data_read+0xfc>)
  4039ba:	47a0      	blx	r4
					result = N_FAIL;
  4039bc:	2000      	movs	r0, #0
					break;
  4039be:	e00a      	b.n	4039d6 <spi_data_read+0xe2>
				}
			}
		}
		ix += nbytes;
  4039c0:	44b8      	add	r8, r7
  4039c2:	fa0f f888 	sxth.w	r8, r8
		sz -= nbytes;
  4039c6:	ebc7 0709 	rsb	r7, r7, r9
  4039ca:	fa1f f987 	uxth.w	r9, r7

	} while (sz);
  4039ce:	f1b9 0f00 	cmp.w	r9, #0
  4039d2:	d198      	bne.n	403906 <spi_data_read+0x12>
  4039d4:	2001      	movs	r0, #1

	return result;
}
  4039d6:	b003      	add	sp, #12
  4039d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039dc:	00403819 	.word	0x00403819
  4039e0:	0041253c 	.word	0x0041253c
  4039e4:	00411714 	.word	0x00411714
  4039e8:	00408701 	.word	0x00408701
  4039ec:	00411f9c 	.word	0x00411f9c
  4039f0:	0041173c 	.word	0x0041173c
  4039f4:	00411fd0 	.word	0x00411fd0
  4039f8:	00412000 	.word	0x00412000
  4039fc:	20000b60 	.word	0x20000b60
  403a00:	00412034 	.word	0x00412034

00403a04 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
  403a04:	b500      	push	{lr}
  403a06:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
  403a08:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  403a0a:	2300      	movs	r3, #0
  403a0c:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  403a0e:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  403a12:	a901      	add	r1, sp, #4
  403a14:	2003      	movs	r0, #3
  403a16:	4b02      	ldr	r3, [pc, #8]	; (403a20 <nmi_spi_write+0x1c>)
  403a18:	4798      	blx	r3
}
  403a1a:	b005      	add	sp, #20
  403a1c:	f85d fb04 	ldr.w	pc, [sp], #4
  403a20:	00402315 	.word	0x00402315

00403a24 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
  403a24:	b570      	push	{r4, r5, r6, lr}
  403a26:	b084      	sub	sp, #16
  403a28:	f89d 4020 	ldrb.w	r4, [sp, #32]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
  403a2c:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  403a30:	38c1      	subs	r0, #193	; 0xc1
  403a32:	280e      	cmp	r0, #14
  403a34:	f200 80ae 	bhi.w	403b94 <spi_cmd+0x170>
  403a38:	e8df f000 	tbb	[pc, r0]
  403a3c:	125f3e3e 	.word	0x125f3e3e
  403a40:	4d4d2c23 	.word	0x4d4d2c23
  403a44:	acac0878 	.word	0xacac0878
  403a48:	acac      	.short	0xacac
  403a4a:	35          	.byte	0x35
  403a4b:	00          	.byte	0x00
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
  403a4c:	0c0b      	lsrs	r3, r1, #16
  403a4e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403a52:	0a0b      	lsrs	r3, r1, #8
  403a54:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  403a58:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  403a5c:	2105      	movs	r1, #5
		break;
  403a5e:	e0a4      	b.n	403baa <spi_cmd+0x186>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  403a60:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  403a64:	b914      	cbnz	r4, 403a6c <spi_cmd+0x48>
		bc[2] = (uint8)(adr >> 8);
		bc[3] = (uint8)adr;
		len = 5;
		break;
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  403a66:	f88d 3005 	strb.w	r3, [sp, #5]
  403a6a:	e003      	b.n	403a74 <spi_cmd+0x50>
		if(clockless)  bc[1] |= (1 << 7);
  403a6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403a70:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  403a74:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  403a78:	2300      	movs	r3, #0
  403a7a:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403a7e:	2105      	movs	r1, #5
		break;
  403a80:	e093      	b.n	403baa <spi_cmd+0x186>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
  403a82:	2300      	movs	r3, #0
  403a84:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  403a88:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  403a8c:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403a90:	2105      	movs	r1, #5
		break;
  403a92:	e08a      	b.n	403baa <spi_cmd+0x186>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
  403a94:	2300      	movs	r3, #0
  403a96:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  403a9a:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  403a9e:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403aa2:	2105      	movs	r1, #5
		break;
  403aa4:	e081      	b.n	403baa <spi_cmd+0x186>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
  403aa6:	23ff      	movs	r3, #255	; 0xff
  403aa8:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  403aac:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  403ab0:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  403ab4:	2105      	movs	r1, #5
		break;
  403ab6:	e078      	b.n	403baa <spi_cmd+0x186>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
  403ab8:	0c0a      	lsrs	r2, r1, #16
  403aba:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403abe:	0a0a      	lsrs	r2, r1, #8
  403ac0:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  403ac4:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  403ac8:	0a1a      	lsrs	r2, r3, #8
  403aca:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  403ace:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  403ad2:	2107      	movs	r1, #7
		break;
  403ad4:	e069      	b.n	403baa <spi_cmd+0x186>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
  403ad6:	0c0a      	lsrs	r2, r1, #16
  403ad8:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403adc:	0a0a      	lsrs	r2, r1, #8
  403ade:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  403ae2:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  403ae6:	0c1a      	lsrs	r2, r3, #16
  403ae8:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  403aec:	0a1a      	lsrs	r2, r3, #8
  403aee:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  403af2:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  403af6:	2108      	movs	r1, #8
		break;
  403af8:	e057      	b.n	403baa <spi_cmd+0x186>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  403afa:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  403afe:	b914      	cbnz	r4, 403b06 <spi_cmd+0xe2>
		bc[5] = (uint8)(sz >> 8);
		bc[6] = (uint8)(sz);
		len = 8;
		break;
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  403b00:	f88d 3005 	strb.w	r3, [sp, #5]
  403b04:	e003      	b.n	403b0e <spi_cmd+0xea>
		if(clockless)  bc[1] |= (1 << 7);
  403b06:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403b0a:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  403b0e:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  403b12:	0e13      	lsrs	r3, r2, #24
  403b14:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  403b18:	0c13      	lsrs	r3, r2, #16
  403b1a:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  403b1e:	0a13      	lsrs	r3, r2, #8
  403b20:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  403b24:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  403b28:	2108      	movs	r1, #8
		break;
  403b2a:	e03e      	b.n	403baa <spi_cmd+0x186>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
  403b2c:	0c0b      	lsrs	r3, r1, #16
  403b2e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  403b32:	0a0b      	lsrs	r3, r1, #8
  403b34:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  403b38:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  403b3c:	0e13      	lsrs	r3, r2, #24
  403b3e:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  403b42:	0c13      	lsrs	r3, r2, #16
  403b44:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  403b48:	0a13      	lsrs	r3, r2, #8
  403b4a:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  403b4e:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  403b52:	2109      	movs	r1, #9
		break;
  403b54:	e029      	b.n	403baa <spi_cmd+0x186>
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  403b56:	f812 3b01 	ldrb.w	r3, [r2], #1
  403b5a:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  403b5e:	5ce0      	ldrb	r0, [r4, r3]
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
  403b60:	4295      	cmp	r5, r2
  403b62:	d1f8      	bne.n	403b56 <spi_cmd+0x132>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  403b64:	ab04      	add	r3, sp, #16
  403b66:	441e      	add	r6, r3
  403b68:	0043      	lsls	r3, r0, #1
  403b6a:	f806 3c0c 	strb.w	r3, [r6, #-12]
  403b6e:	e001      	b.n	403b74 <spi_cmd+0x150>
		else
			len-=1;
  403b70:	3901      	subs	r1, #1
  403b72:	b2c9      	uxtb	r1, r1

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  403b74:	a801      	add	r0, sp, #4
  403b76:	4b10      	ldr	r3, [pc, #64]	; (403bb8 <spi_cmd+0x194>)
  403b78:	4798      	blx	r3
  403b7a:	b168      	cbz	r0, 403b98 <spi_cmd+0x174>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  403b7c:	f44f 7284 	mov.w	r2, #264	; 0x108
  403b80:	490e      	ldr	r1, [pc, #56]	; (403bbc <spi_cmd+0x198>)
  403b82:	480f      	ldr	r0, [pc, #60]	; (403bc0 <spi_cmd+0x19c>)
  403b84:	4c0f      	ldr	r4, [pc, #60]	; (403bc4 <spi_cmd+0x1a0>)
  403b86:	47a0      	blx	r4
  403b88:	480f      	ldr	r0, [pc, #60]	; (403bc8 <spi_cmd+0x1a4>)
  403b8a:	47a0      	blx	r4
  403b8c:	480f      	ldr	r0, [pc, #60]	; (403bcc <spi_cmd+0x1a8>)
  403b8e:	47a0      	blx	r4
			result = N_FAIL;
  403b90:	2000      	movs	r0, #0
  403b92:	e00f      	b.n	403bb4 <spi_cmd+0x190>
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
	switch (cmd) {
  403b94:	2000      	movs	r0, #0
  403b96:	e00d      	b.n	403bb4 <spi_cmd+0x190>
  403b98:	2001      	movs	r0, #1
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
		}
	}

	return result;
  403b9a:	e00b      	b.n	403bb4 <spi_cmd+0x190>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  403b9c:	1e4e      	subs	r6, r1, #1
  403b9e:	ab01      	add	r3, sp, #4
  403ba0:	199d      	adds	r5, r3, r6
  403ba2:	207f      	movs	r0, #127	; 0x7f
  403ba4:	461a      	mov	r2, r3
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  403ba6:	4c0a      	ldr	r4, [pc, #40]	; (403bd0 <spi_cmd+0x1ac>)
  403ba8:	e7d5      	b.n	403b56 <spi_cmd+0x132>
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
  403baa:	4b0a      	ldr	r3, [pc, #40]	; (403bd4 <spi_cmd+0x1b0>)
  403bac:	781b      	ldrb	r3, [r3, #0]
  403bae:	2b00      	cmp	r3, #0
  403bb0:	d1de      	bne.n	403b70 <spi_cmd+0x14c>
  403bb2:	e7f3      	b.n	403b9c <spi_cmd+0x178>
			result = N_FAIL;
		}
	}

	return result;
}
  403bb4:	b004      	add	sp, #16
  403bb6:	bd70      	pop	{r4, r5, r6, pc}
  403bb8:	00403a05 	.word	0x00403a05
  403bbc:	0041241c 	.word	0x0041241c
  403bc0:	00411714 	.word	0x00411714
  403bc4:	00408701 	.word	0x00408701
  403bc8:	0041206c 	.word	0x0041206c
  403bcc:	0041173c 	.word	0x0041173c
  403bd0:	0041243c 	.word	0x0041243c
  403bd4:	20000b60 	.word	0x20000b60

00403bd8 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  403bd8:	b570      	push	{r4, r5, r6, lr}
  403bda:	b082      	sub	sp, #8
  403bdc:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  403bde:	2831      	cmp	r0, #49	; 0x31
  403be0:	bf35      	itete	cc
  403be2:	2301      	movcc	r3, #1
  403be4:	2300      	movcs	r3, #0
  403be6:	25c3      	movcc	r5, #195	; 0xc3
  403be8:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  403bea:	9300      	str	r3, [sp, #0]
  403bec:	2304      	movs	r3, #4
  403bee:	460a      	mov	r2, r1
  403bf0:	4601      	mov	r1, r0
  403bf2:	4628      	mov	r0, r5
  403bf4:	4e16      	ldr	r6, [pc, #88]	; (403c50 <spi_write_reg+0x78>)
  403bf6:	47b0      	blx	r6
	if (result != N_OK) {
  403bf8:	2801      	cmp	r0, #1
  403bfa:	d00c      	beq.n	403c16 <spi_write_reg+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  403bfc:	f240 12eb 	movw	r2, #491	; 0x1eb
  403c00:	4914      	ldr	r1, [pc, #80]	; (403c54 <spi_write_reg+0x7c>)
  403c02:	4815      	ldr	r0, [pc, #84]	; (403c58 <spi_write_reg+0x80>)
  403c04:	4d15      	ldr	r5, [pc, #84]	; (403c5c <spi_write_reg+0x84>)
  403c06:	47a8      	blx	r5
  403c08:	4621      	mov	r1, r4
  403c0a:	4815      	ldr	r0, [pc, #84]	; (403c60 <spi_write_reg+0x88>)
  403c0c:	47a8      	blx	r5
  403c0e:	4815      	ldr	r0, [pc, #84]	; (403c64 <spi_write_reg+0x8c>)
  403c10:	47a8      	blx	r5
		return N_FAIL;
  403c12:	2000      	movs	r0, #0
  403c14:	e01a      	b.n	403c4c <spi_write_reg+0x74>
	}

	result = spi_cmd_rsp(cmd);
  403c16:	4628      	mov	r0, r5
  403c18:	4b13      	ldr	r3, [pc, #76]	; (403c68 <spi_write_reg+0x90>)
  403c1a:	4798      	blx	r3
	if (result != N_OK) {
  403c1c:	2801      	cmp	r0, #1
  403c1e:	d014      	beq.n	403c4a <spi_write_reg+0x72>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  403c20:	f240 12f1 	movw	r2, #497	; 0x1f1
  403c24:	490b      	ldr	r1, [pc, #44]	; (403c54 <spi_write_reg+0x7c>)
  403c26:	480c      	ldr	r0, [pc, #48]	; (403c58 <spi_write_reg+0x80>)
  403c28:	4d0c      	ldr	r5, [pc, #48]	; (403c5c <spi_write_reg+0x84>)
  403c2a:	47a8      	blx	r5
  403c2c:	4621      	mov	r1, r4
  403c2e:	480f      	ldr	r0, [pc, #60]	; (403c6c <spi_write_reg+0x94>)
  403c30:	47a8      	blx	r5
  403c32:	480c      	ldr	r0, [pc, #48]	; (403c64 <spi_write_reg+0x8c>)
  403c34:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403c36:	2400      	movs	r4, #0
  403c38:	9400      	str	r4, [sp, #0]
  403c3a:	4623      	mov	r3, r4
  403c3c:	4622      	mov	r2, r4
  403c3e:	4621      	mov	r1, r4
  403c40:	20cf      	movs	r0, #207	; 0xcf
  403c42:	4d03      	ldr	r5, [pc, #12]	; (403c50 <spi_write_reg+0x78>)
  403c44:	47a8      	blx	r5
		return N_FAIL;
  403c46:	4620      	mov	r0, r4
  403c48:	e000      	b.n	403c4c <spi_write_reg+0x74>
	}

	return N_OK;
  403c4a:	2001      	movs	r0, #1
	}

	return result;

#endif
}
  403c4c:	b002      	add	sp, #8
  403c4e:	bd70      	pop	{r4, r5, r6, pc}
  403c50:	00403a25 	.word	0x00403a25
  403c54:	00411f38 	.word	0x00411f38
  403c58:	00411714 	.word	0x00411714
  403c5c:	00408701 	.word	0x00408701
  403c60:	00412098 	.word	0x00412098
  403c64:	0041173c 	.word	0x0041173c
  403c68:	00403839 	.word	0x00403839
  403c6c:	004120c4 	.word	0x004120c4

00403c70 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  403c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c74:	b084      	sub	sp, #16
  403c76:	4604      	mov	r4, r0
  403c78:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  403c7a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  403c7e:	bf35      	itete	cc
  403c80:	2601      	movcc	r6, #1
  403c82:	2600      	movcs	r6, #0
  403c84:	25c4      	movcc	r5, #196	; 0xc4
  403c86:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  403c88:	9600      	str	r6, [sp, #0]
  403c8a:	2304      	movs	r3, #4
  403c8c:	2200      	movs	r2, #0
  403c8e:	4601      	mov	r1, r0
  403c90:	4628      	mov	r0, r5
  403c92:	4f2d      	ldr	r7, [pc, #180]	; (403d48 <spi_read_reg+0xd8>)
  403c94:	47b8      	blx	r7
	if (result != N_OK) {
  403c96:	2801      	cmp	r0, #1
  403c98:	d00c      	beq.n	403cb4 <spi_read_reg+0x44>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  403c9a:	f240 2245 	movw	r2, #581	; 0x245
  403c9e:	492b      	ldr	r1, [pc, #172]	; (403d4c <spi_read_reg+0xdc>)
  403ca0:	482b      	ldr	r0, [pc, #172]	; (403d50 <spi_read_reg+0xe0>)
  403ca2:	4d2c      	ldr	r5, [pc, #176]	; (403d54 <spi_read_reg+0xe4>)
  403ca4:	47a8      	blx	r5
  403ca6:	4621      	mov	r1, r4
  403ca8:	482b      	ldr	r0, [pc, #172]	; (403d58 <spi_read_reg+0xe8>)
  403caa:	47a8      	blx	r5
  403cac:	482b      	ldr	r0, [pc, #172]	; (403d5c <spi_read_reg+0xec>)
  403cae:	47a8      	blx	r5
		return N_FAIL;
  403cb0:	2000      	movs	r0, #0
  403cb2:	e045      	b.n	403d40 <spi_read_reg+0xd0>
	}

	result = spi_cmd_rsp(cmd);
  403cb4:	4628      	mov	r0, r5
  403cb6:	4b2a      	ldr	r3, [pc, #168]	; (403d60 <spi_read_reg+0xf0>)
  403cb8:	4798      	blx	r3
	if (result != N_OK) {
  403cba:	2801      	cmp	r0, #1
  403cbc:	d014      	beq.n	403ce8 <spi_read_reg+0x78>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  403cbe:	f240 224b 	movw	r2, #587	; 0x24b
  403cc2:	4922      	ldr	r1, [pc, #136]	; (403d4c <spi_read_reg+0xdc>)
  403cc4:	4822      	ldr	r0, [pc, #136]	; (403d50 <spi_read_reg+0xe0>)
  403cc6:	4d23      	ldr	r5, [pc, #140]	; (403d54 <spi_read_reg+0xe4>)
  403cc8:	47a8      	blx	r5
  403cca:	4621      	mov	r1, r4
  403ccc:	4825      	ldr	r0, [pc, #148]	; (403d64 <spi_read_reg+0xf4>)
  403cce:	47a8      	blx	r5
  403cd0:	4822      	ldr	r0, [pc, #136]	; (403d5c <spi_read_reg+0xec>)
  403cd2:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403cd4:	2400      	movs	r4, #0
  403cd6:	9400      	str	r4, [sp, #0]
  403cd8:	4623      	mov	r3, r4
  403cda:	4622      	mov	r2, r4
  403cdc:	4621      	mov	r1, r4
  403cde:	20cf      	movs	r0, #207	; 0xcf
  403ce0:	4d19      	ldr	r5, [pc, #100]	; (403d48 <spi_read_reg+0xd8>)
  403ce2:	47a8      	blx	r5
		return N_FAIL;
  403ce4:	4620      	mov	r0, r4
  403ce6:	e02b      	b.n	403d40 <spi_read_reg+0xd0>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
  403ce8:	4632      	mov	r2, r6
  403cea:	2104      	movs	r1, #4
  403cec:	a803      	add	r0, sp, #12
  403cee:	4b1e      	ldr	r3, [pc, #120]	; (403d68 <spi_read_reg+0xf8>)
  403cf0:	4798      	blx	r3
	if (result != N_OK) {
  403cf2:	2801      	cmp	r0, #1
  403cf4:	d013      	beq.n	403d1e <spi_read_reg+0xae>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  403cf6:	f240 2253 	movw	r2, #595	; 0x253
  403cfa:	4914      	ldr	r1, [pc, #80]	; (403d4c <spi_read_reg+0xdc>)
  403cfc:	4814      	ldr	r0, [pc, #80]	; (403d50 <spi_read_reg+0xe0>)
  403cfe:	4c15      	ldr	r4, [pc, #84]	; (403d54 <spi_read_reg+0xe4>)
  403d00:	47a0      	blx	r4
  403d02:	481a      	ldr	r0, [pc, #104]	; (403d6c <spi_read_reg+0xfc>)
  403d04:	47a0      	blx	r4
  403d06:	4815      	ldr	r0, [pc, #84]	; (403d5c <spi_read_reg+0xec>)
  403d08:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403d0a:	2400      	movs	r4, #0
  403d0c:	9400      	str	r4, [sp, #0]
  403d0e:	4623      	mov	r3, r4
  403d10:	4622      	mov	r2, r4
  403d12:	4621      	mov	r1, r4
  403d14:	20cf      	movs	r0, #207	; 0xcf
  403d16:	4d0c      	ldr	r5, [pc, #48]	; (403d48 <spi_read_reg+0xd8>)
  403d18:	47a8      	blx	r5
		return N_FAIL;
  403d1a:	4620      	mov	r0, r4
  403d1c:	e010      	b.n	403d40 <spi_read_reg+0xd0>
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
  403d1e:	f89d 100d 	ldrb.w	r1, [sp, #13]
  403d22:	f89d 200e 	ldrb.w	r2, [sp, #14]
  403d26:	0413      	lsls	r3, r2, #16
  403d28:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
  403d2c:	f89d 300c 	ldrb.w	r3, [sp, #12]
  403d30:	4313      	orrs	r3, r2
  403d32:	f89d 200f 	ldrb.w	r2, [sp, #15]
  403d36:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403d3a:	f8c8 3000 	str.w	r3, [r8]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
  403d3e:	2001      	movs	r0, #1
}
  403d40:	b004      	add	sp, #16
  403d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d46:	bf00      	nop
  403d48:	00403a25 	.word	0x00403a25
  403d4c:	00411f48 	.word	0x00411f48
  403d50:	00411714 	.word	0x00411714
  403d54:	00408701 	.word	0x00408701
  403d58:	004120fc 	.word	0x004120fc
  403d5c:	0041173c 	.word	0x0041173c
  403d60:	00403839 	.word	0x00403839
  403d64:	00412128 	.word	0x00412128
  403d68:	004038f5 	.word	0x004038f5
  403d6c:	0041215c 	.word	0x0041215c

00403d70 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  403d70:	2000      	movs	r0, #0
  403d72:	4b01      	ldr	r3, [pc, #4]	; (403d78 <nm_spi_deinit+0x8>)
  403d74:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  403d76:	4770      	bx	lr
  403d78:	20000b60 	.word	0x20000b60

00403d7c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  403d7c:	b500      	push	{lr}
  403d7e:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  403d80:	a901      	add	r1, sp, #4
  403d82:	4b03      	ldr	r3, [pc, #12]	; (403d90 <nm_spi_read_reg+0x14>)
  403d84:	4798      	blx	r3

	return u32Val;
}
  403d86:	9801      	ldr	r0, [sp, #4]
  403d88:	b003      	add	sp, #12
  403d8a:	f85d fb04 	ldr.w	pc, [sp], #4
  403d8e:	bf00      	nop
  403d90:	00403c71 	.word	0x00403c71

00403d94 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  403d94:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  403d96:	4b04      	ldr	r3, [pc, #16]	; (403da8 <nm_spi_read_reg_with_ret+0x14>)
  403d98:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403d9a:	2801      	cmp	r0, #1

	return s8Ret;
}
  403d9c:	bf0c      	ite	eq
  403d9e:	2000      	moveq	r0, #0
  403da0:	f06f 0005 	mvnne.w	r0, #5
  403da4:	bd08      	pop	{r3, pc}
  403da6:	bf00      	nop
  403da8:	00403c71 	.word	0x00403c71

00403dac <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  403dac:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  403dae:	4b04      	ldr	r3, [pc, #16]	; (403dc0 <nm_spi_write_reg+0x14>)
  403db0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  403db2:	2801      	cmp	r0, #1

	return s8Ret;
}
  403db4:	bf0c      	ite	eq
  403db6:	2000      	moveq	r0, #0
  403db8:	f06f 0005 	mvnne.w	r0, #5
  403dbc:	bd08      	pop	{r3, pc}
  403dbe:	bf00      	nop
  403dc0:	00403bd9 	.word	0x00403bd9

00403dc4 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
  403dc4:	b530      	push	{r4, r5, lr}
  403dc6:	b083      	sub	sp, #12
	uint32 chipid;
	uint32 reg =0;
  403dc8:	2300      	movs	r3, #0
  403dca:	a902      	add	r1, sp, #8
  403dcc:	f841 3d08 	str.w	r3, [r1, #-8]!

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
  403dd0:	4a32      	ldr	r2, [pc, #200]	; (403e9c <nm_spi_init+0xd8>)
  403dd2:	7013      	strb	r3, [r2, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  403dd4:	f64e 0024 	movw	r0, #59428	; 0xe824
  403dd8:	4b31      	ldr	r3, [pc, #196]	; (403ea0 <nm_spi_init+0xdc>)
  403dda:	4798      	blx	r3
  403ddc:	b9f0      	cbnz	r0, 403e1c <nm_spi_init+0x58>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
  403dde:	2201      	movs	r2, #1
  403de0:	4b2e      	ldr	r3, [pc, #184]	; (403e9c <nm_spi_init+0xd8>)
  403de2:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  403de4:	f240 22c5 	movw	r2, #709	; 0x2c5
  403de8:	492e      	ldr	r1, [pc, #184]	; (403ea4 <nm_spi_init+0xe0>)
  403dea:	482f      	ldr	r0, [pc, #188]	; (403ea8 <nm_spi_init+0xe4>)
  403dec:	4c2f      	ldr	r4, [pc, #188]	; (403eac <nm_spi_init+0xe8>)
  403dee:	47a0      	blx	r4
  403df0:	482f      	ldr	r0, [pc, #188]	; (403eb0 <nm_spi_init+0xec>)
  403df2:	47a0      	blx	r4
  403df4:	482f      	ldr	r0, [pc, #188]	; (403eb4 <nm_spi_init+0xf0>)
  403df6:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  403df8:	4669      	mov	r1, sp
  403dfa:	f64e 0024 	movw	r0, #59428	; 0xe824
  403dfe:	4b28      	ldr	r3, [pc, #160]	; (403ea0 <nm_spi_init+0xdc>)
  403e00:	4798      	blx	r3
  403e02:	4604      	mov	r4, r0
  403e04:	b950      	cbnz	r0, 403e1c <nm_spi_init+0x58>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  403e06:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  403e0a:	4926      	ldr	r1, [pc, #152]	; (403ea4 <nm_spi_init+0xe0>)
  403e0c:	4826      	ldr	r0, [pc, #152]	; (403ea8 <nm_spi_init+0xe4>)
  403e0e:	4d27      	ldr	r5, [pc, #156]	; (403eac <nm_spi_init+0xe8>)
  403e10:	47a8      	blx	r5
  403e12:	4829      	ldr	r0, [pc, #164]	; (403eb8 <nm_spi_init+0xf4>)
  403e14:	47a8      	blx	r5
  403e16:	4827      	ldr	r0, [pc, #156]	; (403eb4 <nm_spi_init+0xf0>)
  403e18:	47a8      	blx	r5
			return 0;
  403e1a:	e03c      	b.n	403e96 <nm_spi_init+0xd2>
		}
	}
	if(gu8Crc_off == 0)
  403e1c:	4b1f      	ldr	r3, [pc, #124]	; (403e9c <nm_spi_init+0xd8>)
  403e1e:	781b      	ldrb	r3, [r3, #0]
  403e20:	b9cb      	cbnz	r3, 403e56 <nm_spi_init+0x92>
	{
		reg &= ~0xc;	/* disable crc checking */
		reg &= ~0x70;
		reg |= (0x5 << 4);
  403e22:	9900      	ldr	r1, [sp, #0]
  403e24:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
  403e28:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  403e2c:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  403e2e:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e32:	4b22      	ldr	r3, [pc, #136]	; (403ebc <nm_spi_init+0xf8>)
  403e34:	4798      	blx	r3
  403e36:	4604      	mov	r4, r0
  403e38:	b950      	cbnz	r0, 403e50 <nm_spi_init+0x8c>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  403e3a:	f240 22d2 	movw	r2, #722	; 0x2d2
  403e3e:	4919      	ldr	r1, [pc, #100]	; (403ea4 <nm_spi_init+0xe0>)
  403e40:	4819      	ldr	r0, [pc, #100]	; (403ea8 <nm_spi_init+0xe4>)
  403e42:	4d1a      	ldr	r5, [pc, #104]	; (403eac <nm_spi_init+0xe8>)
  403e44:	47a8      	blx	r5
  403e46:	481e      	ldr	r0, [pc, #120]	; (403ec0 <nm_spi_init+0xfc>)
  403e48:	47a8      	blx	r5
  403e4a:	481a      	ldr	r0, [pc, #104]	; (403eb4 <nm_spi_init+0xf0>)
  403e4c:	47a8      	blx	r5
			return 0;
  403e4e:	e022      	b.n	403e96 <nm_spi_init+0xd2>
		}
		gu8Crc_off = 1;
  403e50:	2201      	movs	r2, #1
  403e52:	4b12      	ldr	r3, [pc, #72]	; (403e9c <nm_spi_init+0xd8>)
  403e54:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
  403e56:	a901      	add	r1, sp, #4
  403e58:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  403e5c:	4b10      	ldr	r3, [pc, #64]	; (403ea0 <nm_spi_init+0xdc>)
  403e5e:	4798      	blx	r3
  403e60:	b960      	cbnz	r0, 403e7c <nm_spi_init+0xb8>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  403e62:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  403e66:	490f      	ldr	r1, [pc, #60]	; (403ea4 <nm_spi_init+0xe0>)
  403e68:	480f      	ldr	r0, [pc, #60]	; (403ea8 <nm_spi_init+0xe4>)
  403e6a:	4c10      	ldr	r4, [pc, #64]	; (403eac <nm_spi_init+0xe8>)
  403e6c:	47a0      	blx	r4
  403e6e:	4815      	ldr	r0, [pc, #84]	; (403ec4 <nm_spi_init+0x100>)
  403e70:	47a0      	blx	r4
  403e72:	4810      	ldr	r0, [pc, #64]	; (403eb4 <nm_spi_init+0xf0>)
  403e74:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  403e76:	f06f 0405 	mvn.w	r4, #5
  403e7a:	e00c      	b.n	403e96 <nm_spi_init+0xd2>
static void spi_init_pkt_sz(void)
{
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  403e7c:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e80:	4b11      	ldr	r3, [pc, #68]	; (403ec8 <nm_spi_init+0x104>)
  403e82:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  403e84:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  403e88:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  403e8c:	f64e 0024 	movw	r0, #59428	; 0xe824
  403e90:	4b0e      	ldr	r3, [pc, #56]	; (403ecc <nm_spi_init+0x108>)
  403e92:	4798      	blx	r3

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();


	return M2M_SUCCESS;
  403e94:	2400      	movs	r4, #0
}
  403e96:	4620      	mov	r0, r4
  403e98:	b003      	add	sp, #12
  403e9a:	bd30      	pop	{r4, r5, pc}
  403e9c:	20000b60 	.word	0x20000b60
  403ea0:	00403c71 	.word	0x00403c71
  403ea4:	00411f1c 	.word	0x00411f1c
  403ea8:	00411714 	.word	0x00411714
  403eac:	00408701 	.word	0x00408701
  403eb0:	0041217c 	.word	0x0041217c
  403eb4:	0041173c 	.word	0x0041173c
  403eb8:	004121cc 	.word	0x004121cc
  403ebc:	00403bd9 	.word	0x00403bd9
  403ec0:	004121fc 	.word	0x004121fc
  403ec4:	00412230 	.word	0x00412230
  403ec8:	00403d7d 	.word	0x00403d7d
  403ecc:	00403dad 	.word	0x00403dad

00403ed0 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  403ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ed2:	b083      	sub	sp, #12
  403ed4:	4604      	mov	r4, r0
  403ed6:	460f      	mov	r7, r1
  403ed8:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  403eda:	2200      	movs	r2, #0
  403edc:	9200      	str	r2, [sp, #0]
  403ede:	462b      	mov	r3, r5
  403ee0:	4601      	mov	r1, r0
  403ee2:	20c8      	movs	r0, #200	; 0xc8
  403ee4:	4e23      	ldr	r6, [pc, #140]	; (403f74 <nm_spi_read_block+0xa4>)
  403ee6:	47b0      	blx	r6
	if (result != N_OK) {
  403ee8:	2801      	cmp	r0, #1
  403eea:	d00b      	beq.n	403f04 <nm_spi_read_block+0x34>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  403eec:	f44f 721d 	mov.w	r2, #628	; 0x274
  403ef0:	4921      	ldr	r1, [pc, #132]	; (403f78 <nm_spi_read_block+0xa8>)
  403ef2:	4822      	ldr	r0, [pc, #136]	; (403f7c <nm_spi_read_block+0xac>)
  403ef4:	4d22      	ldr	r5, [pc, #136]	; (403f80 <nm_spi_read_block+0xb0>)
  403ef6:	47a8      	blx	r5
  403ef8:	4621      	mov	r1, r4
  403efa:	4822      	ldr	r0, [pc, #136]	; (403f84 <nm_spi_read_block+0xb4>)
  403efc:	47a8      	blx	r5
  403efe:	4822      	ldr	r0, [pc, #136]	; (403f88 <nm_spi_read_block+0xb8>)
  403f00:	47a8      	blx	r5
  403f02:	e032      	b.n	403f6a <nm_spi_read_block+0x9a>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  403f04:	20c8      	movs	r0, #200	; 0xc8
  403f06:	4b21      	ldr	r3, [pc, #132]	; (403f8c <nm_spi_read_block+0xbc>)
  403f08:	4798      	blx	r3
	if (result != N_OK) {
  403f0a:	2801      	cmp	r0, #1
  403f0c:	d012      	beq.n	403f34 <nm_spi_read_block+0x64>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  403f0e:	f240 227a 	movw	r2, #634	; 0x27a
  403f12:	4919      	ldr	r1, [pc, #100]	; (403f78 <nm_spi_read_block+0xa8>)
  403f14:	4819      	ldr	r0, [pc, #100]	; (403f7c <nm_spi_read_block+0xac>)
  403f16:	4d1a      	ldr	r5, [pc, #104]	; (403f80 <nm_spi_read_block+0xb0>)
  403f18:	47a8      	blx	r5
  403f1a:	4621      	mov	r1, r4
  403f1c:	481c      	ldr	r0, [pc, #112]	; (403f90 <nm_spi_read_block+0xc0>)
  403f1e:	47a8      	blx	r5
  403f20:	4819      	ldr	r0, [pc, #100]	; (403f88 <nm_spi_read_block+0xb8>)
  403f22:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403f24:	2100      	movs	r1, #0
  403f26:	9100      	str	r1, [sp, #0]
  403f28:	460b      	mov	r3, r1
  403f2a:	460a      	mov	r2, r1
  403f2c:	20cf      	movs	r0, #207	; 0xcf
  403f2e:	4c11      	ldr	r4, [pc, #68]	; (403f74 <nm_spi_read_block+0xa4>)
  403f30:	47a0      	blx	r4
  403f32:	e01a      	b.n	403f6a <nm_spi_read_block+0x9a>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
  403f34:	2200      	movs	r2, #0
  403f36:	4629      	mov	r1, r5
  403f38:	4638      	mov	r0, r7
  403f3a:	4b16      	ldr	r3, [pc, #88]	; (403f94 <nm_spi_read_block+0xc4>)
  403f3c:	4798      	blx	r3
	if (result != N_OK) {
  403f3e:	2801      	cmp	r0, #1
  403f40:	d011      	beq.n	403f66 <nm_spi_read_block+0x96>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  403f42:	f44f 7221 	mov.w	r2, #644	; 0x284
  403f46:	490c      	ldr	r1, [pc, #48]	; (403f78 <nm_spi_read_block+0xa8>)
  403f48:	480c      	ldr	r0, [pc, #48]	; (403f7c <nm_spi_read_block+0xac>)
  403f4a:	4c0d      	ldr	r4, [pc, #52]	; (403f80 <nm_spi_read_block+0xb0>)
  403f4c:	47a0      	blx	r4
  403f4e:	4812      	ldr	r0, [pc, #72]	; (403f98 <nm_spi_read_block+0xc8>)
  403f50:	47a0      	blx	r4
  403f52:	480d      	ldr	r0, [pc, #52]	; (403f88 <nm_spi_read_block+0xb8>)
  403f54:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403f56:	2100      	movs	r1, #0
  403f58:	9100      	str	r1, [sp, #0]
  403f5a:	460b      	mov	r3, r1
  403f5c:	460a      	mov	r2, r1
  403f5e:	20cf      	movs	r0, #207	; 0xcf
  403f60:	4c04      	ldr	r4, [pc, #16]	; (403f74 <nm_spi_read_block+0xa4>)
  403f62:	47a0      	blx	r4
  403f64:	e001      	b.n	403f6a <nm_spi_read_block+0x9a>
{
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  403f66:	2000      	movs	r0, #0
  403f68:	e001      	b.n	403f6e <nm_spi_read_block+0x9e>
	else s8Ret = M2M_ERR_BUS_FAIL;
  403f6a:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  403f6e:	b003      	add	sp, #12
  403f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403f72:	bf00      	nop
  403f74:	00403a25 	.word	0x00403a25
  403f78:	00412430 	.word	0x00412430
  403f7c:	00411714 	.word	0x00411714
  403f80:	00408701 	.word	0x00408701
  403f84:	00412258 	.word	0x00412258
  403f88:	0041173c 	.word	0x0041173c
  403f8c:	00403839 	.word	0x00403839
  403f90:	00412288 	.word	0x00412288
  403f94:	004038f5 	.word	0x004038f5
  403f98:	004122c0 	.word	0x004122c0

00403f9c <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  403f9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403fa0:	b085      	sub	sp, #20
  403fa2:	4604      	mov	r4, r0
  403fa4:	4688      	mov	r8, r1
  403fa6:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  403fa8:	2200      	movs	r2, #0
  403faa:	9200      	str	r2, [sp, #0]
  403fac:	462b      	mov	r3, r5
  403fae:	4601      	mov	r1, r0
  403fb0:	20c7      	movs	r0, #199	; 0xc7
  403fb2:	4e4c      	ldr	r6, [pc, #304]	; (4040e4 <nm_spi_write_block+0x148>)
  403fb4:	47b0      	blx	r6
	if (result != N_OK) {
  403fb6:	2801      	cmp	r0, #1
  403fb8:	d00b      	beq.n	403fd2 <nm_spi_write_block+0x36>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  403fba:	f240 220f 	movw	r2, #527	; 0x20f
  403fbe:	494a      	ldr	r1, [pc, #296]	; (4040e8 <nm_spi_write_block+0x14c>)
  403fc0:	484a      	ldr	r0, [pc, #296]	; (4040ec <nm_spi_write_block+0x150>)
  403fc2:	4d4b      	ldr	r5, [pc, #300]	; (4040f0 <nm_spi_write_block+0x154>)
  403fc4:	47a8      	blx	r5
  403fc6:	4621      	mov	r1, r4
  403fc8:	484a      	ldr	r0, [pc, #296]	; (4040f4 <nm_spi_write_block+0x158>)
  403fca:	47a8      	blx	r5
  403fcc:	484a      	ldr	r0, [pc, #296]	; (4040f8 <nm_spi_write_block+0x15c>)
  403fce:	47a8      	blx	r5
  403fd0:	e082      	b.n	4040d8 <nm_spi_write_block+0x13c>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  403fd2:	20c7      	movs	r0, #199	; 0xc7
  403fd4:	4b49      	ldr	r3, [pc, #292]	; (4040fc <nm_spi_write_block+0x160>)
  403fd6:	4798      	blx	r3
	if (result != N_OK) {
  403fd8:	2801      	cmp	r0, #1
  403fda:	d012      	beq.n	404002 <nm_spi_write_block+0x66>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  403fdc:	f240 2215 	movw	r2, #533	; 0x215
  403fe0:	4941      	ldr	r1, [pc, #260]	; (4040e8 <nm_spi_write_block+0x14c>)
  403fe2:	4842      	ldr	r0, [pc, #264]	; (4040ec <nm_spi_write_block+0x150>)
  403fe4:	4d42      	ldr	r5, [pc, #264]	; (4040f0 <nm_spi_write_block+0x154>)
  403fe6:	47a8      	blx	r5
  403fe8:	4621      	mov	r1, r4
  403fea:	4845      	ldr	r0, [pc, #276]	; (404100 <nm_spi_write_block+0x164>)
  403fec:	47a8      	blx	r5
  403fee:	4842      	ldr	r0, [pc, #264]	; (4040f8 <nm_spi_write_block+0x15c>)
  403ff0:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  403ff2:	2100      	movs	r1, #0
  403ff4:	9100      	str	r1, [sp, #0]
  403ff6:	460b      	mov	r3, r1
  403ff8:	460a      	mov	r2, r1
  403ffa:	20cf      	movs	r0, #207	; 0xcf
  403ffc:	4c39      	ldr	r4, [pc, #228]	; (4040e4 <nm_spi_write_block+0x148>)
  403ffe:	47a0      	blx	r4
  404000:	e06a      	b.n	4040d8 <nm_spi_write_block+0x13c>
static sint8 spi_data_write(uint8 *b, uint16 sz)
{
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
	uint8 cmd, order, crc[2] = {0};
  404002:	2400      	movs	r4, #0
  404004:	f8ad 400c 	strh.w	r4, [sp, #12]
				order = 0x3;
			else
				order = 0x2;
		}
		cmd |= order;
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  404008:	4f3e      	ldr	r7, [pc, #248]	; (404104 <nm_spi_write_block+0x168>)
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  40400a:	f8df 9110 	ldr.w	r9, [pc, #272]	; 40411c <nm_spi_write_block+0x180>
  40400e:	462e      	mov	r6, r5
  404010:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404014:	bf28      	it	cs
  404016:	f44f 5600 	movcs.w	r6, #8192	; 0x2000

		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
  40401a:	b92c      	cbnz	r4, 404028 <nm_spi_write_block+0x8c>
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x1;
  40401c:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404020:	bf94      	ite	ls
  404022:	2303      	movls	r3, #3
  404024:	2301      	movhi	r3, #1
  404026:	e004      	b.n	404032 <nm_spi_write_block+0x96>
		} else {
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x2;
  404028:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40402c:	bf94      	ite	ls
  40402e:	2303      	movls	r3, #3
  404030:	2302      	movhi	r3, #2
		}
		cmd |= order;
  404032:	f063 030f 	orn	r3, r3, #15
  404036:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  40403a:	2101      	movs	r1, #1
  40403c:	f10d 000b 	add.w	r0, sp, #11
  404040:	47b8      	blx	r7
  404042:	b150      	cbz	r0, 40405a <nm_spi_write_block+0xbe>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  404044:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  404048:	492f      	ldr	r1, [pc, #188]	; (404108 <nm_spi_write_block+0x16c>)
  40404a:	4828      	ldr	r0, [pc, #160]	; (4040ec <nm_spi_write_block+0x150>)
  40404c:	4c28      	ldr	r4, [pc, #160]	; (4040f0 <nm_spi_write_block+0x154>)
  40404e:	47a0      	blx	r4
  404050:	482e      	ldr	r0, [pc, #184]	; (40410c <nm_spi_write_block+0x170>)
  404052:	47a0      	blx	r4
  404054:	4828      	ldr	r0, [pc, #160]	; (4040f8 <nm_spi_write_block+0x15c>)
  404056:	47a0      	blx	r4
  404058:	e028      	b.n	4040ac <nm_spi_write_block+0x110>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  40405a:	4631      	mov	r1, r6
  40405c:	eb08 0004 	add.w	r0, r8, r4
  404060:	47b8      	blx	r7
  404062:	b150      	cbz	r0, 40407a <nm_spi_write_block+0xde>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  404064:	f240 12b1 	movw	r2, #433	; 0x1b1
  404068:	4927      	ldr	r1, [pc, #156]	; (404108 <nm_spi_write_block+0x16c>)
  40406a:	4820      	ldr	r0, [pc, #128]	; (4040ec <nm_spi_write_block+0x150>)
  40406c:	4c20      	ldr	r4, [pc, #128]	; (4040f0 <nm_spi_write_block+0x154>)
  40406e:	47a0      	blx	r4
  404070:	4827      	ldr	r0, [pc, #156]	; (404110 <nm_spi_write_block+0x174>)
  404072:	47a0      	blx	r4
  404074:	4820      	ldr	r0, [pc, #128]	; (4040f8 <nm_spi_write_block+0x15c>)
  404076:	47a0      	blx	r4
  404078:	e018      	b.n	4040ac <nm_spi_write_block+0x110>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  40407a:	f899 3000 	ldrb.w	r3, [r9]
  40407e:	b973      	cbnz	r3, 40409e <nm_spi_write_block+0x102>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  404080:	2102      	movs	r1, #2
  404082:	a803      	add	r0, sp, #12
  404084:	47b8      	blx	r7
  404086:	b150      	cbz	r0, 40409e <nm_spi_write_block+0x102>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  404088:	f240 12bb 	movw	r2, #443	; 0x1bb
  40408c:	491e      	ldr	r1, [pc, #120]	; (404108 <nm_spi_write_block+0x16c>)
  40408e:	4817      	ldr	r0, [pc, #92]	; (4040ec <nm_spi_write_block+0x150>)
  404090:	4c17      	ldr	r4, [pc, #92]	; (4040f0 <nm_spi_write_block+0x154>)
  404092:	47a0      	blx	r4
  404094:	481f      	ldr	r0, [pc, #124]	; (404114 <nm_spi_write_block+0x178>)
  404096:	47a0      	blx	r4
  404098:	4817      	ldr	r0, [pc, #92]	; (4040f8 <nm_spi_write_block+0x15c>)
  40409a:	47a0      	blx	r4
  40409c:	e006      	b.n	4040ac <nm_spi_write_block+0x110>
				result = N_FAIL;
				break;
			}
		}

		ix += nbytes;
  40409e:	4434      	add	r4, r6
  4040a0:	b224      	sxth	r4, r4
		sz -= nbytes;
  4040a2:	1bad      	subs	r5, r5, r6
  4040a4:	b2ad      	uxth	r5, r5
	} while (sz);
  4040a6:	2d00      	cmp	r5, #0
  4040a8:	d1b1      	bne.n	40400e <nm_spi_write_block+0x72>
  4040aa:	e013      	b.n	4040d4 <nm_spi_write_block+0x138>
	/**
		Data
	**/
	result = spi_data_write(buf, size);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  4040ac:	f240 2226 	movw	r2, #550	; 0x226
  4040b0:	490d      	ldr	r1, [pc, #52]	; (4040e8 <nm_spi_write_block+0x14c>)
  4040b2:	480e      	ldr	r0, [pc, #56]	; (4040ec <nm_spi_write_block+0x150>)
  4040b4:	4c0e      	ldr	r4, [pc, #56]	; (4040f0 <nm_spi_write_block+0x154>)
  4040b6:	47a0      	blx	r4
  4040b8:	4817      	ldr	r0, [pc, #92]	; (404118 <nm_spi_write_block+0x17c>)
  4040ba:	47a0      	blx	r4
  4040bc:	480e      	ldr	r0, [pc, #56]	; (4040f8 <nm_spi_write_block+0x15c>)
  4040be:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4040c0:	2400      	movs	r4, #0
  4040c2:	9400      	str	r4, [sp, #0]
  4040c4:	4623      	mov	r3, r4
  4040c6:	4622      	mov	r2, r4
  4040c8:	4621      	mov	r1, r4
  4040ca:	20cf      	movs	r0, #207	; 0xcf
  4040cc:	4d05      	ldr	r5, [pc, #20]	; (4040e4 <nm_spi_write_block+0x148>)
  4040ce:	47a8      	blx	r5
{
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  4040d0:	4620      	mov	r0, r4
  4040d2:	e003      	b.n	4040dc <nm_spi_write_block+0x140>
  4040d4:	2000      	movs	r0, #0
  4040d6:	e001      	b.n	4040dc <nm_spi_write_block+0x140>
	else s8Ret = M2M_ERR_BUS_FAIL;
  4040d8:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  4040dc:	b005      	add	sp, #20
  4040de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040e2:	bf00      	nop
  4040e4:	00403a25 	.word	0x00403a25
  4040e8:	00411f58 	.word	0x00411f58
  4040ec:	00411714 	.word	0x00411714
  4040f0:	00408701 	.word	0x00408701
  4040f4:	004122e8 	.word	0x004122e8
  4040f8:	0041173c 	.word	0x0041173c
  4040fc:	00403839 	.word	0x00403839
  404100:	00412318 	.word	0x00412318
  404104:	00403a05 	.word	0x00403a05
  404108:	00411f28 	.word	0x00411f28
  40410c:	00412350 	.word	0x00412350
  404110:	00412388 	.word	0x00412388
  404114:	004123bc 	.word	0x004123bc
  404118:	004123f4 	.word	0x004123f4
  40411c:	20000b60 	.word	0x20000b60

00404120 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  404120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404124:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  404128:	2c00      	cmp	r4, #0
  40412a:	d047      	beq.n	4041bc <Socket_ReadSocketData+0x9c>
  40412c:	4681      	mov	r9, r0
  40412e:	460e      	mov	r6, r1
  404130:	4692      	mov	sl, r2
  404132:	4698      	mov	r8, r3
  404134:	0103      	lsls	r3, r0, #4
  404136:	4922      	ldr	r1, [pc, #136]	; (4041c0 <Socket_ReadSocketData+0xa0>)
  404138:	58cb      	ldr	r3, [r1, r3]
  40413a:	2b00      	cmp	r3, #0
  40413c:	d03e      	beq.n	4041bc <Socket_ReadSocketData+0x9c>
  40413e:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  404142:	889b      	ldrh	r3, [r3, #4]
  404144:	b29b      	uxth	r3, r3
  404146:	2b00      	cmp	r3, #0
  404148:	d038      	beq.n	4041bc <Socket_ReadSocketData+0x9c>
  40414a:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  40414e:	7a9b      	ldrb	r3, [r3, #10]
  404150:	b2db      	uxtb	r3, r3
  404152:	2b01      	cmp	r3, #1
  404154:	d132      	bne.n	4041bc <Socket_ReadSocketData+0x9c>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  404156:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  404158:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  40415c:	f8df b078 	ldr.w	fp, [pc, #120]	; 4041d8 <Socket_ReadSocketData+0xb8>
		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  404160:	88bb      	ldrh	r3, [r7, #4]
			if(s16Diff > 0)
  404162:	1ae3      	subs	r3, r4, r3
  404164:	b21b      	sxth	r3, r3
  404166:	2b00      	cmp	r3, #0
  404168:	dd03      	ble.n	404172 <Socket_ReadSocketData+0x52>
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  40416a:	88bd      	ldrh	r5, [r7, #4]
  40416c:	b2ad      	uxth	r5, r5
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
  40416e:	2300      	movs	r3, #0
  404170:	e001      	b.n	404176 <Socket_ReadSocketData+0x56>
  404172:	4625      	mov	r5, r4
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
  404174:	2301      	movs	r3, #1
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  404176:	6839      	ldr	r1, [r7, #0]
  404178:	462a      	mov	r2, r5
  40417a:	4640      	mov	r0, r8
  40417c:	47d8      	blx	fp
  40417e:	b9a8      	cbnz	r0, 4041ac <Socket_ReadSocketData+0x8c>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  404180:	683b      	ldr	r3, [r7, #0]
  404182:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  404184:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  404186:	88f3      	ldrh	r3, [r6, #6]
  404188:	1b5b      	subs	r3, r3, r5
  40418a:	80f3      	strh	r3, [r6, #6]

				if (gpfAppSocketCb)
  40418c:	4b0d      	ldr	r3, [pc, #52]	; (4041c4 <Socket_ReadSocketData+0xa4>)
  40418e:	681b      	ldr	r3, [r3, #0]
  404190:	b12b      	cbz	r3, 40419e <Socket_ReadSocketData+0x7e>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  404192:	4b0c      	ldr	r3, [pc, #48]	; (4041c4 <Socket_ReadSocketData+0xa4>)
  404194:	681b      	ldr	r3, [r3, #0]
  404196:	4632      	mov	r2, r6
  404198:	4651      	mov	r1, sl
  40419a:	4648      	mov	r0, r9
  40419c:	4798      	blx	r3

				u16ReadCount -= u16Read;
  40419e:	1b64      	subs	r4, r4, r5
  4041a0:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  4041a2:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  4041a4:	2c00      	cmp	r4, #0
  4041a6:	d1db      	bne.n	404160 <Socket_ReadSocketData+0x40>
  4041a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				u16ReadCount -= u16Read;
				u32Address += u16Read;
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  4041ac:	4806      	ldr	r0, [pc, #24]	; (4041c8 <Socket_ReadSocketData+0xa8>)
  4041ae:	4d07      	ldr	r5, [pc, #28]	; (4041cc <Socket_ReadSocketData+0xac>)
  4041b0:	47a8      	blx	r5
  4041b2:	4621      	mov	r1, r4
  4041b4:	4806      	ldr	r0, [pc, #24]	; (4041d0 <Socket_ReadSocketData+0xb0>)
  4041b6:	47a8      	blx	r5
  4041b8:	4806      	ldr	r0, [pc, #24]	; (4041d4 <Socket_ReadSocketData+0xb4>)
  4041ba:	47a8      	blx	r5
  4041bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041c0:	2000be3c 	.word	0x2000be3c
  4041c4:	2000beec 	.word	0x2000beec
  4041c8:	004119f0 	.word	0x004119f0
  4041cc:	00408701 	.word	0x00408701
  4041d0:	0041254c 	.word	0x0041254c
  4041d4:	0041173c 	.word	0x0041173c
  4041d8:	00402a4d 	.word	0x00402a4d

004041dc <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  4041dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4041de:	b099      	sub	sp, #100	; 0x64
  4041e0:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  4041e2:	2841      	cmp	r0, #65	; 0x41
  4041e4:	d119      	bne.n	40421a <m2m_ip_cb+0x3e>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  4041e6:	2300      	movs	r3, #0
  4041e8:	2204      	movs	r2, #4
  4041ea:	a907      	add	r1, sp, #28
  4041ec:	4620      	mov	r0, r4
  4041ee:	4ca2      	ldr	r4, [pc, #648]	; (404478 <m2m_ip_cb+0x29c>)
  4041f0:	47a0      	blx	r4
  4041f2:	2800      	cmp	r0, #0
  4041f4:	f040 813e 	bne.w	404474 <m2m_ip_cb+0x298>
		{
			strBind.status = strBindReply.s8Status;
  4041f8:	f89d 301d 	ldrb.w	r3, [sp, #29]
  4041fc:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  404200:	4b9e      	ldr	r3, [pc, #632]	; (40447c <m2m_ip_cb+0x2a0>)
  404202:	681b      	ldr	r3, [r3, #0]
  404204:	2b00      	cmp	r3, #0
  404206:	f000 8135 	beq.w	404474 <m2m_ip_cb+0x298>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  40420a:	4b9c      	ldr	r3, [pc, #624]	; (40447c <m2m_ip_cb+0x2a0>)
  40420c:	681b      	ldr	r3, [r3, #0]
  40420e:	aa03      	add	r2, sp, #12
  404210:	2101      	movs	r1, #1
  404212:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  404216:	4798      	blx	r3
  404218:	e12c      	b.n	404474 <m2m_ip_cb+0x298>
  40421a:	460d      	mov	r5, r1
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  40421c:	2842      	cmp	r0, #66	; 0x42
  40421e:	d119      	bne.n	404254 <m2m_ip_cb+0x78>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  404220:	2300      	movs	r3, #0
  404222:	2204      	movs	r2, #4
  404224:	a907      	add	r1, sp, #28
  404226:	4620      	mov	r0, r4
  404228:	4c93      	ldr	r4, [pc, #588]	; (404478 <m2m_ip_cb+0x29c>)
  40422a:	47a0      	blx	r4
  40422c:	2800      	cmp	r0, #0
  40422e:	f040 8121 	bne.w	404474 <m2m_ip_cb+0x298>
		{
			strListen.status = strListenReply.s8Status;
  404232:	f89d 301d 	ldrb.w	r3, [sp, #29]
  404236:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  40423a:	4b90      	ldr	r3, [pc, #576]	; (40447c <m2m_ip_cb+0x2a0>)
  40423c:	681b      	ldr	r3, [r3, #0]
  40423e:	2b00      	cmp	r3, #0
  404240:	f000 8118 	beq.w	404474 <m2m_ip_cb+0x298>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  404244:	4b8d      	ldr	r3, [pc, #564]	; (40447c <m2m_ip_cb+0x2a0>)
  404246:	681b      	ldr	r3, [r3, #0]
  404248:	aa03      	add	r2, sp, #12
  40424a:	2102      	movs	r1, #2
  40424c:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  404250:	4798      	blx	r3
  404252:	e10f      	b.n	404474 <m2m_ip_cb+0x298>
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  404254:	2843      	cmp	r0, #67	; 0x43
  404256:	d13f      	bne.n	4042d8 <m2m_ip_cb+0xfc>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  404258:	2300      	movs	r3, #0
  40425a:	220c      	movs	r2, #12
  40425c:	eb0d 0102 	add.w	r1, sp, r2
  404260:	4620      	mov	r0, r4
  404262:	4c85      	ldr	r4, [pc, #532]	; (404478 <m2m_ip_cb+0x29c>)
  404264:	47a0      	blx	r4
  404266:	2800      	cmp	r0, #0
  404268:	f040 8104 	bne.w	404474 <m2m_ip_cb+0x298>
		{
			if(strAcceptReply.sConnectedSock >= 0)
  40426c:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  404270:	2b00      	cmp	r3, #0
  404272:	db19      	blt.n	4042a8 <m2m_ip_cb+0xcc>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  404274:	4a82      	ldr	r2, [pc, #520]	; (404480 <m2m_ip_cb+0x2a4>)
  404276:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  40427a:	2100      	movs	r1, #0
  40427c:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  40427e:	2101      	movs	r1, #1
  404280:	7291      	strb	r1, [r2, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  404282:	4980      	ldr	r1, [pc, #512]	; (404484 <m2m_ip_cb+0x2a8>)
  404284:	880a      	ldrh	r2, [r1, #0]
  404286:	3201      	adds	r2, #1
  404288:	b292      	uxth	r2, r2
  40428a:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  40428c:	880a      	ldrh	r2, [r1, #0]
  40428e:	b292      	uxth	r2, r2
  404290:	b91a      	cbnz	r2, 40429a <m2m_ip_cb+0xbe>
					++gu16SessionID;
  404292:	880a      	ldrh	r2, [r1, #0]
  404294:	3201      	adds	r2, #1
  404296:	b292      	uxth	r2, r2
  404298:	800a      	strh	r2, [r1, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  40429a:	4a7a      	ldr	r2, [pc, #488]	; (404484 <m2m_ip_cb+0x2a8>)
  40429c:	8811      	ldrh	r1, [r2, #0]
  40429e:	b289      	uxth	r1, r1
  4042a0:	4a77      	ldr	r2, [pc, #476]	; (404480 <m2m_ip_cb+0x2a4>)
  4042a2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4042a6:	80d1      	strh	r1, [r2, #6]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
  4042a8:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  4042ac:	2302      	movs	r3, #2
  4042ae:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  4042b2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  4042b6:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  4042ba:	9b04      	ldr	r3, [sp, #16]
  4042bc:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  4042be:	4b6f      	ldr	r3, [pc, #444]	; (40447c <m2m_ip_cb+0x2a0>)
  4042c0:	681b      	ldr	r3, [r3, #0]
  4042c2:	2b00      	cmp	r3, #0
  4042c4:	f000 80d6 	beq.w	404474 <m2m_ip_cb+0x298>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  4042c8:	4b6c      	ldr	r3, [pc, #432]	; (40447c <m2m_ip_cb+0x2a0>)
  4042ca:	681b      	ldr	r3, [r3, #0]
  4042cc:	aa07      	add	r2, sp, #28
  4042ce:	2104      	movs	r1, #4
  4042d0:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  4042d4:	4798      	blx	r3
  4042d6:	e0cd      	b.n	404474 <m2m_ip_cb+0x298>
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  4042d8:	2844      	cmp	r0, #68	; 0x44
  4042da:	d001      	beq.n	4042e0 <m2m_ip_cb+0x104>
  4042dc:	284b      	cmp	r0, #75	; 0x4b
  4042de:	d124      	bne.n	40432a <m2m_ip_cb+0x14e>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  4042e0:	2300      	movs	r3, #0
  4042e2:	2204      	movs	r2, #4
  4042e4:	a907      	add	r1, sp, #28
  4042e6:	4620      	mov	r0, r4
  4042e8:	4c63      	ldr	r4, [pc, #396]	; (404478 <m2m_ip_cb+0x29c>)
  4042ea:	47a0      	blx	r4
  4042ec:	2800      	cmp	r0, #0
  4042ee:	f040 80c1 	bne.w	404474 <m2m_ip_cb+0x298>
		{
			strConnMsg.sock		= strConnectReply.sock;
  4042f2:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  4042f6:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  4042fa:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  4042fe:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  404302:	b93b      	cbnz	r3, 404314 <m2m_ip_cb+0x138>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  404304:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  404308:	3b08      	subs	r3, #8
  40430a:	b29b      	uxth	r3, r3
  40430c:	4a5c      	ldr	r2, [pc, #368]	; (404480 <m2m_ip_cb+0x2a4>)
  40430e:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  404312:	8113      	strh	r3, [r2, #8]
			}
			if(gpfAppSocketCb)
  404314:	4b59      	ldr	r3, [pc, #356]	; (40447c <m2m_ip_cb+0x2a0>)
  404316:	681b      	ldr	r3, [r3, #0]
  404318:	2b00      	cmp	r3, #0
  40431a:	f000 80ab 	beq.w	404474 <m2m_ip_cb+0x298>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  40431e:	4b57      	ldr	r3, [pc, #348]	; (40447c <m2m_ip_cb+0x2a0>)
  404320:	681b      	ldr	r3, [r3, #0]
  404322:	aa03      	add	r2, sp, #12
  404324:	2105      	movs	r1, #5
  404326:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
  404328:	e0a4      	b.n	404474 <m2m_ip_cb+0x298>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  40432a:	284a      	cmp	r0, #74	; 0x4a
  40432c:	d113      	bne.n	404356 <m2m_ip_cb+0x17a>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  40432e:	2300      	movs	r3, #0
  404330:	2244      	movs	r2, #68	; 0x44
  404332:	a907      	add	r1, sp, #28
  404334:	4620      	mov	r0, r4
  404336:	4c50      	ldr	r4, [pc, #320]	; (404478 <m2m_ip_cb+0x29c>)
  404338:	47a0      	blx	r4
  40433a:	2800      	cmp	r0, #0
  40433c:	f040 809a 	bne.w	404474 <m2m_ip_cb+0x298>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
  404340:	4b51      	ldr	r3, [pc, #324]	; (404488 <m2m_ip_cb+0x2ac>)
  404342:	681b      	ldr	r3, [r3, #0]
  404344:	2b00      	cmp	r3, #0
  404346:	f000 8095 	beq.w	404474 <m2m_ip_cb+0x298>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  40434a:	4b4f      	ldr	r3, [pc, #316]	; (404488 <m2m_ip_cb+0x2ac>)
  40434c:	681b      	ldr	r3, [r3, #0]
  40434e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404350:	a807      	add	r0, sp, #28
  404352:	4798      	blx	r3
  404354:	e08e      	b.n	404474 <m2m_ip_cb+0x298>
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  404356:	2846      	cmp	r0, #70	; 0x46
  404358:	d005      	beq.n	404366 <m2m_ip_cb+0x18a>
  40435a:	2848      	cmp	r0, #72	; 0x48
  40435c:	d005      	beq.n	40436a <m2m_ip_cb+0x18e>
  40435e:	284d      	cmp	r0, #77	; 0x4d
  404360:	d148      	bne.n	4043f4 <m2m_ip_cb+0x218>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
  404362:	2706      	movs	r7, #6
  404364:	e002      	b.n	40436c <m2m_ip_cb+0x190>
  404366:	2706      	movs	r7, #6
  404368:	e000      	b.n	40436c <m2m_ip_cb+0x190>
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  40436a:	2709      	movs	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  40436c:	2300      	movs	r3, #0
  40436e:	2210      	movs	r2, #16
  404370:	a903      	add	r1, sp, #12
  404372:	4620      	mov	r0, r4
  404374:	4e40      	ldr	r6, [pc, #256]	; (404478 <m2m_ip_cb+0x29c>)
  404376:	47b0      	blx	r6
  404378:	2800      	cmp	r0, #0
  40437a:	d17b      	bne.n	404474 <m2m_ip_cb+0x298>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  40437c:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  404380:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  404384:	4a3e      	ldr	r2, [pc, #248]	; (404480 <m2m_ip_cb+0x2a4>)
  404386:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  40438a:	2300      	movs	r3, #0
  40438c:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  40438e:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  404392:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  404396:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  40439a:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  40439e:	9e04      	ldr	r6, [sp, #16]
  4043a0:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  4043a2:	88d2      	ldrh	r2, [r2, #6]
  4043a4:	b292      	uxth	r2, r2
  4043a6:	4291      	cmp	r1, r2
  4043a8:	d11b      	bne.n	4043e2 <m2m_ip_cb+0x206>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  4043aa:	f1be 0f00 	cmp.w	lr, #0
  4043ae:	dd0a      	ble.n	4043c6 <m2m_ip_cb+0x1ea>
  4043b0:	45ae      	cmp	lr, r5
  4043b2:	da08      	bge.n	4043c6 <m2m_ip_cb+0x1ea>
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  4043b4:	fa1f f28e 	uxth.w	r2, lr
  4043b8:	9200      	str	r2, [sp, #0]
  4043ba:	4423      	add	r3, r4
  4043bc:	463a      	mov	r2, r7
  4043be:	a907      	add	r1, sp, #28
  4043c0:	4c32      	ldr	r4, [pc, #200]	; (40448c <m2m_ip_cb+0x2b0>)
  4043c2:	47a0      	blx	r4
  4043c4:	e056      	b.n	404474 <m2m_ip_cb+0x298>
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  4043c6:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  4043ca:	2300      	movs	r3, #0
  4043cc:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  4043ce:	4b2b      	ldr	r3, [pc, #172]	; (40447c <m2m_ip_cb+0x2a0>)
  4043d0:	681b      	ldr	r3, [r3, #0]
  4043d2:	2b00      	cmp	r3, #0
  4043d4:	d04e      	beq.n	404474 <m2m_ip_cb+0x298>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  4043d6:	4b29      	ldr	r3, [pc, #164]	; (40447c <m2m_ip_cb+0x2a0>)
  4043d8:	681b      	ldr	r3, [r3, #0]
  4043da:	aa07      	add	r2, sp, #28
  4043dc:	4639      	mov	r1, r7
  4043de:	4798      	blx	r3
  4043e0:	e048      	b.n	404474 <m2m_ip_cb+0x298>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  4043e2:	2d10      	cmp	r5, #16
  4043e4:	d946      	bls.n	404474 <m2m_ip_cb+0x298>
					hif_receive(0, NULL, 0, 1);
  4043e6:	2301      	movs	r3, #1
  4043e8:	2200      	movs	r2, #0
  4043ea:	4611      	mov	r1, r2
  4043ec:	4610      	mov	r0, r2
  4043ee:	4c22      	ldr	r4, [pc, #136]	; (404478 <m2m_ip_cb+0x29c>)
  4043f0:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
  4043f2:	e03f      	b.n	404474 <m2m_ip_cb+0x298>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  4043f4:	2845      	cmp	r0, #69	; 0x45
  4043f6:	d005      	beq.n	404404 <m2m_ip_cb+0x228>
  4043f8:	2847      	cmp	r0, #71	; 0x47
  4043fa:	d005      	beq.n	404408 <m2m_ip_cb+0x22c>
  4043fc:	284c      	cmp	r0, #76	; 0x4c
  4043fe:	d124      	bne.n	40444a <m2m_ip_cb+0x26e>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
  404400:	2507      	movs	r5, #7
  404402:	e002      	b.n	40440a <m2m_ip_cb+0x22e>
  404404:	2507      	movs	r5, #7
  404406:	e000      	b.n	40440a <m2m_ip_cb+0x22e>

		if(u8OpCode == SOCKET_CMD_SENDTO)
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  404408:	2508      	movs	r5, #8

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  40440a:	2300      	movs	r3, #0
  40440c:	2208      	movs	r2, #8
  40440e:	a907      	add	r1, sp, #28
  404410:	4620      	mov	r0, r4
  404412:	4c19      	ldr	r4, [pc, #100]	; (404478 <m2m_ip_cb+0x29c>)
  404414:	47a0      	blx	r4
  404416:	2800      	cmp	r0, #0
  404418:	d12c      	bne.n	404474 <m2m_ip_cb+0x298>
		{
			uint16 u16SessionID = 0;
			
			sock = strReply.sock;
  40441a:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  40441e:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  404422:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  404426:	f8ad 300c 	strh.w	r3, [sp, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  40442a:	4b15      	ldr	r3, [pc, #84]	; (404480 <m2m_ip_cb+0x2a4>)
  40442c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404430:	88db      	ldrh	r3, [r3, #6]
  404432:	b29b      	uxth	r3, r3
  404434:	429a      	cmp	r2, r3
  404436:	d11d      	bne.n	404474 <m2m_ip_cb+0x298>
			{
				if(gpfAppSocketCb)
  404438:	4b10      	ldr	r3, [pc, #64]	; (40447c <m2m_ip_cb+0x2a0>)
  40443a:	681b      	ldr	r3, [r3, #0]
  40443c:	b1d3      	cbz	r3, 404474 <m2m_ip_cb+0x298>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  40443e:	4b0f      	ldr	r3, [pc, #60]	; (40447c <m2m_ip_cb+0x2a0>)
  404440:	681b      	ldr	r3, [r3, #0]
  404442:	aa03      	add	r2, sp, #12
  404444:	4629      	mov	r1, r5
  404446:	4798      	blx	r3
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
  404448:	e014      	b.n	404474 <m2m_ip_cb+0x298>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
  40444a:	2852      	cmp	r0, #82	; 0x52
  40444c:	d112      	bne.n	404474 <m2m_ip_cb+0x298>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  40444e:	2301      	movs	r3, #1
  404450:	2214      	movs	r2, #20
  404452:	a907      	add	r1, sp, #28
  404454:	4620      	mov	r0, r4
  404456:	4c08      	ldr	r4, [pc, #32]	; (404478 <m2m_ip_cb+0x29c>)
  404458:	47a0      	blx	r4
  40445a:	b958      	cbnz	r0, 404474 <m2m_ip_cb+0x298>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  40445c:	4b0c      	ldr	r3, [pc, #48]	; (404490 <m2m_ip_cb+0x2b4>)
  40445e:	9a08      	ldr	r2, [sp, #32]
  404460:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  404462:	681b      	ldr	r3, [r3, #0]
  404464:	b133      	cbz	r3, 404474 <m2m_ip_cb+0x298>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  404466:	4b0a      	ldr	r3, [pc, #40]	; (404490 <m2m_ip_cb+0x2b4>)
  404468:	681b      	ldr	r3, [r3, #0]
  40446a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  40446e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404470:	9807      	ldr	r0, [sp, #28]
  404472:	4798      	blx	r3
			}
		}
	}
}
  404474:	b019      	add	sp, #100	; 0x64
  404476:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404478:	00402a4d 	.word	0x00402a4d
  40447c:	2000beec 	.word	0x2000beec
  404480:	2000be3c 	.word	0x2000be3c
  404484:	20000b62 	.word	0x20000b62
  404488:	2000bef4 	.word	0x2000bef4
  40448c:	00404121 	.word	0x00404121
  404490:	2000bef0 	.word	0x2000bef0

00404494 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  404494:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  404496:	4b0a      	ldr	r3, [pc, #40]	; (4044c0 <socketInit+0x2c>)
  404498:	781b      	ldrb	r3, [r3, #0]
  40449a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40449e:	d10e      	bne.n	4044be <socketInit+0x2a>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  4044a0:	22b0      	movs	r2, #176	; 0xb0
  4044a2:	2100      	movs	r1, #0
  4044a4:	4807      	ldr	r0, [pc, #28]	; (4044c4 <socketInit+0x30>)
  4044a6:	4b08      	ldr	r3, [pc, #32]	; (4044c8 <socketInit+0x34>)
  4044a8:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  4044aa:	4908      	ldr	r1, [pc, #32]	; (4044cc <socketInit+0x38>)
  4044ac:	2002      	movs	r0, #2
  4044ae:	4b08      	ldr	r3, [pc, #32]	; (4044d0 <socketInit+0x3c>)
  4044b0:	4798      	blx	r3
		gbSocketInit=1;
  4044b2:	2201      	movs	r2, #1
  4044b4:	4b02      	ldr	r3, [pc, #8]	; (4044c0 <socketInit+0x2c>)
  4044b6:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  4044b8:	2200      	movs	r2, #0
  4044ba:	4b06      	ldr	r3, [pc, #24]	; (4044d4 <socketInit+0x40>)
  4044bc:	801a      	strh	r2, [r3, #0]
  4044be:	bd08      	pop	{r3, pc}
  4044c0:	20000b61 	.word	0x20000b61
  4044c4:	2000be3c 	.word	0x2000be3c
  4044c8:	004023d5 	.word	0x004023d5
  4044cc:	004041dd 	.word	0x004041dd
  4044d0:	00402b59 	.word	0x00402b59
  4044d4:	20000b62 	.word	0x20000b62

004044d8 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  4044d8:	4b02      	ldr	r3, [pc, #8]	; (4044e4 <registerSocketCallback+0xc>)
  4044da:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  4044dc:	4b02      	ldr	r3, [pc, #8]	; (4044e8 <registerSocketCallback+0x10>)
  4044de:	6019      	str	r1, [r3, #0]
  4044e0:	4770      	bx	lr
  4044e2:	bf00      	nop
  4044e4:	2000beec 	.word	0x2000beec
  4044e8:	2000bef4 	.word	0x2000bef4

004044ec <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  4044ec:	b570      	push	{r4, r5, r6, lr}
  4044ee:	b086      	sub	sp, #24
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  4044f0:	2802      	cmp	r0, #2
  4044f2:	d14c      	bne.n	40458e <socket+0xa2>
	{
		if(u8Type == SOCK_STREAM)
  4044f4:	2901      	cmp	r1, #1
  4044f6:	d04d      	beq.n	404594 <socket+0xa8>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  4044f8:	2902      	cmp	r1, #2
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;
  4044fa:	bf18      	it	ne
  4044fc:	f04f 34ff 	movne.w	r4, #4294967295
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  404500:	d159      	bne.n	4045b6 <socket+0xca>
  404502:	e04a      	b.n	40459a <socket+0xae>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  404504:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  404506:	eb00 1304 	add.w	r3, r0, r4, lsl #4
  40450a:	7a9b      	ldrb	r3, [r3, #10]
  40450c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404510:	d136      	bne.n	404580 <socket+0x94>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  404512:	482a      	ldr	r0, [pc, #168]	; (4045bc <socket+0xd0>)
  404514:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  404518:	4616      	mov	r6, r2
			if(pstrSock->bIsUsed == 0)
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  40451a:	2210      	movs	r2, #16
  40451c:	2100      	movs	r1, #0
  40451e:	4b28      	ldr	r3, [pc, #160]	; (4045c0 <socket+0xd4>)
  404520:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  404522:	4b26      	ldr	r3, [pc, #152]	; (4045bc <socket+0xd0>)
  404524:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  404528:	2201      	movs	r2, #1
  40452a:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  40452c:	4a25      	ldr	r2, [pc, #148]	; (4045c4 <socket+0xd8>)
  40452e:	8813      	ldrh	r3, [r2, #0]
  404530:	3301      	adds	r3, #1
  404532:	b29b      	uxth	r3, r3
  404534:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  404536:	8813      	ldrh	r3, [r2, #0]
  404538:	b29b      	uxth	r3, r3
  40453a:	b91b      	cbnz	r3, 404544 <socket+0x58>
					++gu16SessionID;
  40453c:	8813      	ldrh	r3, [r2, #0]
  40453e:	3301      	adds	r3, #1
  404540:	b29b      	uxth	r3, r3
  404542:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  404544:	4b1f      	ldr	r3, [pc, #124]	; (4045c4 <socket+0xd8>)
  404546:	881a      	ldrh	r2, [r3, #0]
  404548:	b292      	uxth	r2, r2
  40454a:	4b1c      	ldr	r3, [pc, #112]	; (4045bc <socket+0xd0>)
  40454c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  404550:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  404552:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  404554:	f016 0f01 	tst.w	r6, #1
  404558:	d02d      	beq.n	4045b6 <socket+0xca>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  40455a:	aa06      	add	r2, sp, #24
  40455c:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  404560:	4b16      	ldr	r3, [pc, #88]	; (4045bc <socket+0xd0>)
  404562:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  404566:	2321      	movs	r3, #33	; 0x21
  404568:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  40456a:	2300      	movs	r3, #0
  40456c:	9302      	str	r3, [sp, #8]
  40456e:	9301      	str	r3, [sp, #4]
  404570:	9300      	str	r3, [sp, #0]
  404572:	2304      	movs	r3, #4
  404574:	2150      	movs	r1, #80	; 0x50
  404576:	2002      	movs	r0, #2
  404578:	4d13      	ldr	r5, [pc, #76]	; (4045c8 <socket+0xdc>)
  40457a:	47a8      	blx	r5
  40457c:	e01b      	b.n	4045b6 <socket+0xca>
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
			if(pstrSock->bIsUsed == 0)
  40457e:	480f      	ldr	r0, [pc, #60]	; (4045bc <socket+0xd0>)
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
  404580:	3401      	adds	r4, #1
  404582:	b2e4      	uxtb	r4, r4
  404584:	428c      	cmp	r4, r1
  404586:	d3bd      	bcc.n	404504 <socket+0x18>
Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
	SOCKET		sock = -1;
  404588:	f04f 34ff 	mov.w	r4, #4294967295
  40458c:	e013      	b.n	4045b6 <socket+0xca>
  40458e:	f04f 34ff 	mov.w	r4, #4294967295
  404592:	e010      	b.n	4045b6 <socket+0xca>
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
  404594:	2107      	movs	r1, #7
			u8Count = 0;
  404596:	2400      	movs	r4, #0
  404598:	e001      	b.n	40459e <socket+0xb2>
		}
		else if(u8Type == SOCK_DGRAM)
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  40459a:	210b      	movs	r1, #11
			u8Count = TCP_SOCK_MAX;
  40459c:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  40459e:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  4045a0:	4b06      	ldr	r3, [pc, #24]	; (4045bc <socket+0xd0>)
  4045a2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4045a6:	7a9b      	ldrb	r3, [r3, #10]
  4045a8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4045ac:	d1e7      	bne.n	40457e <socket+0x92>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  4045ae:	4803      	ldr	r0, [pc, #12]	; (4045bc <socket+0xd0>)
  4045b0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4045b4:	e7b0      	b.n	404518 <socket+0x2c>
				break;
			}
		}
	}
	return sock;
}
  4045b6:	4620      	mov	r0, r4
  4045b8:	b006      	add	sp, #24
  4045ba:	bd70      	pop	{r4, r5, r6, pc}
  4045bc:	2000be3c 	.word	0x2000be3c
  4045c0:	004023d5 	.word	0x004023d5
  4045c4:	20000b62 	.word	0x20000b62
  4045c8:	00402555 	.word	0x00402555

004045cc <bind>:
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4045cc:	b339      	cbz	r1, 40461e <bind+0x52>

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  4045ce:	b510      	push	{r4, lr}
  4045d0:	b088      	sub	sp, #32
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4045d2:	2800      	cmp	r0, #0
  4045d4:	db26      	blt.n	404624 <bind+0x58>
  4045d6:	4b18      	ldr	r3, [pc, #96]	; (404638 <bind+0x6c>)
  4045d8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4045dc:	7a9b      	ldrb	r3, [r3, #10]
  4045de:	b2db      	uxtb	r3, r3
  4045e0:	2b01      	cmp	r3, #1
  4045e2:	d122      	bne.n	40462a <bind+0x5e>
  4045e4:	b322      	cbz	r2, 404630 <bind+0x64>
  4045e6:	4604      	mov	r4, r0
	{
		tstrBindCmd			strBind;

		/* Build the bind request. */
		strBind.sock = sock;
  4045e8:	f88d 001c 	strb.w	r0, [sp, #28]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  4045ec:	2208      	movs	r2, #8
  4045ee:	a805      	add	r0, sp, #20
  4045f0:	4b12      	ldr	r3, [pc, #72]	; (40463c <bind+0x70>)
  4045f2:	4798      	blx	r3

		strBind.strAddr.u16Family	= strBind.strAddr.u16Family;
		strBind.strAddr.u16Port		= strBind.strAddr.u16Port;
		strBind.strAddr.u32IPAddr	= strBind.strAddr.u32IPAddr;
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
  4045f4:	4810      	ldr	r0, [pc, #64]	; (404638 <bind+0x6c>)
  4045f6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4045fa:	88c3      	ldrh	r3, [r0, #6]
  4045fc:	f8ad 301e 	strh.w	r3, [sp, #30]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(SOCKET_CMD_BIND, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
  404600:	2300      	movs	r3, #0
  404602:	9302      	str	r3, [sp, #8]
  404604:	9301      	str	r3, [sp, #4]
  404606:	9300      	str	r3, [sp, #0]
  404608:	230c      	movs	r3, #12
  40460a:	aa05      	add	r2, sp, #20
  40460c:	2141      	movs	r1, #65	; 0x41
  40460e:	2002      	movs	r0, #2
  404610:	4c0b      	ldr	r4, [pc, #44]	; (404640 <bind+0x74>)
  404612:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  404614:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  404616:	bf18      	it	ne
  404618:	f06f 0008 	mvnne.w	r0, #8
  40461c:	e00a      	b.n	404634 <bind+0x68>
Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40461e:	f06f 0005 	mvn.w	r0, #5
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  404622:	4770      	bx	lr
Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  404624:	f06f 0005 	mvn.w	r0, #5
  404628:	e004      	b.n	404634 <bind+0x68>
  40462a:	f06f 0005 	mvn.w	r0, #5
  40462e:	e001      	b.n	404634 <bind+0x68>
  404630:	f06f 0005 	mvn.w	r0, #5
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  404634:	b008      	add	sp, #32
  404636:	bd10      	pop	{r4, pc}
  404638:	2000be3c 	.word	0x2000be3c
  40463c:	004023c1 	.word	0x004023c1
  404640:	00402555 	.word	0x00402555

00404644 <listen>:
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  404644:	2800      	cmp	r0, #0
  404646:	db21      	blt.n	40468c <listen+0x48>
  404648:	4b14      	ldr	r3, [pc, #80]	; (40469c <listen+0x58>)
  40464a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40464e:	7a9b      	ldrb	r3, [r3, #10]
  404650:	b2db      	uxtb	r3, r3
  404652:	2b01      	cmp	r3, #1
  404654:	d11d      	bne.n	404692 <listen+0x4e>

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
  404656:	b510      	push	{r4, lr}
  404658:	b086      	sub	sp, #24
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
  40465a:	f88d 0014 	strb.w	r0, [sp, #20]
		strListen.u8BackLog = backlog;
  40465e:	f88d 1015 	strb.w	r1, [sp, #21]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
  404662:	4b0e      	ldr	r3, [pc, #56]	; (40469c <listen+0x58>)
  404664:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  404668:	88c3      	ldrh	r3, [r0, #6]
  40466a:	f8ad 3016 	strh.w	r3, [sp, #22]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
  40466e:	2300      	movs	r3, #0
  404670:	9302      	str	r3, [sp, #8]
  404672:	9301      	str	r3, [sp, #4]
  404674:	9300      	str	r3, [sp, #0]
  404676:	2304      	movs	r3, #4
  404678:	aa05      	add	r2, sp, #20
  40467a:	2142      	movs	r1, #66	; 0x42
  40467c:	2002      	movs	r0, #2
  40467e:	4c08      	ldr	r4, [pc, #32]	; (4046a0 <listen+0x5c>)
  404680:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  404682:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  404684:	bf18      	it	ne
  404686:	f06f 0008 	mvnne.w	r0, #8
  40468a:	e005      	b.n	404698 <listen+0x54>
Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40468c:	f06f 0005 	mvn.w	r0, #5
  404690:	4770      	bx	lr
  404692:	f06f 0005 	mvn.w	r0, #5
  404696:	4770      	bx	lr
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  404698:	b006      	add	sp, #24
  40469a:	bd10      	pop	{r4, pc}
  40469c:	2000be3c 	.word	0x2000be3c
  4046a0:	00402555 	.word	0x00402555

004046a4 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
  4046a4:	2800      	cmp	r0, #0
  4046a6:	db0a      	blt.n	4046be <accept+0x1a>
  4046a8:	4b06      	ldr	r3, [pc, #24]	; (4046c4 <accept+0x20>)
  4046aa:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  4046ae:	7a83      	ldrb	r3, [r0, #10]
  4046b0:	b2db      	uxtb	r3, r3
	{
		s8Ret = SOCK_ERR_NO_ERROR;
  4046b2:	2b01      	cmp	r3, #1
  4046b4:	bf14      	ite	ne
  4046b6:	f06f 0005 	mvnne.w	r0, #5
  4046ba:	2000      	moveq	r0, #0
  4046bc:	4770      	bx	lr
Date
		5 June 2012
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  4046be:	f06f 0005 	mvn.w	r0, #5
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
	{
		s8Ret = SOCK_ERR_NO_ERROR;
	}
	return s8Ret;
}
  4046c2:	4770      	bx	lr
  4046c4:	2000be3c 	.word	0x2000be3c

004046c8 <connect>:
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4046c8:	2800      	cmp	r0, #0
  4046ca:	db38      	blt.n	40473e <connect+0x76>
  4046cc:	2900      	cmp	r1, #0
  4046ce:	d039      	beq.n	404744 <connect+0x7c>
  4046d0:	4b22      	ldr	r3, [pc, #136]	; (40475c <connect+0x94>)
  4046d2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4046d6:	7a9b      	ldrb	r3, [r3, #10]
  4046d8:	b2db      	uxtb	r3, r3
  4046da:	2b01      	cmp	r3, #1
  4046dc:	d135      	bne.n	40474a <connect+0x82>
  4046de:	2a00      	cmp	r2, #0
  4046e0:	d036      	beq.n	404750 <connect+0x88>

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  4046e2:	b530      	push	{r4, r5, lr}
  4046e4:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  4046e6:	4b1d      	ldr	r3, [pc, #116]	; (40475c <connect+0x94>)
  4046e8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4046ec:	7adb      	ldrb	r3, [r3, #11]
  4046ee:	f013 0f01 	tst.w	r3, #1
  4046f2:	d007      	beq.n	404704 <connect+0x3c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  4046f4:	4b19      	ldr	r3, [pc, #100]	; (40475c <connect+0x94>)
  4046f6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4046fa:	7adb      	ldrb	r3, [r3, #11]
  4046fc:	f88d 301d 	strb.w	r3, [sp, #29]
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  404700:	254b      	movs	r5, #75	; 0x4b
  404702:	e000      	b.n	404706 <connect+0x3e>
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  404704:	2544      	movs	r5, #68	; 0x44
  404706:	4604      	mov	r4, r0
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
		}
		strConnect.sock = sock;
  404708:	f88d 001c 	strb.w	r0, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  40470c:	2208      	movs	r2, #8
  40470e:	a805      	add	r0, sp, #20
  404710:	4b13      	ldr	r3, [pc, #76]	; (404760 <connect+0x98>)
  404712:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  404714:	4811      	ldr	r0, [pc, #68]	; (40475c <connect+0x94>)
  404716:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  40471a:	88c3      	ldrh	r3, [r0, #6]
  40471c:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  404720:	2300      	movs	r3, #0
  404722:	9302      	str	r3, [sp, #8]
  404724:	9301      	str	r3, [sp, #4]
  404726:	9300      	str	r3, [sp, #0]
  404728:	230c      	movs	r3, #12
  40472a:	aa05      	add	r2, sp, #20
  40472c:	4629      	mov	r1, r5
  40472e:	2002      	movs	r0, #2
  404730:	4c0c      	ldr	r4, [pc, #48]	; (404764 <connect+0x9c>)
  404732:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  404734:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  404736:	bf18      	it	ne
  404738:	f06f 0008 	mvnne.w	r0, #8
  40473c:	e00b      	b.n	404756 <connect+0x8e>
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40473e:	f06f 0005 	mvn.w	r0, #5
  404742:	4770      	bx	lr
  404744:	f06f 0005 	mvn.w	r0, #5
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  404748:	4770      	bx	lr
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40474a:	f06f 0005 	mvn.w	r0, #5
  40474e:	4770      	bx	lr
  404750:	f06f 0005 	mvn.w	r0, #5
  404754:	4770      	bx	lr
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  404756:	b009      	add	sp, #36	; 0x24
  404758:	bd30      	pop	{r4, r5, pc}
  40475a:	bf00      	nop
  40475c:	2000be3c 	.word	0x2000be3c
  404760:	004023c1 	.word	0x004023c1
  404764:	00402555 	.word	0x00402555

00404768 <send>:
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  404768:	2800      	cmp	r0, #0
  40476a:	db3b      	blt.n	4047e4 <send+0x7c>
  40476c:	2900      	cmp	r1, #0
  40476e:	d03c      	beq.n	4047ea <send+0x82>
  404770:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  404774:	d83c      	bhi.n	4047f0 <send+0x88>
  404776:	4b22      	ldr	r3, [pc, #136]	; (404800 <send+0x98>)
  404778:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40477c:	7a9b      	ldrb	r3, [r3, #10]
  40477e:	b2db      	uxtb	r3, r3
  404780:	2b01      	cmp	r3, #1
  404782:	d138      	bne.n	4047f6 <send+0x8e>

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  404784:	b510      	push	{r4, lr}
  404786:	b088      	sub	sp, #32
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  404788:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  40478c:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  404790:	4b1b      	ldr	r3, [pc, #108]	; (404800 <send+0x98>)
  404792:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404796:	88db      	ldrh	r3, [r3, #6]
  404798:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  40479c:	2807      	cmp	r0, #7
  40479e:	bfb4      	ite	lt
  4047a0:	2450      	movlt	r4, #80	; 0x50
  4047a2:	2444      	movge	r4, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  4047a4:	4b16      	ldr	r3, [pc, #88]	; (404800 <send+0x98>)
  4047a6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4047aa:	7adb      	ldrb	r3, [r3, #11]
  4047ac:	f013 0f01 	tst.w	r3, #1
  4047b0:	d006      	beq.n	4047c0 <send+0x58>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  4047b2:	4b13      	ldr	r3, [pc, #76]	; (404800 <send+0x98>)
  4047b4:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  4047b8:	8904      	ldrh	r4, [r0, #8]
  4047ba:	b2a4      	uxth	r4, r4
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  4047bc:	204c      	movs	r0, #76	; 0x4c
  4047be:	e000      	b.n	4047c2 <send+0x5a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
  4047c0:	2045      	movs	r0, #69	; 0x45
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  4047c2:	9402      	str	r4, [sp, #8]
  4047c4:	9201      	str	r2, [sp, #4]
  4047c6:	9100      	str	r1, [sp, #0]
  4047c8:	2310      	movs	r3, #16
  4047ca:	eb0d 0203 	add.w	r2, sp, r3
  4047ce:	f040 0180 	orr.w	r1, r0, #128	; 0x80
  4047d2:	2002      	movs	r0, #2
  4047d4:	4c0b      	ldr	r4, [pc, #44]	; (404804 <send+0x9c>)
  4047d6:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  4047d8:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  4047da:	bf0c      	ite	eq
  4047dc:	2000      	moveq	r0, #0
  4047de:	f06f 000d 	mvnne.w	r0, #13
  4047e2:	e00b      	b.n	4047fc <send+0x94>
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4047e4:	f06f 0005 	mvn.w	r0, #5
  4047e8:	4770      	bx	lr
  4047ea:	f06f 0005 	mvn.w	r0, #5
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
}
  4047ee:	4770      	bx	lr
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4047f0:	f06f 0005 	mvn.w	r0, #5
  4047f4:	4770      	bx	lr
  4047f6:	f06f 0005 	mvn.w	r0, #5
  4047fa:	4770      	bx	lr
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
}
  4047fc:	b008      	add	sp, #32
  4047fe:	bd10      	pop	{r4, pc}
  404800:	2000be3c 	.word	0x2000be3c
  404804:	00402555 	.word	0x00402555

00404808 <sendto>:

Date
		4 June 2012
*********************************************************************/
sint16 sendto(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags, struct sockaddr *pstrDestAddr, uint8 u8AddrLen)
{
  404808:	b5f0      	push	{r4, r5, r6, r7, lr}
  40480a:	b089      	sub	sp, #36	; 0x24
  40480c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  40480e:	2800      	cmp	r0, #0
  404810:	db3f      	blt.n	404892 <sendto+0x8a>
  404812:	2900      	cmp	r1, #0
  404814:	d040      	beq.n	404898 <sendto+0x90>
  404816:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  40481a:	d840      	bhi.n	40489e <sendto+0x96>
  40481c:	4b25      	ldr	r3, [pc, #148]	; (4048b4 <sendto+0xac>)
  40481e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404822:	7a9b      	ldrb	r3, [r3, #10]
  404824:	b2db      	uxtb	r3, r3
  404826:	2b01      	cmp	r3, #1
  404828:	d13c      	bne.n	4048a4 <sendto+0x9c>
	{
		if(gastrSockets[sock].bIsUsed)
  40482a:	4b22      	ldr	r3, [pc, #136]	; (4048b4 <sendto+0xac>)
  40482c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404830:	7a9b      	ldrb	r3, [r3, #10]
  404832:	f013 0fff 	tst.w	r3, #255	; 0xff
  404836:	d038      	beq.n	4048aa <sendto+0xa2>
  404838:	4604      	mov	r4, r0
  40483a:	4616      	mov	r6, r2
  40483c:	460f      	mov	r7, r1
		{
			tstrSendCmd	strSendTo;

			m2m_memset((uint8*)&strSendTo, 0, sizeof(tstrSendCmd));
  40483e:	2210      	movs	r2, #16
  404840:	2100      	movs	r1, #0
  404842:	eb0d 0002 	add.w	r0, sp, r2
  404846:	4b1c      	ldr	r3, [pc, #112]	; (4048b8 <sendto+0xb0>)
  404848:	4798      	blx	r3

			strSendTo.sock			= sock;
  40484a:	f88d 4010 	strb.w	r4, [sp, #16]
			strSendTo.u16DataSize	= NM_BSP_B_L_16(u16SendLength);
  40484e:	f8ad 6012 	strh.w	r6, [sp, #18]
			strSendTo.u16SessionID	= gastrSockets[sock].u16SessionID;
  404852:	4818      	ldr	r0, [pc, #96]	; (4048b4 <sendto+0xac>)
  404854:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  404858:	88c3      	ldrh	r3, [r0, #6]
  40485a:	f8ad 301c 	strh.w	r3, [sp, #28]
			
			if(pstrDestAddr != NULL)
  40485e:	b13d      	cbz	r5, 404870 <sendto+0x68>
			{
				struct sockaddr_in	*pstrAddr;
				pstrAddr = (void*)pstrDestAddr;

				strSendTo.strAddr.u16Family	= pstrAddr->sin_family;
  404860:	882b      	ldrh	r3, [r5, #0]
  404862:	f8ad 3014 	strh.w	r3, [sp, #20]
				strSendTo.strAddr.u16Port	= pstrAddr->sin_port;
  404866:	886b      	ldrh	r3, [r5, #2]
  404868:	f8ad 3016 	strh.w	r3, [sp, #22]
				strSendTo.strAddr.u32IPAddr	= pstrAddr->sin_addr.s_addr;
  40486c:	686b      	ldr	r3, [r5, #4]
  40486e:	9306      	str	r3, [sp, #24]
			}
			s16Ret = SOCKET_REQUEST(SOCKET_CMD_SENDTO|M2M_REQ_DATA_PKT, (uint8*)&strSendTo,  sizeof(tstrSendCmd),
  404870:	2344      	movs	r3, #68	; 0x44
  404872:	9302      	str	r3, [sp, #8]
  404874:	9601      	str	r6, [sp, #4]
  404876:	9700      	str	r7, [sp, #0]
  404878:	2310      	movs	r3, #16
  40487a:	eb0d 0203 	add.w	r2, sp, r3
  40487e:	21c7      	movs	r1, #199	; 0xc7
  404880:	2002      	movs	r0, #2
  404882:	4c0e      	ldr	r4, [pc, #56]	; (4048bc <sendto+0xb4>)
  404884:	47a0      	blx	r4
				pvSendBuffer, u16SendLength, UDP_TX_PACKET_OFFSET);

			if(s16Ret != SOCK_ERR_NO_ERROR)
  404886:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  404888:	bf0c      	ite	eq
  40488a:	2000      	moveq	r0, #0
  40488c:	f06f 000d 	mvnne.w	r0, #13
  404890:	e00d      	b.n	4048ae <sendto+0xa6>
Date
		4 June 2012
*********************************************************************/
sint16 sendto(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags, struct sockaddr *pstrDestAddr, uint8 u8AddrLen)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  404892:	f06f 0005 	mvn.w	r0, #5
  404896:	e00a      	b.n	4048ae <sendto+0xa6>
  404898:	f06f 0005 	mvn.w	r0, #5
  40489c:	e007      	b.n	4048ae <sendto+0xa6>
  40489e:	f06f 0005 	mvn.w	r0, #5
  4048a2:	e004      	b.n	4048ae <sendto+0xa6>
  4048a4:	f06f 0005 	mvn.w	r0, #5
  4048a8:	e001      	b.n	4048ae <sendto+0xa6>
  4048aa:	f06f 0005 	mvn.w	r0, #5
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  4048ae:	b009      	add	sp, #36	; 0x24
  4048b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4048b2:	bf00      	nop
  4048b4:	2000be3c 	.word	0x2000be3c
  4048b8:	004023d5 	.word	0x004023d5
  4048bc:	00402555 	.word	0x00402555

004048c0 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4048c0:	2800      	cmp	r0, #0
  4048c2:	db3c      	blt.n	40493e <recv+0x7e>
  4048c4:	2900      	cmp	r1, #0
  4048c6:	d03d      	beq.n	404944 <recv+0x84>
  4048c8:	2a00      	cmp	r2, #0
  4048ca:	d03e      	beq.n	40494a <recv+0x8a>

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
  4048cc:	b570      	push	{r4, r5, r6, lr}
  4048ce:	b086      	sub	sp, #24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4048d0:	4c22      	ldr	r4, [pc, #136]	; (40495c <recv+0x9c>)
  4048d2:	eb04 1400 	add.w	r4, r4, r0, lsl #4
  4048d6:	7aa4      	ldrb	r4, [r4, #10]
  4048d8:	b2e4      	uxtb	r4, r4
  4048da:	2c01      	cmp	r4, #1
  4048dc:	d138      	bne.n	404950 <recv+0x90>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  4048de:	4e1f      	ldr	r6, [pc, #124]	; (40495c <recv+0x9c>)
  4048e0:	0105      	lsls	r5, r0, #4
  4048e2:	1974      	adds	r4, r6, r5
  4048e4:	5171      	str	r1, [r6, r5]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  4048e6:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  4048e8:	7b22      	ldrb	r2, [r4, #12]
  4048ea:	f012 0fff 	tst.w	r2, #255	; 0xff
  4048ee:	d132      	bne.n	404956 <recv+0x96>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  4048f0:	eb06 1200 	add.w	r2, r6, r0, lsl #4
  4048f4:	2101      	movs	r1, #1
  4048f6:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  4048f8:	7ad2      	ldrb	r2, [r2, #11]
  4048fa:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  4048fc:	2a00      	cmp	r2, #0
  4048fe:	bf0c      	ite	eq
  404900:	2146      	moveq	r1, #70	; 0x46
  404902:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  404904:	b91b      	cbnz	r3, 40490e <recv+0x4e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  404906:	f04f 33ff 	mov.w	r3, #4294967295
  40490a:	9304      	str	r3, [sp, #16]
  40490c:	e000      	b.n	404910 <recv+0x50>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  40490e:	9304      	str	r3, [sp, #16]
			strRecv.sock = sock;
  404910:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  404914:	4b11      	ldr	r3, [pc, #68]	; (40495c <recv+0x9c>)
  404916:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  40491a:	88c3      	ldrh	r3, [r0, #6]
  40491c:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  404920:	2300      	movs	r3, #0
  404922:	9302      	str	r3, [sp, #8]
  404924:	9301      	str	r3, [sp, #4]
  404926:	9300      	str	r3, [sp, #0]
  404928:	2308      	movs	r3, #8
  40492a:	aa04      	add	r2, sp, #16
  40492c:	2002      	movs	r0, #2
  40492e:	4c0c      	ldr	r4, [pc, #48]	; (404960 <recv+0xa0>)
  404930:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  404932:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  404934:	bf0c      	ite	eq
  404936:	2000      	moveq	r0, #0
  404938:	f06f 000d 	mvnne.w	r0, #13
  40493c:	e00c      	b.n	404958 <recv+0x98>
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  40493e:	f06f 0005 	mvn.w	r0, #5
  404942:	4770      	bx	lr
  404944:	f06f 0005 	mvn.w	r0, #5
  404948:	4770      	bx	lr
  40494a:	f06f 0005 	mvn.w	r0, #5
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  40494e:	4770      	bx	lr
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  404950:	f06f 0005 	mvn.w	r0, #5
  404954:	e000      	b.n	404958 <recv+0x98>
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		s16Ret = SOCK_ERR_NO_ERROR;
  404956:	2000      	movs	r0, #0
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  404958:	b006      	add	sp, #24
  40495a:	bd70      	pop	{r4, r5, r6, pc}
  40495c:	2000be3c 	.word	0x2000be3c
  404960:	00402555 	.word	0x00402555

00404964 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  404964:	b530      	push	{r4, r5, lr}
  404966:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  404968:	2800      	cmp	r0, #0
  40496a:	db2e      	blt.n	4049ca <close+0x66>
  40496c:	4b1b      	ldr	r3, [pc, #108]	; (4049dc <close+0x78>)
  40496e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404972:	7a9b      	ldrb	r3, [r3, #10]
  404974:	b2db      	uxtb	r3, r3
  404976:	2b01      	cmp	r3, #1
  404978:	d12a      	bne.n	4049d0 <close+0x6c>
  40497a:	4604      	mov	r4, r0
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  40497c:	f88d 0014 	strb.w	r0, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  404980:	4b16      	ldr	r3, [pc, #88]	; (4049dc <close+0x78>)
  404982:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404986:	88da      	ldrh	r2, [r3, #6]
  404988:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  40498c:	2200      	movs	r2, #0
  40498e:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  404990:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  404992:	7adb      	ldrb	r3, [r3, #11]
  404994:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  404998:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  40499a:	9202      	str	r2, [sp, #8]
  40499c:	9201      	str	r2, [sp, #4]
  40499e:	9200      	str	r2, [sp, #0]
  4049a0:	f04f 0304 	mov.w	r3, #4
  4049a4:	aa05      	add	r2, sp, #20
  4049a6:	bf0c      	ite	eq
  4049a8:	2149      	moveq	r1, #73	; 0x49
  4049aa:	214e      	movne	r1, #78	; 0x4e
  4049ac:	2002      	movs	r0, #2
  4049ae:	4d0c      	ldr	r5, [pc, #48]	; (4049e0 <close+0x7c>)
  4049b0:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  4049b2:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  4049b4:	bf18      	it	ne
  4049b6:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  4049ba:	2210      	movs	r2, #16
  4049bc:	2100      	movs	r1, #0
  4049be:	4807      	ldr	r0, [pc, #28]	; (4049dc <close+0x78>)
  4049c0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4049c4:	4b07      	ldr	r3, [pc, #28]	; (4049e4 <close+0x80>)
  4049c6:	4798      	blx	r3
  4049c8:	e004      	b.n	4049d4 <close+0x70>
Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  4049ca:	f06f 0505 	mvn.w	r5, #5
  4049ce:	e001      	b.n	4049d4 <close+0x70>
  4049d0:	f06f 0505 	mvn.w	r5, #5
			s8Ret = SOCK_ERR_INVALID;
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
	}
	return s8Ret;
}
  4049d4:	4628      	mov	r0, r5
  4049d6:	b007      	add	sp, #28
  4049d8:	bd30      	pop	{r4, r5, pc}
  4049da:	bf00      	nop
  4049dc:	2000be3c 	.word	0x2000be3c
  4049e0:	00402555 	.word	0x00402555
  4049e4:	004023d5 	.word	0x004023d5

004049e8 <recvfrom>:
		5 June 2012
*********************************************************************/
sint16 recvfrom(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_NO_ERROR;
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4049e8:	2800      	cmp	r0, #0
  4049ea:	db3e      	blt.n	404a6a <recvfrom+0x82>
  4049ec:	2900      	cmp	r1, #0
  4049ee:	d03f      	beq.n	404a70 <recvfrom+0x88>
  4049f0:	2a00      	cmp	r2, #0
  4049f2:	d040      	beq.n	404a76 <recvfrom+0x8e>

Date
		5 June 2012
*********************************************************************/
sint16 recvfrom(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
  4049f4:	b570      	push	{r4, r5, r6, lr}
  4049f6:	b086      	sub	sp, #24
	sint16	s16Ret = SOCK_ERR_NO_ERROR;
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4049f8:	4c24      	ldr	r4, [pc, #144]	; (404a8c <recvfrom+0xa4>)
  4049fa:	eb04 1400 	add.w	r4, r4, r0, lsl #4
  4049fe:	7aa4      	ldrb	r4, [r4, #10]
  404a00:	b2e4      	uxtb	r4, r4
  404a02:	2c01      	cmp	r4, #1
  404a04:	d13a      	bne.n	404a7c <recvfrom+0x94>
	{
		if(gastrSockets[sock].bIsUsed)
  404a06:	4c21      	ldr	r4, [pc, #132]	; (404a8c <recvfrom+0xa4>)
  404a08:	eb04 1400 	add.w	r4, r4, r0, lsl #4
  404a0c:	7aa4      	ldrb	r4, [r4, #10]
  404a0e:	f014 0fff 	tst.w	r4, #255	; 0xff
  404a12:	d036      	beq.n	404a82 <recvfrom+0x9a>
		{
			s16Ret = SOCK_ERR_NO_ERROR;
			gastrSockets[sock].pu8UserBuffer = (uint8*)pvRecvBuf;
  404a14:	4e1d      	ldr	r6, [pc, #116]	; (404a8c <recvfrom+0xa4>)
  404a16:	0105      	lsls	r5, r0, #4
  404a18:	1974      	adds	r4, r6, r5
  404a1a:	5171      	str	r1, [r6, r5]
			gastrSockets[sock].u16UserBufferSize = u16BufLen;
  404a1c:	80a2      	strh	r2, [r4, #4]

			if(!gastrSockets[sock].bIsRecvPending)
  404a1e:	7b22      	ldrb	r2, [r4, #12]
  404a20:	f012 0fff 	tst.w	r2, #255	; 0xff
  404a24:	d12f      	bne.n	404a86 <recvfrom+0x9e>
			{
				tstrRecvCmd	strRecv;

				gastrSockets[sock].bIsRecvPending = 1;
  404a26:	eb06 1200 	add.w	r2, r6, r0, lsl #4
  404a2a:	2101      	movs	r1, #1
  404a2c:	7311      	strb	r1, [r2, #12]

				/* Check the timeout value. */
				if(u32Timeoutmsec == 0)
  404a2e:	b91b      	cbnz	r3, 404a38 <recvfrom+0x50>
					strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  404a30:	f04f 33ff 	mov.w	r3, #4294967295
  404a34:	9304      	str	r3, [sp, #16]
  404a36:	e000      	b.n	404a3a <recvfrom+0x52>
				else
					strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  404a38:	9304      	str	r3, [sp, #16]
				strRecv.sock = sock;
  404a3a:	f88d 0014 	strb.w	r0, [sp, #20]
				strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  404a3e:	4b13      	ldr	r3, [pc, #76]	; (404a8c <recvfrom+0xa4>)
  404a40:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  404a44:	88c3      	ldrh	r3, [r0, #6]
  404a46:	f8ad 3016 	strh.w	r3, [sp, #22]
				
				s16Ret = SOCKET_REQUEST(SOCKET_CMD_RECVFROM, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  404a4a:	2300      	movs	r3, #0
  404a4c:	9302      	str	r3, [sp, #8]
  404a4e:	9301      	str	r3, [sp, #4]
  404a50:	9300      	str	r3, [sp, #0]
  404a52:	2308      	movs	r3, #8
  404a54:	aa04      	add	r2, sp, #16
  404a56:	2148      	movs	r1, #72	; 0x48
  404a58:	2002      	movs	r0, #2
  404a5a:	4c0d      	ldr	r4, [pc, #52]	; (404a90 <recvfrom+0xa8>)
  404a5c:	47a0      	blx	r4
				if(s16Ret != SOCK_ERR_NO_ERROR)
  404a5e:	2800      	cmp	r0, #0
				{
					s16Ret = SOCK_ERR_BUFFER_FULL;
  404a60:	bf0c      	ite	eq
  404a62:	2000      	moveq	r0, #0
  404a64:	f06f 000d 	mvnne.w	r0, #13
  404a68:	e00e      	b.n	404a88 <recvfrom+0xa0>
			}
		}
	}
	else
	{
		s16Ret = SOCK_ERR_INVALID_ARG;
  404a6a:	f06f 0005 	mvn.w	r0, #5
  404a6e:	4770      	bx	lr
  404a70:	f06f 0005 	mvn.w	r0, #5
  404a74:	4770      	bx	lr
  404a76:	f06f 0005 	mvn.w	r0, #5
	}
	return s16Ret;
}
  404a7a:	4770      	bx	lr
			}
		}
	}
	else
	{
		s16Ret = SOCK_ERR_INVALID_ARG;
  404a7c:	f06f 0005 	mvn.w	r0, #5
  404a80:	e002      	b.n	404a88 <recvfrom+0xa0>
Date
		5 June 2012
*********************************************************************/
sint16 recvfrom(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_NO_ERROR;
  404a82:	2000      	movs	r0, #0
  404a84:	e000      	b.n	404a88 <recvfrom+0xa0>
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		if(gastrSockets[sock].bIsUsed)
		{
			s16Ret = SOCK_ERR_NO_ERROR;
  404a86:	2000      	movs	r0, #0
	else
	{
		s16Ret = SOCK_ERR_INVALID_ARG;
	}
	return s16Ret;
}
  404a88:	b006      	add	sp, #24
  404a8a:	bd70      	pop	{r4, r5, r6, pc}
  404a8c:	2000be3c 	.word	0x2000be3c
  404a90:	00402555 	.word	0x00402555

00404a94 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  404a94:	b570      	push	{r4, r5, r6, lr}
  404a96:	b082      	sub	sp, #8
  404a98:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  404a9a:	4b2e      	ldr	r3, [pc, #184]	; (404b54 <spi_flash_enable+0xc0>)
  404a9c:	4798      	blx	r3
  404a9e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  404aa2:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  404aa6:	d350      	bcc.n	404b4a <spi_flash_enable+0xb6>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  404aa8:	a901      	add	r1, sp, #4
  404aaa:	f241 4010 	movw	r0, #5136	; 0x1410
  404aae:	4b2a      	ldr	r3, [pc, #168]	; (404b58 <spi_flash_enable+0xc4>)
  404ab0:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  404ab2:	4604      	mov	r4, r0
  404ab4:	2800      	cmp	r0, #0
  404ab6:	d149      	bne.n	404b4c <spi_flash_enable+0xb8>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x1111ul) << 12);
  404ab8:	9901      	ldr	r1, [sp, #4]
  404aba:	f021 61ee 	bic.w	r1, r1, #124780544	; 0x7700000
  404abe:	f421 21ee 	bic.w	r1, r1, #487424	; 0x77000
  404ac2:	f041 7188 	orr.w	r1, r1, #17825792	; 0x1100000
  404ac6:	f441 3188 	orr.w	r1, r1, #69632	; 0x11000
  404aca:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  404acc:	f241 4010 	movw	r0, #5136	; 0x1410
  404ad0:	4b22      	ldr	r3, [pc, #136]	; (404b5c <spi_flash_enable+0xc8>)
  404ad2:	4798      	blx	r3
		if(enable) {
  404ad4:	b1b5      	cbz	r5, 404b04 <spi_flash_enable+0x70>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xab;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  404ad6:	2100      	movs	r1, #0
  404ad8:	4821      	ldr	r0, [pc, #132]	; (404b60 <spi_flash_enable+0xcc>)
  404ada:	4d20      	ldr	r5, [pc, #128]	; (404b5c <spi_flash_enable+0xc8>)
  404adc:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  404ade:	21ab      	movs	r1, #171	; 0xab
  404ae0:	4820      	ldr	r0, [pc, #128]	; (404b64 <spi_flash_enable+0xd0>)
  404ae2:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  404ae4:	2101      	movs	r1, #1
  404ae6:	4820      	ldr	r0, [pc, #128]	; (404b68 <spi_flash_enable+0xd4>)
  404ae8:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  404aea:	2100      	movs	r1, #0
  404aec:	481f      	ldr	r0, [pc, #124]	; (404b6c <spi_flash_enable+0xd8>)
  404aee:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  404af0:	2181      	movs	r1, #129	; 0x81
  404af2:	481f      	ldr	r0, [pc, #124]	; (404b70 <spi_flash_enable+0xdc>)
  404af4:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  404af6:	4e1f      	ldr	r6, [pc, #124]	; (404b74 <spi_flash_enable+0xe0>)
  404af8:	4d1f      	ldr	r5, [pc, #124]	; (404b78 <spi_flash_enable+0xe4>)
  404afa:	4630      	mov	r0, r6
  404afc:	47a8      	blx	r5
  404afe:	2801      	cmp	r0, #1
  404b00:	d1fb      	bne.n	404afa <spi_flash_enable+0x66>
  404b02:	e015      	b.n	404b30 <spi_flash_enable+0x9c>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xb9;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  404b04:	2100      	movs	r1, #0
  404b06:	4816      	ldr	r0, [pc, #88]	; (404b60 <spi_flash_enable+0xcc>)
  404b08:	4d14      	ldr	r5, [pc, #80]	; (404b5c <spi_flash_enable+0xc8>)
  404b0a:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  404b0c:	21b9      	movs	r1, #185	; 0xb9
  404b0e:	4815      	ldr	r0, [pc, #84]	; (404b64 <spi_flash_enable+0xd0>)
  404b10:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  404b12:	2101      	movs	r1, #1
  404b14:	4814      	ldr	r0, [pc, #80]	; (404b68 <spi_flash_enable+0xd4>)
  404b16:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  404b18:	2100      	movs	r1, #0
  404b1a:	4814      	ldr	r0, [pc, #80]	; (404b6c <spi_flash_enable+0xd8>)
  404b1c:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  404b1e:	2181      	movs	r1, #129	; 0x81
  404b20:	4813      	ldr	r0, [pc, #76]	; (404b70 <spi_flash_enable+0xdc>)
  404b22:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  404b24:	4e13      	ldr	r6, [pc, #76]	; (404b74 <spi_flash_enable+0xe0>)
  404b26:	4d14      	ldr	r5, [pc, #80]	; (404b78 <spi_flash_enable+0xe4>)
  404b28:	4630      	mov	r0, r6
  404b2a:	47a8      	blx	r5
  404b2c:	2801      	cmp	r0, #1
  404b2e:	d1fb      	bne.n	404b28 <spi_flash_enable+0x94>
		} else {
			spi_flash_enter_low_power_mode();
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
  404b30:	9901      	ldr	r1, [sp, #4]
  404b32:	f021 61ee 	bic.w	r1, r1, #124780544	; 0x7700000
  404b36:	f421 21ee 	bic.w	r1, r1, #487424	; 0x77000
  404b3a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  404b3e:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  404b40:	f241 4010 	movw	r0, #5136	; 0x1410
  404b44:	4b05      	ldr	r3, [pc, #20]	; (404b5c <spi_flash_enable+0xc8>)
  404b46:	4798      	blx	r3
  404b48:	e000      	b.n	404b4c <spi_flash_enable+0xb8>
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
	sint8 s8Ret = M2M_SUCCESS;
  404b4a:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  404b4c:	4620      	mov	r0, r4
  404b4e:	b002      	add	sp, #8
  404b50:	bd70      	pop	{r4, r5, r6, pc}
  404b52:	bf00      	nop
  404b54:	00403259 	.word	0x00403259
  404b58:	00403539 	.word	0x00403539
  404b5c:	00403545 	.word	0x00403545
  404b60:	00010208 	.word	0x00010208
  404b64:	0001020c 	.word	0x0001020c
  404b68:	00010214 	.word	0x00010214
  404b6c:	0001021c 	.word	0x0001021c
  404b70:	00010204 	.word	0x00010204
  404b74:	00010218 	.word	0x00010218
  404b78:	0040352d 	.word	0x0040352d

00404b7c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  404b7c:	b990      	cbnz	r0, 404ba4 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  404b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b82:	460c      	mov	r4, r1
  404b84:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  404b86:	2a00      	cmp	r2, #0
  404b88:	dd0f      	ble.n	404baa <_read+0x2e>
  404b8a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  404b8c:	4e08      	ldr	r6, [pc, #32]	; (404bb0 <_read+0x34>)
  404b8e:	4d09      	ldr	r5, [pc, #36]	; (404bb4 <_read+0x38>)
  404b90:	6830      	ldr	r0, [r6, #0]
  404b92:	4621      	mov	r1, r4
  404b94:	682b      	ldr	r3, [r5, #0]
  404b96:	4798      	blx	r3
		ptr++;
  404b98:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  404b9a:	42a7      	cmp	r7, r4
  404b9c:	d1f8      	bne.n	404b90 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  404b9e:	4640      	mov	r0, r8
  404ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  404ba4:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  404ba8:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  404baa:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  404bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bb0:	2000bf00 	.word	0x2000bf00
  404bb4:	2000bef8 	.word	0x2000bef8

00404bb8 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404bb8:	460b      	mov	r3, r1
  404bba:	b119      	cbz	r1, 404bc4 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  404bbc:	6809      	ldr	r1, [r1, #0]
  404bbe:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  404bc0:	685b      	ldr	r3, [r3, #4]
  404bc2:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  404bc4:	b11a      	cbz	r2, 404bce <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  404bc6:	6813      	ldr	r3, [r2, #0]
  404bc8:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  404bca:	6853      	ldr	r3, [r2, #4]
  404bcc:	61c3      	str	r3, [r0, #28]
  404bce:	4770      	bx	lr

00404bd0 <pdc_rx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404bd0:	460b      	mov	r3, r1
  404bd2:	b119      	cbz	r1, 404bdc <pdc_rx_init+0xc>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  404bd4:	6809      	ldr	r1, [r1, #0]
  404bd6:	6001      	str	r1, [r0, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  404bd8:	685b      	ldr	r3, [r3, #4]
  404bda:	6043      	str	r3, [r0, #4]
	}
	if (p_next_packet) {
  404bdc:	b11a      	cbz	r2, 404be6 <pdc_rx_init+0x16>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  404bde:	6813      	ldr	r3, [r2, #0]
  404be0:	6103      	str	r3, [r0, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  404be2:	6853      	ldr	r3, [r2, #4]
  404be4:	6143      	str	r3, [r0, #20]
  404be6:	4770      	bx	lr

00404be8 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  404be8:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  404bec:	f021 0101 	bic.w	r1, r1, #1
  404bf0:	0589      	lsls	r1, r1, #22
  404bf2:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404bf4:	6201      	str	r1, [r0, #32]
  404bf6:	4770      	bx	lr

00404bf8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  404bf8:	b508      	push	{r3, lr}
  404bfa:	2015      	movs	r0, #21
  404bfc:	4b01      	ldr	r3, [pc, #4]	; (404c04 <spi_enable_clock+0xc>)
  404bfe:	4798      	blx	r3
  404c00:	bd08      	pop	{r3, pc}
  404c02:	bf00      	nop
  404c04:	0040557d 	.word	0x0040557d

00404c08 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  404c08:	b132      	cbz	r2, 404c18 <spi_set_clock_polarity+0x10>
  404c0a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  404c0e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  404c10:	f043 0301 	orr.w	r3, r3, #1
  404c14:	6303      	str	r3, [r0, #48]	; 0x30
  404c16:	4770      	bx	lr
  404c18:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  404c1c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  404c1e:	f023 0301 	bic.w	r3, r3, #1
  404c22:	6303      	str	r3, [r0, #48]	; 0x30
  404c24:	4770      	bx	lr
  404c26:	bf00      	nop

00404c28 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  404c28:	b132      	cbz	r2, 404c38 <spi_set_clock_phase+0x10>
  404c2a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  404c2e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  404c30:	f043 0302 	orr.w	r3, r3, #2
  404c34:	6303      	str	r3, [r0, #48]	; 0x30
  404c36:	4770      	bx	lr
  404c38:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  404c3c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  404c3e:	f023 0302 	bic.w	r3, r3, #2
  404c42:	6303      	str	r3, [r0, #48]	; 0x30
  404c44:	4770      	bx	lr
  404c46:	bf00      	nop

00404c48 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  404c48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  404c4c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  404c4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  404c52:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  404c54:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  404c56:	431a      	orrs	r2, r3
  404c58:	630a      	str	r2, [r1, #48]	; 0x30
  404c5a:	4770      	bx	lr

00404c5c <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  404c5c:	b16a      	cbz	r2, 404c7a <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  404c5e:	b410      	push	{r4}
  404c60:	4614      	mov	r4, r2
  404c62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  404c66:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  404c68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  404c6c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  404c6e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  404c70:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  404c74:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  404c76:	2000      	movs	r0, #0
  404c78:	e002      	b.n	404c80 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  404c7a:	f04f 30ff 	mov.w	r0, #4294967295
  404c7e:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  404c80:	bc10      	pop	{r4}
  404c82:	4770      	bx	lr

00404c84 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  404c84:	b410      	push	{r4}
  404c86:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  404c8a:	6b08      	ldr	r0, [r1, #48]	; 0x30
  404c8c:	b280      	uxth	r0, r0
  404c8e:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  404c90:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  404c92:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  404c96:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  404c9a:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  404c9c:	bc10      	pop	{r4}
  404c9e:	4770      	bx	lr

00404ca0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  404ca0:	6943      	ldr	r3, [r0, #20]
  404ca2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  404ca6:	bf1d      	ittte	ne
  404ca8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  404cac:	61c1      	strne	r1, [r0, #28]
	return 0;
  404cae:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  404cb0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  404cb2:	4770      	bx	lr

00404cb4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  404cb4:	6943      	ldr	r3, [r0, #20]
  404cb6:	f013 0f01 	tst.w	r3, #1
  404cba:	d005      	beq.n	404cc8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  404cbc:	6983      	ldr	r3, [r0, #24]
  404cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
  404cc2:	600b      	str	r3, [r1, #0]

	return 0;
  404cc4:	2000      	movs	r0, #0
  404cc6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  404cc8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  404cca:	4770      	bx	lr

00404ccc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  404ccc:	3801      	subs	r0, #1
  404cce:	2802      	cmp	r0, #2
  404cd0:	d815      	bhi.n	404cfe <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  404cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cd6:	460e      	mov	r6, r1
  404cd8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  404cda:	b19a      	cbz	r2, 404d04 <_write+0x38>
  404cdc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  404cde:	f8df 8038 	ldr.w	r8, [pc, #56]	; 404d18 <_write+0x4c>
  404ce2:	4f0c      	ldr	r7, [pc, #48]	; (404d14 <_write+0x48>)
  404ce4:	f8d8 0000 	ldr.w	r0, [r8]
  404ce8:	f815 1b01 	ldrb.w	r1, [r5], #1
  404cec:	683b      	ldr	r3, [r7, #0]
  404cee:	4798      	blx	r3
  404cf0:	2800      	cmp	r0, #0
  404cf2:	db0a      	blt.n	404d0a <_write+0x3e>
  404cf4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  404cf6:	3c01      	subs	r4, #1
  404cf8:	d1f4      	bne.n	404ce4 <_write+0x18>
  404cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  404cfe:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  404d02:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  404d04:	2000      	movs	r0, #0
  404d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  404d0a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  404d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d12:	bf00      	nop
  404d14:	2000befc 	.word	0x2000befc
  404d18:	2000bf00 	.word	0x2000bf00

00404d1c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  404d1c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  404d1e:	23ac      	movs	r3, #172	; 0xac
  404d20:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  404d22:	680b      	ldr	r3, [r1, #0]
  404d24:	684a      	ldr	r2, [r1, #4]
  404d26:	fbb3 f3f2 	udiv	r3, r3, r2
  404d2a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  404d2c:	1e5c      	subs	r4, r3, #1
  404d2e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  404d32:	4294      	cmp	r4, r2
  404d34:	d80a      	bhi.n	404d4c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  404d36:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  404d38:	688b      	ldr	r3, [r1, #8]
  404d3a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  404d3c:	f240 2302 	movw	r3, #514	; 0x202
  404d40:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  404d44:	2350      	movs	r3, #80	; 0x50
  404d46:	6003      	str	r3, [r0, #0]

	return 0;
  404d48:	2000      	movs	r0, #0
  404d4a:	e000      	b.n	404d4e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  404d4c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  404d4e:	bc10      	pop	{r4}
  404d50:	4770      	bx	lr
  404d52:	bf00      	nop

00404d54 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  404d54:	6943      	ldr	r3, [r0, #20]
  404d56:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  404d5a:	bf1a      	itte	ne
  404d5c:	61c1      	strne	r1, [r0, #28]
	return 0;
  404d5e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  404d60:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  404d62:	4770      	bx	lr

00404d64 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  404d64:	6943      	ldr	r3, [r0, #20]
  404d66:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  404d6a:	bf1d      	ittte	ne
  404d6c:	6983      	ldrne	r3, [r0, #24]
  404d6e:	700b      	strbne	r3, [r1, #0]
	return 0;
  404d70:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  404d72:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  404d74:	4770      	bx	lr
  404d76:	bf00      	nop

00404d78 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  404d78:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  404d7a:	480e      	ldr	r0, [pc, #56]	; (404db4 <sysclk_init+0x3c>)
  404d7c:	4b0e      	ldr	r3, [pc, #56]	; (404db8 <sysclk_init+0x40>)
  404d7e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  404d80:	213e      	movs	r1, #62	; 0x3e
  404d82:	2000      	movs	r0, #0
  404d84:	4b0d      	ldr	r3, [pc, #52]	; (404dbc <sysclk_init+0x44>)
  404d86:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  404d88:	4c0d      	ldr	r4, [pc, #52]	; (404dc0 <sysclk_init+0x48>)
  404d8a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  404d8c:	2800      	cmp	r0, #0
  404d8e:	d0fc      	beq.n	404d8a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  404d90:	4b0c      	ldr	r3, [pc, #48]	; (404dc4 <sysclk_init+0x4c>)
  404d92:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  404d94:	4a0c      	ldr	r2, [pc, #48]	; (404dc8 <sysclk_init+0x50>)
  404d96:	4b0d      	ldr	r3, [pc, #52]	; (404dcc <sysclk_init+0x54>)
  404d98:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  404d9a:	4c0d      	ldr	r4, [pc, #52]	; (404dd0 <sysclk_init+0x58>)
  404d9c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  404d9e:	2800      	cmp	r0, #0
  404da0:	d0fc      	beq.n	404d9c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  404da2:	2010      	movs	r0, #16
  404da4:	4b0b      	ldr	r3, [pc, #44]	; (404dd4 <sysclk_init+0x5c>)
  404da6:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  404da8:	4b0b      	ldr	r3, [pc, #44]	; (404dd8 <sysclk_init+0x60>)
  404daa:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  404dac:	4801      	ldr	r0, [pc, #4]	; (404db4 <sysclk_init+0x3c>)
  404dae:	4b02      	ldr	r3, [pc, #8]	; (404db8 <sysclk_init+0x40>)
  404db0:	4798      	blx	r3
  404db2:	bd10      	pop	{r4, pc}
  404db4:	07270e00 	.word	0x07270e00
  404db8:	004057b5 	.word	0x004057b5
  404dbc:	004054f9 	.word	0x004054f9
  404dc0:	0040554d 	.word	0x0040554d
  404dc4:	0040555d 	.word	0x0040555d
  404dc8:	20133f01 	.word	0x20133f01
  404dcc:	400e0400 	.word	0x400e0400
  404dd0:	0040556d 	.word	0x0040556d
  404dd4:	00405491 	.word	0x00405491
  404dd8:	004056a1 	.word	0x004056a1

00404ddc <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  404ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  404dde:	4840      	ldr	r0, [pc, #256]	; (404ee0 <board_init+0x104>)
  404de0:	4b40      	ldr	r3, [pc, #256]	; (404ee4 <board_init+0x108>)
  404de2:	4798      	blx	r3
  404de4:	200b      	movs	r0, #11
  404de6:	4c40      	ldr	r4, [pc, #256]	; (404ee8 <board_init+0x10c>)
  404de8:	47a0      	blx	r4
  404dea:	200c      	movs	r0, #12
  404dec:	47a0      	blx	r4
  404dee:	200d      	movs	r0, #13
  404df0:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404df2:	4b3e      	ldr	r3, [pc, #248]	; (404eec <board_init+0x110>)
  404df4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  404df8:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  404dfa:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404dfc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  404e00:	4c3b      	ldr	r4, [pc, #236]	; (404ef0 <board_init+0x114>)
  404e02:	2704      	movs	r7, #4
  404e04:	6167      	str	r7, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404e06:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  404e0a:	6667      	str	r7, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  404e0c:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  404e10:	6567      	str	r7, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  404e12:	6267      	str	r7, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  404e14:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  404e18:	6f22      	ldr	r2, [r4, #112]	; 0x70
  404e1a:	f022 0204 	bic.w	r2, r2, #4
  404e1e:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  404e20:	6f62      	ldr	r2, [r4, #116]	; 0x74
  404e22:	f022 0204 	bic.w	r2, r2, #4
  404e26:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404e28:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  404e2c:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  404e2e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404e30:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404e34:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  404e38:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  404e3a:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404e3c:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404e40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  404e44:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  404e46:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  404e48:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  404e4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  404e50:	210c      	movs	r1, #12
  404e52:	4828      	ldr	r0, [pc, #160]	; (404ef4 <board_init+0x118>)
  404e54:	4b28      	ldr	r3, [pc, #160]	; (404ef8 <board_init+0x11c>)
  404e56:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  404e58:	4e28      	ldr	r6, [pc, #160]	; (404efc <board_init+0x120>)
  404e5a:	4631      	mov	r1, r6
  404e5c:	2003      	movs	r0, #3
  404e5e:	4d28      	ldr	r5, [pc, #160]	; (404f00 <board_init+0x124>)
  404e60:	47a8      	blx	r5
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  404e62:	4631      	mov	r1, r6
  404e64:	4638      	mov	r0, r7
  404e66:	47a8      	blx	r5
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  404e68:	6667      	str	r7, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  404e6a:	f8c4 7090 	str.w	r7, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  404e6e:	6567      	str	r7, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  404e70:	6267      	str	r7, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  404e72:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  404e76:	6f23      	ldr	r3, [r4, #112]	; 0x70
  404e78:	f023 0304 	bic.w	r3, r3, #4
  404e7c:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  404e7e:	6f63      	ldr	r3, [r4, #116]	; 0x74
  404e80:	f023 0304 	bic.w	r3, r3, #4
  404e84:	6763      	str	r3, [r4, #116]	; 0x74

#endif  

#ifdef CONF_BOARD_NAND

	gpio_configure_pin(PIN_EBI_NANDOE, PIN_EBI_NANDOE_FLAGS);
  404e86:	4631      	mov	r1, r6
  404e88:	2049      	movs	r0, #73	; 0x49
  404e8a:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDWE, PIN_EBI_NANDWE_FLAGS);
  404e8c:	4631      	mov	r1, r6
  404e8e:	204a      	movs	r0, #74	; 0x4a
  404e90:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDCLE, PIN_EBI_NANDCLE_FLAGS);
  404e92:	4631      	mov	r1, r6
  404e94:	2051      	movs	r0, #81	; 0x51
  404e96:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDALE, PIN_EBI_NANDALE_FLAGS);
  404e98:	4631      	mov	r1, r6
  404e9a:	2050      	movs	r0, #80	; 0x50
  404e9c:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_0, PIN_EBI_NANDIO_0_FLAGS);
  404e9e:	4631      	mov	r1, r6
  404ea0:	2040      	movs	r0, #64	; 0x40
  404ea2:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_1, PIN_EBI_NANDIO_1_FLAGS);
  404ea4:	4631      	mov	r1, r6
  404ea6:	2041      	movs	r0, #65	; 0x41
  404ea8:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_2, PIN_EBI_NANDIO_2_FLAGS);
  404eaa:	4631      	mov	r1, r6
  404eac:	2042      	movs	r0, #66	; 0x42
  404eae:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_3, PIN_EBI_NANDIO_3_FLAGS);
  404eb0:	4631      	mov	r1, r6
  404eb2:	2043      	movs	r0, #67	; 0x43
  404eb4:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_4, PIN_EBI_NANDIO_4_FLAGS);
  404eb6:	4631      	mov	r1, r6
  404eb8:	2044      	movs	r0, #68	; 0x44
  404eba:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_5, PIN_EBI_NANDIO_5_FLAGS);
  404ebc:	4631      	mov	r1, r6
  404ebe:	2045      	movs	r0, #69	; 0x45
  404ec0:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
  404ec2:	4631      	mov	r1, r6
  404ec4:	2046      	movs	r0, #70	; 0x46
  404ec6:	47a8      	blx	r5
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
  404ec8:	4631      	mov	r1, r6
  404eca:	2047      	movs	r0, #71	; 0x47
  404ecc:	47a8      	blx	r5
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
  404ece:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  404ed2:	204e      	movs	r0, #78	; 0x4e
  404ed4:	47a8      	blx	r5
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
  404ed6:	490b      	ldr	r1, [pc, #44]	; (404f04 <board_init+0x128>)
  404ed8:	204d      	movs	r0, #77	; 0x4d
  404eda:	47a8      	blx	r5
  404edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ede:	bf00      	nop
  404ee0:	400e1450 	.word	0x400e1450
  404ee4:	004055d1 	.word	0x004055d1
  404ee8:	0040557d 	.word	0x0040557d
  404eec:	400e1200 	.word	0x400e1200
  404ef0:	400e0e00 	.word	0x400e0e00
  404ef4:	400e1000 	.word	0x400e1000
  404ef8:	004051b9 	.word	0x004051b9
  404efc:	08000001 	.word	0x08000001
  404f00:	00405095 	.word	0x00405095
  404f04:	28000001 	.word	0x28000001

00404f08 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404f08:	b10a      	cbz	r2, 404f0e <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  404f0a:	6641      	str	r1, [r0, #100]	; 0x64
  404f0c:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404f0e:	6601      	str	r1, [r0, #96]	; 0x60
  404f10:	4770      	bx	lr
  404f12:	bf00      	nop

00404f14 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  404f14:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  404f16:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  404f1a:	d02f      	beq.n	404f7c <pio_set_peripheral+0x68>
  404f1c:	d807      	bhi.n	404f2e <pio_set_peripheral+0x1a>
  404f1e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  404f22:	d014      	beq.n	404f4e <pio_set_peripheral+0x3a>
  404f24:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  404f28:	d01e      	beq.n	404f68 <pio_set_peripheral+0x54>
  404f2a:	b939      	cbnz	r1, 404f3c <pio_set_peripheral+0x28>
  404f2c:	4770      	bx	lr
  404f2e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  404f32:	d036      	beq.n	404fa2 <pio_set_peripheral+0x8e>
  404f34:	d804      	bhi.n	404f40 <pio_set_peripheral+0x2c>
  404f36:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  404f3a:	d029      	beq.n	404f90 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  404f3c:	6042      	str	r2, [r0, #4]
  404f3e:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  404f40:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  404f44:	d02d      	beq.n	404fa2 <pio_set_peripheral+0x8e>
  404f46:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  404f4a:	d02a      	beq.n	404fa2 <pio_set_peripheral+0x8e>
  404f4c:	e7f6      	b.n	404f3c <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  404f4e:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404f50:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404f52:	6f01      	ldr	r1, [r0, #112]	; 0x70
  404f54:	43d3      	mvns	r3, r2
  404f56:	4021      	ands	r1, r4
  404f58:	4019      	ands	r1, r3
  404f5a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404f5c:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404f5e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  404f60:	4021      	ands	r1, r4
  404f62:	400b      	ands	r3, r1
  404f64:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404f66:	e01a      	b.n	404f9e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404f68:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404f6a:	4313      	orrs	r3, r2
  404f6c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404f6e:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404f70:	6f43      	ldr	r3, [r0, #116]	; 0x74
  404f72:	400b      	ands	r3, r1
  404f74:	ea23 0302 	bic.w	r3, r3, r2
  404f78:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404f7a:	e7df      	b.n	404f3c <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404f7c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404f7e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  404f80:	400b      	ands	r3, r1
  404f82:	ea23 0302 	bic.w	r3, r3, r2
  404f86:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404f88:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404f8a:	4313      	orrs	r3, r2
  404f8c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404f8e:	e7d5      	b.n	404f3c <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404f90:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404f92:	4313      	orrs	r3, r2
  404f94:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404f96:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404f98:	4313      	orrs	r3, r2
  404f9a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  404f9c:	e7ce      	b.n	404f3c <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  404f9e:	6042      	str	r2, [r0, #4]
}
  404fa0:	bc10      	pop	{r4}
  404fa2:	4770      	bx	lr

00404fa4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  404fa4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404fa6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  404faa:	bf14      	ite	ne
  404fac:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404fae:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  404fb0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  404fb4:	bf14      	ite	ne
  404fb6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  404fb8:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  404fba:	f012 0f02 	tst.w	r2, #2
  404fbe:	d002      	beq.n	404fc6 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  404fc0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  404fc4:	e004      	b.n	404fd0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  404fc6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  404fca:	bf18      	it	ne
  404fcc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  404fd0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  404fd2:	6001      	str	r1, [r0, #0]
  404fd4:	4770      	bx	lr
  404fd6:	bf00      	nop

00404fd8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  404fd8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  404fda:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404fdc:	9c01      	ldr	r4, [sp, #4]
  404fde:	b10c      	cbz	r4, 404fe4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  404fe0:	6641      	str	r1, [r0, #100]	; 0x64
  404fe2:	e000      	b.n	404fe6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404fe4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  404fe6:	b10b      	cbz	r3, 404fec <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  404fe8:	6501      	str	r1, [r0, #80]	; 0x50
  404fea:	e000      	b.n	404fee <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  404fec:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404fee:	b10a      	cbz	r2, 404ff4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  404ff0:	6301      	str	r1, [r0, #48]	; 0x30
  404ff2:	e000      	b.n	404ff6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  404ff4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  404ff6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  404ff8:	6001      	str	r1, [r0, #0]
}
  404ffa:	bc10      	pop	{r4}
  404ffc:	4770      	bx	lr
  404ffe:	bf00      	nop

00405000 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  405000:	f012 0f10 	tst.w	r2, #16
  405004:	d010      	beq.n	405028 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  405006:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40500a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40500e:	bf14      	ite	ne
  405010:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  405014:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  405018:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40501c:	bf14      	ite	ne
  40501e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  405022:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  405026:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  405028:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40502c:	4770      	bx	lr
  40502e:	bf00      	nop

00405030 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  405030:	6401      	str	r1, [r0, #64]	; 0x40
  405032:	4770      	bx	lr

00405034 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  405034:	6441      	str	r1, [r0, #68]	; 0x44
  405036:	4770      	bx	lr

00405038 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  405038:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40503a:	4770      	bx	lr

0040503c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40503c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40503e:	4770      	bx	lr

00405040 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  405040:	0943      	lsrs	r3, r0, #5
  405042:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405046:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40504a:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  40504c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40504e:	f000 001f 	and.w	r0, r0, #31
  405052:	fa23 f000 	lsr.w	r0, r3, r0
}
  405056:	f000 0001 	and.w	r0, r0, #1
  40505a:	4770      	bx	lr

0040505c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40505c:	0943      	lsrs	r3, r0, #5
  40505e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405062:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405066:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  405068:	f000 001f 	and.w	r0, r0, #31
  40506c:	2201      	movs	r2, #1
  40506e:	fa02 f000 	lsl.w	r0, r2, r0
  405072:	6318      	str	r0, [r3, #48]	; 0x30
  405074:	4770      	bx	lr
  405076:	bf00      	nop

00405078 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  405078:	0943      	lsrs	r3, r0, #5
  40507a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40507e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405082:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  405084:	f000 001f 	and.w	r0, r0, #31
  405088:	2201      	movs	r2, #1
  40508a:	fa02 f000 	lsl.w	r0, r2, r0
  40508e:	6358      	str	r0, [r3, #52]	; 0x34
  405090:	4770      	bx	lr
  405092:	bf00      	nop

00405094 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  405094:	b570      	push	{r4, r5, r6, lr}
  405096:	b082      	sub	sp, #8
  405098:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40509a:	0943      	lsrs	r3, r0, #5
  40509c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4050a0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4050a4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4050a6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4050aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4050ae:	d047      	beq.n	405140 <pio_configure_pin+0xac>
  4050b0:	d809      	bhi.n	4050c6 <pio_configure_pin+0x32>
  4050b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4050b6:	d021      	beq.n	4050fc <pio_configure_pin+0x68>
  4050b8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4050bc:	d02f      	beq.n	40511e <pio_configure_pin+0x8a>
  4050be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4050c2:	d16f      	bne.n	4051a4 <pio_configure_pin+0x110>
  4050c4:	e009      	b.n	4050da <pio_configure_pin+0x46>
  4050c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4050ca:	d055      	beq.n	405178 <pio_configure_pin+0xe4>
  4050cc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4050d0:	d052      	beq.n	405178 <pio_configure_pin+0xe4>
  4050d2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4050d6:	d044      	beq.n	405162 <pio_configure_pin+0xce>
  4050d8:	e064      	b.n	4051a4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4050da:	f000 001f 	and.w	r0, r0, #31
  4050de:	2601      	movs	r6, #1
  4050e0:	4086      	lsls	r6, r0
  4050e2:	4632      	mov	r2, r6
  4050e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4050e8:	4620      	mov	r0, r4
  4050ea:	4b30      	ldr	r3, [pc, #192]	; (4051ac <pio_configure_pin+0x118>)
  4050ec:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4050ee:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4050f2:	bf14      	ite	ne
  4050f4:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4050f6:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4050f8:	2001      	movs	r0, #1
  4050fa:	e054      	b.n	4051a6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4050fc:	f000 001f 	and.w	r0, r0, #31
  405100:	2601      	movs	r6, #1
  405102:	4086      	lsls	r6, r0
  405104:	4632      	mov	r2, r6
  405106:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40510a:	4620      	mov	r0, r4
  40510c:	4b27      	ldr	r3, [pc, #156]	; (4051ac <pio_configure_pin+0x118>)
  40510e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405110:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  405114:	bf14      	ite	ne
  405116:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  405118:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40511a:	2001      	movs	r0, #1
  40511c:	e043      	b.n	4051a6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40511e:	f000 001f 	and.w	r0, r0, #31
  405122:	2601      	movs	r6, #1
  405124:	4086      	lsls	r6, r0
  405126:	4632      	mov	r2, r6
  405128:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40512c:	4620      	mov	r0, r4
  40512e:	4b1f      	ldr	r3, [pc, #124]	; (4051ac <pio_configure_pin+0x118>)
  405130:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405132:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  405136:	bf14      	ite	ne
  405138:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40513a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40513c:	2001      	movs	r0, #1
  40513e:	e032      	b.n	4051a6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  405140:	f000 001f 	and.w	r0, r0, #31
  405144:	2601      	movs	r6, #1
  405146:	4086      	lsls	r6, r0
  405148:	4632      	mov	r2, r6
  40514a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40514e:	4620      	mov	r0, r4
  405150:	4b16      	ldr	r3, [pc, #88]	; (4051ac <pio_configure_pin+0x118>)
  405152:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405154:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  405158:	bf14      	ite	ne
  40515a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40515c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40515e:	2001      	movs	r0, #1
  405160:	e021      	b.n	4051a6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  405162:	f000 011f 	and.w	r1, r0, #31
  405166:	2601      	movs	r6, #1
  405168:	462a      	mov	r2, r5
  40516a:	fa06 f101 	lsl.w	r1, r6, r1
  40516e:	4620      	mov	r0, r4
  405170:	4b0f      	ldr	r3, [pc, #60]	; (4051b0 <pio_configure_pin+0x11c>)
  405172:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  405174:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  405176:	e016      	b.n	4051a6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  405178:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  40517c:	f000 011f 	and.w	r1, r0, #31
  405180:	2601      	movs	r6, #1
  405182:	ea05 0306 	and.w	r3, r5, r6
  405186:	9300      	str	r3, [sp, #0]
  405188:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40518c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  405190:	bf14      	ite	ne
  405192:	2200      	movne	r2, #0
  405194:	2201      	moveq	r2, #1
  405196:	fa06 f101 	lsl.w	r1, r6, r1
  40519a:	4620      	mov	r0, r4
  40519c:	4c05      	ldr	r4, [pc, #20]	; (4051b4 <pio_configure_pin+0x120>)
  40519e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4051a0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4051a2:	e000      	b.n	4051a6 <pio_configure_pin+0x112>

	default:
		return 0;
  4051a4:	2000      	movs	r0, #0
	}

	return 1;
}
  4051a6:	b002      	add	sp, #8
  4051a8:	bd70      	pop	{r4, r5, r6, pc}
  4051aa:	bf00      	nop
  4051ac:	00404f15 	.word	0x00404f15
  4051b0:	00404fa5 	.word	0x00404fa5
  4051b4:	00404fd9 	.word	0x00404fd9

004051b8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4051b8:	b570      	push	{r4, r5, r6, lr}
  4051ba:	b082      	sub	sp, #8
  4051bc:	4605      	mov	r5, r0
  4051be:	460e      	mov	r6, r1
  4051c0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4051c2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4051c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4051ca:	d038      	beq.n	40523e <pio_configure_pin_group+0x86>
  4051cc:	d809      	bhi.n	4051e2 <pio_configure_pin_group+0x2a>
  4051ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4051d2:	d01c      	beq.n	40520e <pio_configure_pin_group+0x56>
  4051d4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4051d8:	d025      	beq.n	405226 <pio_configure_pin_group+0x6e>
  4051da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4051de:	d150      	bne.n	405282 <pio_configure_pin_group+0xca>
  4051e0:	e009      	b.n	4051f6 <pio_configure_pin_group+0x3e>
  4051e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4051e6:	d03a      	beq.n	40525e <pio_configure_pin_group+0xa6>
  4051e8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4051ec:	d037      	beq.n	40525e <pio_configure_pin_group+0xa6>
  4051ee:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4051f2:	d030      	beq.n	405256 <pio_configure_pin_group+0x9e>
  4051f4:	e045      	b.n	405282 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4051f6:	460a      	mov	r2, r1
  4051f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4051fc:	4b22      	ldr	r3, [pc, #136]	; (405288 <pio_configure_pin_group+0xd0>)
  4051fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405200:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  405204:	bf14      	ite	ne
  405206:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  405208:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40520a:	2001      	movs	r0, #1
  40520c:	e03a      	b.n	405284 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40520e:	460a      	mov	r2, r1
  405210:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405214:	4b1c      	ldr	r3, [pc, #112]	; (405288 <pio_configure_pin_group+0xd0>)
  405216:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405218:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40521c:	bf14      	ite	ne
  40521e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  405220:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  405222:	2001      	movs	r0, #1
  405224:	e02e      	b.n	405284 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  405226:	460a      	mov	r2, r1
  405228:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40522c:	4b16      	ldr	r3, [pc, #88]	; (405288 <pio_configure_pin_group+0xd0>)
  40522e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405230:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  405234:	bf14      	ite	ne
  405236:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  405238:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40523a:	2001      	movs	r0, #1
  40523c:	e022      	b.n	405284 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40523e:	460a      	mov	r2, r1
  405240:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  405244:	4b10      	ldr	r3, [pc, #64]	; (405288 <pio_configure_pin_group+0xd0>)
  405246:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405248:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40524c:	bf14      	ite	ne
  40524e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  405250:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  405252:	2001      	movs	r0, #1
  405254:	e016      	b.n	405284 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  405256:	4b0d      	ldr	r3, [pc, #52]	; (40528c <pio_configure_pin_group+0xd4>)
  405258:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40525a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40525c:	e012      	b.n	405284 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40525e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  405262:	f004 0301 	and.w	r3, r4, #1
  405266:	9300      	str	r3, [sp, #0]
  405268:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40526c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  405270:	bf14      	ite	ne
  405272:	2200      	movne	r2, #0
  405274:	2201      	moveq	r2, #1
  405276:	4631      	mov	r1, r6
  405278:	4628      	mov	r0, r5
  40527a:	4c05      	ldr	r4, [pc, #20]	; (405290 <pio_configure_pin_group+0xd8>)
  40527c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40527e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  405280:	e000      	b.n	405284 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  405282:	2000      	movs	r0, #0
	}

	return 1;
}
  405284:	b002      	add	sp, #8
  405286:	bd70      	pop	{r4, r5, r6, pc}
  405288:	00404f15 	.word	0x00404f15
  40528c:	00404fa5 	.word	0x00404fa5
  405290:	00404fd9 	.word	0x00404fd9

00405294 <pio_get_pin_group>:
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
#endif
	return p_pio;
  405294:	0940      	lsrs	r0, r0, #5
  405296:	f500 1000 	add.w	r0, r0, #2097152	; 0x200000
  40529a:	f200 7007 	addw	r0, r0, #1799	; 0x707
}
  40529e:	0240      	lsls	r0, r0, #9
  4052a0:	4770      	bx	lr
  4052a2:	bf00      	nop

004052a4 <pio_get_pin_group_id>:
	if (ul_pin >= PIO_PE0_IDX) ul_id = ID_PIOE; 
	#endif 
#else
	ul_id = ID_PIOA + (ul_pin >> 5);
#endif
	return ul_id;
  4052a4:	0940      	lsrs	r0, r0, #5
}
  4052a6:	300b      	adds	r0, #11
  4052a8:	4770      	bx	lr
  4052aa:	bf00      	nop

004052ac <pio_get_pin_group_mask>:
 * \return GPIO port pin mask.
 */
uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
{
	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
	return ul_mask;
  4052ac:	f000 001f 	and.w	r0, r0, #31
}
  4052b0:	2301      	movs	r3, #1
  4052b2:	fa03 f000 	lsl.w	r0, r3, r0
  4052b6:	4770      	bx	lr

004052b8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4052b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4052bc:	4681      	mov	r9, r0
  4052be:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4052c0:	4b12      	ldr	r3, [pc, #72]	; (40530c <pio_handler_process+0x54>)
  4052c2:	4798      	blx	r3
  4052c4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4052c6:	4648      	mov	r0, r9
  4052c8:	4b11      	ldr	r3, [pc, #68]	; (405310 <pio_handler_process+0x58>)
  4052ca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4052cc:	4005      	ands	r5, r0
  4052ce:	d013      	beq.n	4052f8 <pio_handler_process+0x40>
  4052d0:	4c10      	ldr	r4, [pc, #64]	; (405314 <pio_handler_process+0x5c>)
  4052d2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4052d6:	6823      	ldr	r3, [r4, #0]
  4052d8:	4543      	cmp	r3, r8
  4052da:	d108      	bne.n	4052ee <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4052dc:	6861      	ldr	r1, [r4, #4]
  4052de:	4229      	tst	r1, r5
  4052e0:	d005      	beq.n	4052ee <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4052e2:	68e3      	ldr	r3, [r4, #12]
  4052e4:	4640      	mov	r0, r8
  4052e6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4052e8:	6863      	ldr	r3, [r4, #4]
  4052ea:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4052ee:	42b4      	cmp	r4, r6
  4052f0:	d002      	beq.n	4052f8 <pio_handler_process+0x40>
  4052f2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4052f4:	2d00      	cmp	r5, #0
  4052f6:	d1ee      	bne.n	4052d6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4052f8:	4b07      	ldr	r3, [pc, #28]	; (405318 <pio_handler_process+0x60>)
  4052fa:	681b      	ldr	r3, [r3, #0]
  4052fc:	b123      	cbz	r3, 405308 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4052fe:	4b07      	ldr	r3, [pc, #28]	; (40531c <pio_handler_process+0x64>)
  405300:	681b      	ldr	r3, [r3, #0]
  405302:	b10b      	cbz	r3, 405308 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  405304:	4648      	mov	r0, r9
  405306:	4798      	blx	r3
  405308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40530c:	00405039 	.word	0x00405039
  405310:	0040503d 	.word	0x0040503d
  405314:	20000b6c 	.word	0x20000b6c
  405318:	2000bf04 	.word	0x2000bf04
  40531c:	20000b68 	.word	0x20000b68

00405320 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  405320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  405322:	4c17      	ldr	r4, [pc, #92]	; (405380 <pio_handler_set+0x60>)
  405324:	6826      	ldr	r6, [r4, #0]
  405326:	2e06      	cmp	r6, #6
  405328:	d828      	bhi.n	40537c <pio_handler_set+0x5c>
  40532a:	f04f 0c00 	mov.w	ip, #0
  40532e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  405330:	4f14      	ldr	r7, [pc, #80]	; (405384 <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  405332:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  405334:	0125      	lsls	r5, r4, #4
  405336:	597d      	ldr	r5, [r7, r5]
  405338:	428d      	cmp	r5, r1
  40533a:	d104      	bne.n	405346 <pio_handler_set+0x26>
  40533c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  405340:	686d      	ldr	r5, [r5, #4]
  405342:	4295      	cmp	r5, r2
  405344:	d004      	beq.n	405350 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  405346:	3401      	adds	r4, #1
  405348:	b2e4      	uxtb	r4, r4
  40534a:	46a4      	mov	ip, r4
  40534c:	42a6      	cmp	r6, r4
  40534e:	d2f0      	bcs.n	405332 <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  405350:	4d0c      	ldr	r5, [pc, #48]	; (405384 <pio_handler_set+0x64>)
  405352:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  405356:	eb05 040e 	add.w	r4, r5, lr
  40535a:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40535e:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  405360:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  405362:	9906      	ldr	r1, [sp, #24]
  405364:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  405366:	3601      	adds	r6, #1
  405368:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  40536a:	bf04      	itt	eq
  40536c:	4904      	ldreq	r1, [pc, #16]	; (405380 <pio_handler_set+0x60>)
  40536e:	600e      	streq	r6, [r1, #0]
  405370:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  405372:	461a      	mov	r2, r3
  405374:	4b04      	ldr	r3, [pc, #16]	; (405388 <pio_handler_set+0x68>)
  405376:	4798      	blx	r3

	return 0;
  405378:	2000      	movs	r0, #0
  40537a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40537c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40537e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405380:	20000b64 	.word	0x20000b64
  405384:	20000b6c 	.word	0x20000b6c
  405388:	00405001 	.word	0x00405001

0040538c <pio_handler_set_pin>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set_pin(uint32_t ul_pin, uint32_t ul_flag,
		void (*p_handler) (uint32_t, uint32_t))
{
  40538c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405390:	b082      	sub	sp, #8
  405392:	4604      	mov	r4, r0
  405394:	460f      	mov	r7, r1
  405396:	4690      	mov	r8, r2
	Pio *p_pio = pio_get_pin_group(ul_pin);
  405398:	4b0a      	ldr	r3, [pc, #40]	; (4053c4 <pio_handler_set_pin+0x38>)
  40539a:	4798      	blx	r3
  40539c:	4605      	mov	r5, r0
	uint32_t group_id =  pio_get_pin_group_id(ul_pin);
  40539e:	4620      	mov	r0, r4
  4053a0:	4b09      	ldr	r3, [pc, #36]	; (4053c8 <pio_handler_set_pin+0x3c>)
  4053a2:	4798      	blx	r3
  4053a4:	4606      	mov	r6, r0
	uint32_t group_mask = pio_get_pin_group_mask(ul_pin);
  4053a6:	4620      	mov	r0, r4
  4053a8:	4b08      	ldr	r3, [pc, #32]	; (4053cc <pio_handler_set_pin+0x40>)
  4053aa:	4798      	blx	r3

	return pio_handler_set(p_pio, group_id, group_mask, ul_flag, p_handler);
  4053ac:	f8cd 8000 	str.w	r8, [sp]
  4053b0:	463b      	mov	r3, r7
  4053b2:	4602      	mov	r2, r0
  4053b4:	4631      	mov	r1, r6
  4053b6:	4628      	mov	r0, r5
  4053b8:	4c05      	ldr	r4, [pc, #20]	; (4053d0 <pio_handler_set_pin+0x44>)
  4053ba:	47a0      	blx	r4
}
  4053bc:	b002      	add	sp, #8
  4053be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053c2:	bf00      	nop
  4053c4:	00405295 	.word	0x00405295
  4053c8:	004052a5 	.word	0x004052a5
  4053cc:	004052ad 	.word	0x004052ad
  4053d0:	00405321 	.word	0x00405321

004053d4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4053d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4053d6:	210b      	movs	r1, #11
  4053d8:	4801      	ldr	r0, [pc, #4]	; (4053e0 <PIOA_Handler+0xc>)
  4053da:	4b02      	ldr	r3, [pc, #8]	; (4053e4 <PIOA_Handler+0x10>)
  4053dc:	4798      	blx	r3
  4053de:	bd08      	pop	{r3, pc}
  4053e0:	400e0e00 	.word	0x400e0e00
  4053e4:	004052b9 	.word	0x004052b9

004053e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4053e8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4053ea:	210c      	movs	r1, #12
  4053ec:	4801      	ldr	r0, [pc, #4]	; (4053f4 <PIOB_Handler+0xc>)
  4053ee:	4b02      	ldr	r3, [pc, #8]	; (4053f8 <PIOB_Handler+0x10>)
  4053f0:	4798      	blx	r3
  4053f2:	bd08      	pop	{r3, pc}
  4053f4:	400e1000 	.word	0x400e1000
  4053f8:	004052b9 	.word	0x004052b9

004053fc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4053fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4053fe:	210d      	movs	r1, #13
  405400:	4801      	ldr	r0, [pc, #4]	; (405408 <PIOC_Handler+0xc>)
  405402:	4b02      	ldr	r3, [pc, #8]	; (40540c <PIOC_Handler+0x10>)
  405404:	4798      	blx	r3
  405406:	bd08      	pop	{r3, pc}
  405408:	400e1200 	.word	0x400e1200
  40540c:	004052b9 	.word	0x004052b9

00405410 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  405410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405412:	4605      	mov	r5, r0
  405414:	460c      	mov	r4, r1
  405416:	4617      	mov	r7, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  405418:	4b18      	ldr	r3, [pc, #96]	; (40547c <pio_handler_set_priority+0x6c>)
  40541a:	4798      	blx	r3
  40541c:	4606      	mov	r6, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40541e:	f04f 31ff 	mov.w	r1, #4294967295
  405422:	4628      	mov	r0, r5
  405424:	4b16      	ldr	r3, [pc, #88]	; (405480 <pio_handler_set_priority+0x70>)
  405426:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  405428:	4628      	mov	r0, r5
  40542a:	4b16      	ldr	r3, [pc, #88]	; (405484 <pio_handler_set_priority+0x74>)
  40542c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40542e:	b2e2      	uxtb	r2, r4
  405430:	f002 031f 	and.w	r3, r2, #31
  405434:	2101      	movs	r1, #1
  405436:	4099      	lsls	r1, r3
  405438:	0963      	lsrs	r3, r4, #5
  40543a:	009b      	lsls	r3, r3, #2
  40543c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  405440:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  405444:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405448:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  40544c:	2c00      	cmp	r4, #0
  40544e:	da06      	bge.n	40545e <pio_handler_set_priority+0x4e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  405450:	f002 020f 	and.w	r2, r2, #15
  405454:	013f      	lsls	r7, r7, #4
  405456:	b2ff      	uxtb	r7, r7
  405458:	480b      	ldr	r0, [pc, #44]	; (405488 <pio_handler_set_priority+0x78>)
  40545a:	5487      	strb	r7, [r0, r2]
  40545c:	e007      	b.n	40546e <pio_handler_set_priority+0x5e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40545e:	013f      	lsls	r7, r7, #4
  405460:	b2ff      	uxtb	r7, r7
  405462:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  405466:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  40546a:	f884 7300 	strb.w	r7, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40546e:	6019      	str	r1, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  405470:	4631      	mov	r1, r6
  405472:	4628      	mov	r0, r5
  405474:	4b05      	ldr	r3, [pc, #20]	; (40548c <pio_handler_set_priority+0x7c>)
  405476:	4798      	blx	r3
  405478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40547a:	bf00      	nop
  40547c:	0040503d 	.word	0x0040503d
  405480:	00405035 	.word	0x00405035
  405484:	00405039 	.word	0x00405039
  405488:	e000ed14 	.word	0xe000ed14
  40548c:	00405031 	.word	0x00405031

00405490 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  405490:	4a18      	ldr	r2, [pc, #96]	; (4054f4 <pmc_switch_mck_to_pllack+0x64>)
  405492:	6b13      	ldr	r3, [r2, #48]	; 0x30
  405494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  405498:	4318      	orrs	r0, r3
  40549a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40549c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40549e:	f013 0f08 	tst.w	r3, #8
  4054a2:	d003      	beq.n	4054ac <pmc_switch_mck_to_pllack+0x1c>
  4054a4:	e009      	b.n	4054ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4054a6:	3b01      	subs	r3, #1
  4054a8:	d103      	bne.n	4054b2 <pmc_switch_mck_to_pllack+0x22>
  4054aa:	e01e      	b.n	4054ea <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4054ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4054b0:	4910      	ldr	r1, [pc, #64]	; (4054f4 <pmc_switch_mck_to_pllack+0x64>)
  4054b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4054b4:	f012 0f08 	tst.w	r2, #8
  4054b8:	d0f5      	beq.n	4054a6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4054ba:	4a0e      	ldr	r2, [pc, #56]	; (4054f4 <pmc_switch_mck_to_pllack+0x64>)
  4054bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4054be:	f023 0303 	bic.w	r3, r3, #3
  4054c2:	f043 0302 	orr.w	r3, r3, #2
  4054c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4054c8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4054ca:	f010 0008 	ands.w	r0, r0, #8
  4054ce:	d004      	beq.n	4054da <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4054d0:	2000      	movs	r0, #0
  4054d2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4054d4:	3b01      	subs	r3, #1
  4054d6:	d103      	bne.n	4054e0 <pmc_switch_mck_to_pllack+0x50>
  4054d8:	e009      	b.n	4054ee <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4054da:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4054de:	4905      	ldr	r1, [pc, #20]	; (4054f4 <pmc_switch_mck_to_pllack+0x64>)
  4054e0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4054e2:	f012 0f08 	tst.w	r2, #8
  4054e6:	d0f5      	beq.n	4054d4 <pmc_switch_mck_to_pllack+0x44>
  4054e8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4054ea:	2001      	movs	r0, #1
  4054ec:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4054ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4054f0:	4770      	bx	lr
  4054f2:	bf00      	nop
  4054f4:	400e0400 	.word	0x400e0400

004054f8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4054f8:	b138      	cbz	r0, 40550a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4054fa:	4911      	ldr	r1, [pc, #68]	; (405540 <pmc_switch_mainck_to_xtal+0x48>)
  4054fc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4054fe:	4a11      	ldr	r2, [pc, #68]	; (405544 <pmc_switch_mainck_to_xtal+0x4c>)
  405500:	401a      	ands	r2, r3
  405502:	4b11      	ldr	r3, [pc, #68]	; (405548 <pmc_switch_mainck_to_xtal+0x50>)
  405504:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405506:	620b      	str	r3, [r1, #32]
  405508:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40550a:	480d      	ldr	r0, [pc, #52]	; (405540 <pmc_switch_mainck_to_xtal+0x48>)
  40550c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40550e:	0209      	lsls	r1, r1, #8
  405510:	b289      	uxth	r1, r1
  405512:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  405516:	f023 0303 	bic.w	r3, r3, #3
  40551a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40551e:	f043 0301 	orr.w	r3, r3, #1
  405522:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405524:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405526:	4602      	mov	r2, r0
  405528:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40552a:	f013 0f01 	tst.w	r3, #1
  40552e:	d0fb      	beq.n	405528 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  405530:	4a03      	ldr	r2, [pc, #12]	; (405540 <pmc_switch_mainck_to_xtal+0x48>)
  405532:	6a13      	ldr	r3, [r2, #32]
  405534:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  405538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40553c:	6213      	str	r3, [r2, #32]
  40553e:	4770      	bx	lr
  405540:	400e0400 	.word	0x400e0400
  405544:	fec8fffc 	.word	0xfec8fffc
  405548:	01370002 	.word	0x01370002

0040554c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40554c:	4b02      	ldr	r3, [pc, #8]	; (405558 <pmc_osc_is_ready_mainck+0xc>)
  40554e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405550:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  405554:	4770      	bx	lr
  405556:	bf00      	nop
  405558:	400e0400 	.word	0x400e0400

0040555c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40555c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405560:	4b01      	ldr	r3, [pc, #4]	; (405568 <pmc_disable_pllack+0xc>)
  405562:	629a      	str	r2, [r3, #40]	; 0x28
  405564:	4770      	bx	lr
  405566:	bf00      	nop
  405568:	400e0400 	.word	0x400e0400

0040556c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40556c:	4b02      	ldr	r3, [pc, #8]	; (405578 <pmc_is_locked_pllack+0xc>)
  40556e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405570:	f000 0002 	and.w	r0, r0, #2
  405574:	4770      	bx	lr
  405576:	bf00      	nop
  405578:	400e0400 	.word	0x400e0400

0040557c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40557c:	2822      	cmp	r0, #34	; 0x22
  40557e:	d81e      	bhi.n	4055be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  405580:	281f      	cmp	r0, #31
  405582:	d80c      	bhi.n	40559e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405584:	4b11      	ldr	r3, [pc, #68]	; (4055cc <pmc_enable_periph_clk+0x50>)
  405586:	699a      	ldr	r2, [r3, #24]
  405588:	2301      	movs	r3, #1
  40558a:	4083      	lsls	r3, r0
  40558c:	4393      	bics	r3, r2
  40558e:	d018      	beq.n	4055c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  405590:	2301      	movs	r3, #1
  405592:	fa03 f000 	lsl.w	r0, r3, r0
  405596:	4b0d      	ldr	r3, [pc, #52]	; (4055cc <pmc_enable_periph_clk+0x50>)
  405598:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40559a:	2000      	movs	r0, #0
  40559c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40559e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4055a0:	4b0a      	ldr	r3, [pc, #40]	; (4055cc <pmc_enable_periph_clk+0x50>)
  4055a2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4055a6:	2301      	movs	r3, #1
  4055a8:	4083      	lsls	r3, r0
  4055aa:	4393      	bics	r3, r2
  4055ac:	d00b      	beq.n	4055c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4055ae:	2301      	movs	r3, #1
  4055b0:	fa03 f000 	lsl.w	r0, r3, r0
  4055b4:	4b05      	ldr	r3, [pc, #20]	; (4055cc <pmc_enable_periph_clk+0x50>)
  4055b6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4055ba:	2000      	movs	r0, #0
  4055bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4055be:	2001      	movs	r0, #1
  4055c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4055c2:	2000      	movs	r0, #0
  4055c4:	4770      	bx	lr
  4055c6:	2000      	movs	r0, #0
}
  4055c8:	4770      	bx	lr
  4055ca:	bf00      	nop
  4055cc:	400e0400 	.word	0x400e0400

004055d0 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  4055d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4055d4:	6043      	str	r3, [r0, #4]
  4055d6:	4770      	bx	lr

004055d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4055d8:	b082      	sub	sp, #8
	volatile phantomISR = 9999;
  4055da:	f242 730f 	movw	r3, #9999	; 0x270f
  4055de:	9301      	str	r3, [sp, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
  4055e0:	f3ef 8305 	mrs	r3, IPSR
	phantomISR = __get_IPSR();
  4055e4:	9301      	str	r3, [sp, #4]
	while (1) {
		volatile int lol;
		lol++;
  4055e6:	9b00      	ldr	r3, [sp, #0]
  4055e8:	3301      	adds	r3, #1
  4055ea:	9300      	str	r3, [sp, #0]
  4055ec:	e7fb      	b.n	4055e6 <Dummy_Handler+0xe>
  4055ee:	bf00      	nop

004055f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4055f0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4055f2:	4b20      	ldr	r3, [pc, #128]	; (405674 <Reset_Handler+0x84>)
  4055f4:	4a20      	ldr	r2, [pc, #128]	; (405678 <Reset_Handler+0x88>)
  4055f6:	429a      	cmp	r2, r3
  4055f8:	d912      	bls.n	405620 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4055fa:	4b20      	ldr	r3, [pc, #128]	; (40567c <Reset_Handler+0x8c>)
  4055fc:	4a1d      	ldr	r2, [pc, #116]	; (405674 <Reset_Handler+0x84>)
  4055fe:	429a      	cmp	r2, r3
  405600:	d21e      	bcs.n	405640 <Reset_Handler+0x50>
  405602:	4611      	mov	r1, r2
  405604:	3b01      	subs	r3, #1
  405606:	1a9b      	subs	r3, r3, r2
  405608:	f023 0303 	bic.w	r3, r3, #3
  40560c:	3304      	adds	r3, #4
  40560e:	4a1a      	ldr	r2, [pc, #104]	; (405678 <Reset_Handler+0x88>)
  405610:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  405612:	f852 0b04 	ldr.w	r0, [r2], #4
  405616:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40561a:	429a      	cmp	r2, r3
  40561c:	d1f9      	bne.n	405612 <Reset_Handler+0x22>
  40561e:	e00f      	b.n	405640 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  405620:	4b14      	ldr	r3, [pc, #80]	; (405674 <Reset_Handler+0x84>)
  405622:	4a15      	ldr	r2, [pc, #84]	; (405678 <Reset_Handler+0x88>)
  405624:	429a      	cmp	r2, r3
  405626:	d20b      	bcs.n	405640 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  405628:	4b14      	ldr	r3, [pc, #80]	; (40567c <Reset_Handler+0x8c>)
  40562a:	4a12      	ldr	r2, [pc, #72]	; (405674 <Reset_Handler+0x84>)
  40562c:	1a9a      	subs	r2, r3, r2
  40562e:	4814      	ldr	r0, [pc, #80]	; (405680 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  405630:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  405632:	b12a      	cbz	r2, 405640 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  405634:	f851 2904 	ldr.w	r2, [r1], #-4
  405638:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40563c:	4281      	cmp	r1, r0
  40563e:	d1f9      	bne.n	405634 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  405640:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  405642:	4b10      	ldr	r3, [pc, #64]	; (405684 <Reset_Handler+0x94>)
  405644:	4a10      	ldr	r2, [pc, #64]	; (405688 <Reset_Handler+0x98>)
  405646:	429a      	cmp	r2, r3
  405648:	d20b      	bcs.n	405662 <Reset_Handler+0x72>
  40564a:	1d13      	adds	r3, r2, #4
  40564c:	4a0f      	ldr	r2, [pc, #60]	; (40568c <Reset_Handler+0x9c>)
  40564e:	1ad2      	subs	r2, r2, r3
  405650:	f022 0203 	bic.w	r2, r2, #3
  405654:	441a      	add	r2, r3
  405656:	3b04      	subs	r3, #4
		*pDest++ = 0;
  405658:	2100      	movs	r1, #0
  40565a:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40565e:	429a      	cmp	r2, r3
  405660:	d1fb      	bne.n	40565a <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  405662:	4b0b      	ldr	r3, [pc, #44]	; (405690 <Reset_Handler+0xa0>)
  405664:	4a0b      	ldr	r2, [pc, #44]	; (405694 <Reset_Handler+0xa4>)
  405666:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  405668:	4b0b      	ldr	r3, [pc, #44]	; (405698 <Reset_Handler+0xa8>)
  40566a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40566c:	4b0b      	ldr	r3, [pc, #44]	; (40569c <Reset_Handler+0xac>)
  40566e:	4798      	blx	r3
  405670:	e7fe      	b.n	405670 <Reset_Handler+0x80>
  405672:	bf00      	nop
  405674:	20000000 	.word	0x20000000
  405678:	00412d08 	.word	0x00412d08
  40567c:	200008d0 	.word	0x200008d0
  405680:	00412d04 	.word	0x00412d04
  405684:	2000bf0c 	.word	0x2000bf0c
  405688:	200008d0 	.word	0x200008d0
  40568c:	2000bf0f 	.word	0x2000bf0f
  405690:	e000ed00 	.word	0xe000ed00
  405694:	00400000 	.word	0x00400000
  405698:	004086b1 	.word	0x004086b1
  40569c:	004072a9 	.word	0x004072a9

004056a0 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4056a0:	4b3d      	ldr	r3, [pc, #244]	; (405798 <SystemCoreClockUpdate+0xf8>)
  4056a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4056a4:	f003 0303 	and.w	r3, r3, #3
  4056a8:	2b03      	cmp	r3, #3
  4056aa:	d85d      	bhi.n	405768 <SystemCoreClockUpdate+0xc8>
  4056ac:	e8df f003 	tbb	[pc, r3]
  4056b0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4056b4:	4b39      	ldr	r3, [pc, #228]	; (40579c <SystemCoreClockUpdate+0xfc>)
  4056b6:	695b      	ldr	r3, [r3, #20]
  4056b8:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4056bc:	bf14      	ite	ne
  4056be:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4056c2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4056c6:	4b36      	ldr	r3, [pc, #216]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  4056c8:	601a      	str	r2, [r3, #0]
  4056ca:	e04d      	b.n	405768 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4056cc:	4b32      	ldr	r3, [pc, #200]	; (405798 <SystemCoreClockUpdate+0xf8>)
  4056ce:	6a1b      	ldr	r3, [r3, #32]
  4056d0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4056d4:	d003      	beq.n	4056de <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4056d6:	4a33      	ldr	r2, [pc, #204]	; (4057a4 <SystemCoreClockUpdate+0x104>)
  4056d8:	4b31      	ldr	r3, [pc, #196]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  4056da:	601a      	str	r2, [r3, #0]
  4056dc:	e044      	b.n	405768 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4056de:	4a32      	ldr	r2, [pc, #200]	; (4057a8 <SystemCoreClockUpdate+0x108>)
  4056e0:	4b2f      	ldr	r3, [pc, #188]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  4056e2:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4056e4:	4b2c      	ldr	r3, [pc, #176]	; (405798 <SystemCoreClockUpdate+0xf8>)
  4056e6:	6a1b      	ldr	r3, [r3, #32]
  4056e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4056ec:	2b10      	cmp	r3, #16
  4056ee:	d002      	beq.n	4056f6 <SystemCoreClockUpdate+0x56>
  4056f0:	2b20      	cmp	r3, #32
  4056f2:	d004      	beq.n	4056fe <SystemCoreClockUpdate+0x5e>
  4056f4:	e038      	b.n	405768 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4056f6:	4a2d      	ldr	r2, [pc, #180]	; (4057ac <SystemCoreClockUpdate+0x10c>)
  4056f8:	4b29      	ldr	r3, [pc, #164]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  4056fa:	601a      	str	r2, [r3, #0]
			break;
  4056fc:	e034      	b.n	405768 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4056fe:	4a29      	ldr	r2, [pc, #164]	; (4057a4 <SystemCoreClockUpdate+0x104>)
  405700:	4b27      	ldr	r3, [pc, #156]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  405702:	601a      	str	r2, [r3, #0]
			break;
  405704:	e030      	b.n	405768 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  405706:	4b24      	ldr	r3, [pc, #144]	; (405798 <SystemCoreClockUpdate+0xf8>)
  405708:	6a1b      	ldr	r3, [r3, #32]
  40570a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40570e:	d003      	beq.n	405718 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  405710:	4a24      	ldr	r2, [pc, #144]	; (4057a4 <SystemCoreClockUpdate+0x104>)
  405712:	4b23      	ldr	r3, [pc, #140]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  405714:	601a      	str	r2, [r3, #0]
  405716:	e012      	b.n	40573e <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405718:	4a23      	ldr	r2, [pc, #140]	; (4057a8 <SystemCoreClockUpdate+0x108>)
  40571a:	4b21      	ldr	r3, [pc, #132]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  40571c:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40571e:	4b1e      	ldr	r3, [pc, #120]	; (405798 <SystemCoreClockUpdate+0xf8>)
  405720:	6a1b      	ldr	r3, [r3, #32]
  405722:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405726:	2b10      	cmp	r3, #16
  405728:	d002      	beq.n	405730 <SystemCoreClockUpdate+0x90>
  40572a:	2b20      	cmp	r3, #32
  40572c:	d004      	beq.n	405738 <SystemCoreClockUpdate+0x98>
  40572e:	e006      	b.n	40573e <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  405730:	4a1e      	ldr	r2, [pc, #120]	; (4057ac <SystemCoreClockUpdate+0x10c>)
  405732:	4b1b      	ldr	r3, [pc, #108]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  405734:	601a      	str	r2, [r3, #0]
					break;
  405736:	e002      	b.n	40573e <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  405738:	4a1a      	ldr	r2, [pc, #104]	; (4057a4 <SystemCoreClockUpdate+0x104>)
  40573a:	4b19      	ldr	r3, [pc, #100]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  40573c:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40573e:	4b16      	ldr	r3, [pc, #88]	; (405798 <SystemCoreClockUpdate+0xf8>)
  405740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405742:	f003 0303 	and.w	r3, r3, #3
  405746:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  405748:	4a13      	ldr	r2, [pc, #76]	; (405798 <SystemCoreClockUpdate+0xf8>)
  40574a:	bf07      	ittee	eq
  40574c:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40574e:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  405750:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  405752:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  405754:	4812      	ldr	r0, [pc, #72]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  405756:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40575a:	6803      	ldr	r3, [r0, #0]
  40575c:	fb01 3303 	mla	r3, r1, r3, r3
  405760:	b2d2      	uxtb	r2, r2
  405762:	fbb3 f3f2 	udiv	r3, r3, r2
  405766:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  405768:	4b0b      	ldr	r3, [pc, #44]	; (405798 <SystemCoreClockUpdate+0xf8>)
  40576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40576c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405770:	2b70      	cmp	r3, #112	; 0x70
  405772:	d107      	bne.n	405784 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  405774:	4a0a      	ldr	r2, [pc, #40]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  405776:	6813      	ldr	r3, [r2, #0]
  405778:	490d      	ldr	r1, [pc, #52]	; (4057b0 <SystemCoreClockUpdate+0x110>)
  40577a:	fba1 1303 	umull	r1, r3, r1, r3
  40577e:	085b      	lsrs	r3, r3, #1
  405780:	6013      	str	r3, [r2, #0]
  405782:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  405784:	4b04      	ldr	r3, [pc, #16]	; (405798 <SystemCoreClockUpdate+0xf8>)
  405786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  405788:	4905      	ldr	r1, [pc, #20]	; (4057a0 <SystemCoreClockUpdate+0x100>)
  40578a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  40578e:	680b      	ldr	r3, [r1, #0]
  405790:	40d3      	lsrs	r3, r2
  405792:	600b      	str	r3, [r1, #0]
  405794:	4770      	bx	lr
  405796:	bf00      	nop
  405798:	400e0400 	.word	0x400e0400
  40579c:	400e1410 	.word	0x400e1410
  4057a0:	2000001c 	.word	0x2000001c
  4057a4:	00b71b00 	.word	0x00b71b00
  4057a8:	003d0900 	.word	0x003d0900
  4057ac:	007a1200 	.word	0x007a1200
  4057b0:	aaaaaaab 	.word	0xaaaaaaab

004057b4 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4057b4:	4b1a      	ldr	r3, [pc, #104]	; (405820 <system_init_flash+0x6c>)
  4057b6:	4298      	cmp	r0, r3
  4057b8:	d807      	bhi.n	4057ca <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4057ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4057be:	4a19      	ldr	r2, [pc, #100]	; (405824 <system_init_flash+0x70>)
  4057c0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4057c2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4057c6:	6013      	str	r3, [r2, #0]
  4057c8:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4057ca:	4b17      	ldr	r3, [pc, #92]	; (405828 <system_init_flash+0x74>)
  4057cc:	4298      	cmp	r0, r3
  4057ce:	d806      	bhi.n	4057de <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4057d0:	4b16      	ldr	r3, [pc, #88]	; (40582c <system_init_flash+0x78>)
  4057d2:	4a14      	ldr	r2, [pc, #80]	; (405824 <system_init_flash+0x70>)
  4057d4:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4057d6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4057da:	6013      	str	r3, [r2, #0]
  4057dc:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4057de:	4b14      	ldr	r3, [pc, #80]	; (405830 <system_init_flash+0x7c>)
  4057e0:	4298      	cmp	r0, r3
  4057e2:	d806      	bhi.n	4057f2 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4057e4:	4b13      	ldr	r3, [pc, #76]	; (405834 <system_init_flash+0x80>)
  4057e6:	4a0f      	ldr	r2, [pc, #60]	; (405824 <system_init_flash+0x70>)
  4057e8:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4057ea:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4057ee:	6013      	str	r3, [r2, #0]
  4057f0:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4057f2:	4b11      	ldr	r3, [pc, #68]	; (405838 <system_init_flash+0x84>)
  4057f4:	4298      	cmp	r0, r3
  4057f6:	d806      	bhi.n	405806 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4057f8:	4b10      	ldr	r3, [pc, #64]	; (40583c <system_init_flash+0x88>)
  4057fa:	4a0a      	ldr	r2, [pc, #40]	; (405824 <system_init_flash+0x70>)
  4057fc:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4057fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  405802:	6013      	str	r3, [r2, #0]
  405804:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  405806:	4b0e      	ldr	r3, [pc, #56]	; (405840 <system_init_flash+0x8c>)
  405808:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40580a:	bf94      	ite	ls
  40580c:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  405810:	4b0c      	ldrhi	r3, [pc, #48]	; (405844 <system_init_flash+0x90>)
  405812:	4a04      	ldr	r2, [pc, #16]	; (405824 <system_init_flash+0x70>)
  405814:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  405816:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40581a:	6013      	str	r3, [r2, #0]
  40581c:	4770      	bx	lr
  40581e:	bf00      	nop
  405820:	01312cff 	.word	0x01312cff
  405824:	400e0a00 	.word	0x400e0a00
  405828:	026259ff 	.word	0x026259ff
  40582c:	04000100 	.word	0x04000100
  405830:	039386ff 	.word	0x039386ff
  405834:	04000200 	.word	0x04000200
  405838:	04c4b3ff 	.word	0x04c4b3ff
  40583c:	04000300 	.word	0x04000300
  405840:	05f5e0ff 	.word	0x05f5e0ff
  405844:	04000500 	.word	0x04000500

00405848 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  405848:	4b09      	ldr	r3, [pc, #36]	; (405870 <_sbrk+0x28>)
  40584a:	681b      	ldr	r3, [r3, #0]
  40584c:	b913      	cbnz	r3, 405854 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40584e:	4a09      	ldr	r2, [pc, #36]	; (405874 <_sbrk+0x2c>)
  405850:	4b07      	ldr	r3, [pc, #28]	; (405870 <_sbrk+0x28>)
  405852:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  405854:	4b06      	ldr	r3, [pc, #24]	; (405870 <_sbrk+0x28>)
  405856:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  405858:	181a      	adds	r2, r3, r0
  40585a:	4907      	ldr	r1, [pc, #28]	; (405878 <_sbrk+0x30>)
  40585c:	4291      	cmp	r1, r2
  40585e:	db04      	blt.n	40586a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  405860:	4610      	mov	r0, r2
  405862:	4a03      	ldr	r2, [pc, #12]	; (405870 <_sbrk+0x28>)
  405864:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  405866:	4618      	mov	r0, r3
  405868:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40586a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40586e:	4770      	bx	lr
  405870:	20000bdc 	.word	0x20000bdc
  405874:	2000ef10 	.word	0x2000ef10
  405878:	20027ffc 	.word	0x20027ffc

0040587c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40587c:	f04f 30ff 	mov.w	r0, #4294967295
  405880:	4770      	bx	lr
  405882:	bf00      	nop

00405884 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  405884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  405888:	604b      	str	r3, [r1, #4]

	return 0;
}
  40588a:	2000      	movs	r0, #0
  40588c:	4770      	bx	lr
  40588e:	bf00      	nop

00405890 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  405890:	2001      	movs	r0, #1
  405892:	4770      	bx	lr

00405894 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  405894:	2000      	movs	r0, #0
  405896:	4770      	bx	lr

00405898 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  405898:	f100 0308 	add.w	r3, r0, #8
  40589c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40589e:	f04f 32ff 	mov.w	r2, #4294967295
  4058a2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4058a4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4058a6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4058a8:	2300      	movs	r3, #0
  4058aa:	6003      	str	r3, [r0, #0]
  4058ac:	4770      	bx	lr
  4058ae:	bf00      	nop

004058b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4058b0:	2300      	movs	r3, #0
  4058b2:	6103      	str	r3, [r0, #16]
  4058b4:	4770      	bx	lr
  4058b6:	bf00      	nop

004058b8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4058b8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4058ba:	685a      	ldr	r2, [r3, #4]
  4058bc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4058be:	6842      	ldr	r2, [r0, #4]
  4058c0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4058c2:	685a      	ldr	r2, [r3, #4]
  4058c4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4058c6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4058c8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4058ca:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4058cc:	6803      	ldr	r3, [r0, #0]
  4058ce:	3301      	adds	r3, #1
  4058d0:	6003      	str	r3, [r0, #0]
  4058d2:	4770      	bx	lr

004058d4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4058d4:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4058d6:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4058d8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4058dc:	d101      	bne.n	4058e2 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4058de:	6903      	ldr	r3, [r0, #16]
  4058e0:	e00a      	b.n	4058f8 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4058e2:	f100 0308 	add.w	r3, r0, #8
  4058e6:	68c2      	ldr	r2, [r0, #12]
  4058e8:	6812      	ldr	r2, [r2, #0]
  4058ea:	4294      	cmp	r4, r2
  4058ec:	d304      	bcc.n	4058f8 <vListInsert+0x24>
  4058ee:	685b      	ldr	r3, [r3, #4]
  4058f0:	685a      	ldr	r2, [r3, #4]
  4058f2:	6812      	ldr	r2, [r2, #0]
  4058f4:	4294      	cmp	r4, r2
  4058f6:	d2fa      	bcs.n	4058ee <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4058f8:	685a      	ldr	r2, [r3, #4]
  4058fa:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4058fc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4058fe:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  405900:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405902:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  405904:	6803      	ldr	r3, [r0, #0]
  405906:	3301      	adds	r3, #1
  405908:	6003      	str	r3, [r0, #0]
}
  40590a:	bc10      	pop	{r4}
  40590c:	4770      	bx	lr
  40590e:	bf00      	nop

00405910 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  405910:	6843      	ldr	r3, [r0, #4]
  405912:	6882      	ldr	r2, [r0, #8]
  405914:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  405916:	6883      	ldr	r3, [r0, #8]
  405918:	6842      	ldr	r2, [r0, #4]
  40591a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40591c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40591e:	685a      	ldr	r2, [r3, #4]
  405920:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  405922:	bf04      	itt	eq
  405924:	6882      	ldreq	r2, [r0, #8]
  405926:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  405928:	2200      	movs	r2, #0
  40592a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  40592c:	681a      	ldr	r2, [r3, #0]
  40592e:	3a01      	subs	r2, #1
  405930:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  405932:	6818      	ldr	r0, [r3, #0]
}
  405934:	4770      	bx	lr
  405936:	bf00      	nop

00405938 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  405938:	4803      	ldr	r0, [pc, #12]	; (405948 <prvPortStartFirstTask+0x10>)
  40593a:	6800      	ldr	r0, [r0, #0]
  40593c:	6800      	ldr	r0, [r0, #0]
  40593e:	f380 8808 	msr	MSP, r0
  405942:	b662      	cpsie	i
  405944:	df00      	svc	0
  405946:	bf00      	nop
  405948:	e000ed08 	.word	0xe000ed08

0040594c <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40594c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  405950:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  405954:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  405958:	2300      	movs	r3, #0
  40595a:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40595e:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  405962:	3840      	subs	r0, #64	; 0x40
  405964:	4770      	bx	lr
  405966:	bf00      	nop

00405968 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  405968:	4b06      	ldr	r3, [pc, #24]	; (405984 <pxCurrentTCBConst2>)
  40596a:	6819      	ldr	r1, [r3, #0]
  40596c:	6808      	ldr	r0, [r1, #0]
  40596e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405972:	f380 8809 	msr	PSP, r0
  405976:	f04f 0000 	mov.w	r0, #0
  40597a:	f380 8811 	msr	BASEPRI, r0
  40597e:	f04e 0e0d 	orr.w	lr, lr, #13
  405982:	4770      	bx	lr

00405984 <pxCurrentTCBConst2>:
  405984:	2000aca4 	.word	0x2000aca4

00405988 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40598c:	4b01      	ldr	r3, [pc, #4]	; (405994 <vPortYieldFromISR+0xc>)
  40598e:	601a      	str	r2, [r3, #0]
  405990:	4770      	bx	lr
  405992:	bf00      	nop
  405994:	e000ed04 	.word	0xe000ed04

00405998 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  405998:	f3ef 8011 	mrs	r0, BASEPRI
  40599c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  4059a0:	f381 8811 	msr	BASEPRI, r1
  4059a4:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  4059a6:	2000      	movs	r0, #0

004059a8 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4059a8:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  4059aa:	4b03      	ldr	r3, [pc, #12]	; (4059b8 <vPortEnterCritical+0x10>)
  4059ac:	4798      	blx	r3
	uxCriticalNesting++;
  4059ae:	4a03      	ldr	r2, [pc, #12]	; (4059bc <vPortEnterCritical+0x14>)
  4059b0:	6813      	ldr	r3, [r2, #0]
  4059b2:	3301      	adds	r3, #1
  4059b4:	6013      	str	r3, [r2, #0]
  4059b6:	bd08      	pop	{r3, pc}
  4059b8:	00405999 	.word	0x00405999
  4059bc:	20000020 	.word	0x20000020

004059c0 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4059c0:	f380 8811 	msr	BASEPRI, r0
  4059c4:	4770      	bx	lr
  4059c6:	bf00      	nop

004059c8 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  4059c8:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  4059ca:	4a04      	ldr	r2, [pc, #16]	; (4059dc <vPortExitCritical+0x14>)
  4059cc:	6813      	ldr	r3, [r2, #0]
  4059ce:	3b01      	subs	r3, #1
  4059d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4059d2:	b913      	cbnz	r3, 4059da <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  4059d4:	2000      	movs	r0, #0
  4059d6:	4b02      	ldr	r3, [pc, #8]	; (4059e0 <vPortExitCritical+0x18>)
  4059d8:	4798      	blx	r3
  4059da:	bd08      	pop	{r3, pc}
  4059dc:	20000020 	.word	0x20000020
  4059e0:	004059c1 	.word	0x004059c1

004059e4 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4059e4:	f3ef 8009 	mrs	r0, PSP
  4059e8:	4b0c      	ldr	r3, [pc, #48]	; (405a1c <pxCurrentTCBConst>)
  4059ea:	681a      	ldr	r2, [r3, #0]
  4059ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4059f0:	6010      	str	r0, [r2, #0]
  4059f2:	e92d 4008 	stmdb	sp!, {r3, lr}
  4059f6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  4059fa:	f380 8811 	msr	BASEPRI, r0
  4059fe:	f000 fe93 	bl	406728 <vTaskSwitchContext>
  405a02:	f04f 0000 	mov.w	r0, #0
  405a06:	f380 8811 	msr	BASEPRI, r0
  405a0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  405a0e:	6819      	ldr	r1, [r3, #0]
  405a10:	6808      	ldr	r0, [r1, #0]
  405a12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405a16:	f380 8809 	msr	PSP, r0
  405a1a:	4770      	bx	lr

00405a1c <pxCurrentTCBConst>:
  405a1c:	2000aca4 	.word	0x2000aca4

00405a20 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  405a20:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405a26:	4b05      	ldr	r3, [pc, #20]	; (405a3c <SysTick_Handler+0x1c>)
  405a28:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  405a2a:	4b05      	ldr	r3, [pc, #20]	; (405a40 <SysTick_Handler+0x20>)
  405a2c:	4798      	blx	r3
	{
		vTaskIncrementTick();
  405a2e:	4b05      	ldr	r3, [pc, #20]	; (405a44 <SysTick_Handler+0x24>)
  405a30:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  405a32:	2000      	movs	r0, #0
  405a34:	4b04      	ldr	r3, [pc, #16]	; (405a48 <SysTick_Handler+0x28>)
  405a36:	4798      	blx	r3
  405a38:	bd08      	pop	{r3, pc}
  405a3a:	bf00      	nop
  405a3c:	e000ed04 	.word	0xe000ed04
  405a40:	00405999 	.word	0x00405999
  405a44:	00406439 	.word	0x00406439
  405a48:	004059c1 	.word	0x004059c1

00405a4c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  405a4c:	4a03      	ldr	r2, [pc, #12]	; (405a5c <vPortSetupTimerInterrupt+0x10>)
  405a4e:	4b04      	ldr	r3, [pc, #16]	; (405a60 <vPortSetupTimerInterrupt+0x14>)
  405a50:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  405a52:	2207      	movs	r2, #7
  405a54:	3b04      	subs	r3, #4
  405a56:	601a      	str	r2, [r3, #0]
  405a58:	4770      	bx	lr
  405a5a:	bf00      	nop
  405a5c:	0001d4bf 	.word	0x0001d4bf
  405a60:	e000e014 	.word	0xe000e014

00405a64 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  405a64:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  405a66:	4b09      	ldr	r3, [pc, #36]	; (405a8c <xPortStartScheduler+0x28>)
  405a68:	681a      	ldr	r2, [r3, #0]
  405a6a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  405a6e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  405a70:	681a      	ldr	r2, [r3, #0]
  405a72:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  405a76:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  405a78:	4b05      	ldr	r3, [pc, #20]	; (405a90 <xPortStartScheduler+0x2c>)
  405a7a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  405a7c:	2400      	movs	r4, #0
  405a7e:	4b05      	ldr	r3, [pc, #20]	; (405a94 <xPortStartScheduler+0x30>)
  405a80:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  405a82:	4b05      	ldr	r3, [pc, #20]	; (405a98 <xPortStartScheduler+0x34>)
  405a84:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  405a86:	4620      	mov	r0, r4
  405a88:	bd10      	pop	{r4, pc}
  405a8a:	bf00      	nop
  405a8c:	e000ed20 	.word	0xe000ed20
  405a90:	00405a4d 	.word	0x00405a4d
  405a94:	20000020 	.word	0x20000020
  405a98:	00405939 	.word	0x00405939

00405a9c <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  405a9c:	4a12      	ldr	r2, [pc, #72]	; (405ae8 <prvInsertBlockIntoFreeList+0x4c>)
  405a9e:	e000      	b.n	405aa2 <prvInsertBlockIntoFreeList+0x6>
  405aa0:	461a      	mov	r2, r3
  405aa2:	6813      	ldr	r3, [r2, #0]
  405aa4:	4283      	cmp	r3, r0
  405aa6:	d3fb      	bcc.n	405aa0 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  405aa8:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  405aaa:	6851      	ldr	r1, [r2, #4]
  405aac:	1854      	adds	r4, r2, r1
  405aae:	42a0      	cmp	r0, r4
  405ab0:	d103      	bne.n	405aba <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  405ab2:	6840      	ldr	r0, [r0, #4]
  405ab4:	4401      	add	r1, r0
  405ab6:	6051      	str	r1, [r2, #4]
  405ab8:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  405aba:	6841      	ldr	r1, [r0, #4]
  405abc:	1844      	adds	r4, r0, r1
  405abe:	42a3      	cmp	r3, r4
  405ac0:	d10c      	bne.n	405adc <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  405ac2:	4b0a      	ldr	r3, [pc, #40]	; (405aec <prvInsertBlockIntoFreeList+0x50>)
  405ac4:	681b      	ldr	r3, [r3, #0]
  405ac6:	429c      	cmp	r4, r3
  405ac8:	d006      	beq.n	405ad8 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  405aca:	6863      	ldr	r3, [r4, #4]
  405acc:	4419      	add	r1, r3
  405ace:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  405ad0:	6813      	ldr	r3, [r2, #0]
  405ad2:	681b      	ldr	r3, [r3, #0]
  405ad4:	6003      	str	r3, [r0, #0]
  405ad6:	e002      	b.n	405ade <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  405ad8:	6004      	str	r4, [r0, #0]
  405ada:	e000      	b.n	405ade <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  405adc:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  405ade:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  405ae0:	bf18      	it	ne
  405ae2:	6010      	strne	r0, [r2, #0]
	}
}
  405ae4:	bc10      	pop	{r4}
  405ae6:	4770      	bx	lr
  405ae8:	2000abe4 	.word	0x2000abe4
  405aec:	2000abe0 	.word	0x2000abe0

00405af0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  405af0:	b538      	push	{r3, r4, r5, lr}
  405af2:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  405af4:	4b2b      	ldr	r3, [pc, #172]	; (405ba4 <pvPortMalloc+0xb4>)
  405af6:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  405af8:	4b2b      	ldr	r3, [pc, #172]	; (405ba8 <pvPortMalloc+0xb8>)
  405afa:	681b      	ldr	r3, [r3, #0]
  405afc:	b99b      	cbnz	r3, 405b26 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  405afe:	4a2b      	ldr	r2, [pc, #172]	; (405bac <pvPortMalloc+0xbc>)
  405b00:	4b2b      	ldr	r3, [pc, #172]	; (405bb0 <pvPortMalloc+0xc0>)
  405b02:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  405b04:	2100      	movs	r1, #0
  405b06:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  405b08:	f649 72f0 	movw	r2, #40944	; 0x9ff0
  405b0c:	1898      	adds	r0, r3, r2
  405b0e:	4d26      	ldr	r5, [pc, #152]	; (405ba8 <pvPortMalloc+0xb8>)
  405b10:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  405b12:	f649 75f4 	movw	r5, #40948	; 0x9ff4
  405b16:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  405b18:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  405b1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  405b1c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  405b1e:	4a25      	ldr	r2, [pc, #148]	; (405bb4 <pvPortMalloc+0xc4>)
  405b20:	6813      	ldr	r3, [r2, #0]
  405b22:	3b10      	subs	r3, #16
  405b24:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  405b26:	2c00      	cmp	r4, #0
  405b28:	d037      	beq.n	405b9a <pvPortMalloc+0xaa>
		{
			xWantedSize += heapSTRUCT_SIZE;
  405b2a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  405b2e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  405b32:	bf1c      	itt	ne
  405b34:	f022 0207 	bicne.w	r2, r2, #7
  405b38:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  405b3a:	1e51      	subs	r1, r2, #1
  405b3c:	f649 73fe 	movw	r3, #40958	; 0x9ffe
  405b40:	4299      	cmp	r1, r3
  405b42:	d827      	bhi.n	405b94 <pvPortMalloc+0xa4>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  405b44:	4919      	ldr	r1, [pc, #100]	; (405bac <pvPortMalloc+0xbc>)
  405b46:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405b48:	e001      	b.n	405b4e <pvPortMalloc+0x5e>
  405b4a:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  405b4c:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405b4e:	6863      	ldr	r3, [r4, #4]
  405b50:	429a      	cmp	r2, r3
  405b52:	d902      	bls.n	405b5a <pvPortMalloc+0x6a>
  405b54:	6823      	ldr	r3, [r4, #0]
  405b56:	2b00      	cmp	r3, #0
  405b58:	d1f7      	bne.n	405b4a <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  405b5a:	4b13      	ldr	r3, [pc, #76]	; (405ba8 <pvPortMalloc+0xb8>)
  405b5c:	681b      	ldr	r3, [r3, #0]
  405b5e:	429c      	cmp	r4, r3
  405b60:	d018      	beq.n	405b94 <pvPortMalloc+0xa4>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  405b62:	680d      	ldr	r5, [r1, #0]
  405b64:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  405b66:	6823      	ldr	r3, [r4, #0]
  405b68:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  405b6a:	6863      	ldr	r3, [r4, #4]
  405b6c:	1a9b      	subs	r3, r3, r2
  405b6e:	2b20      	cmp	r3, #32
  405b70:	d904      	bls.n	405b7c <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  405b72:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  405b74:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  405b76:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  405b78:	4b0f      	ldr	r3, [pc, #60]	; (405bb8 <pvPortMalloc+0xc8>)
  405b7a:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  405b7c:	4a0d      	ldr	r2, [pc, #52]	; (405bb4 <pvPortMalloc+0xc4>)
  405b7e:	6813      	ldr	r3, [r2, #0]
  405b80:	6861      	ldr	r1, [r4, #4]
  405b82:	1a5b      	subs	r3, r3, r1
  405b84:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  405b86:	4b0d      	ldr	r3, [pc, #52]	; (405bbc <pvPortMalloc+0xcc>)
  405b88:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  405b8a:	b94d      	cbnz	r5, 405ba0 <pvPortMalloc+0xb0>
		{
			vApplicationMallocFailedHook();
  405b8c:	4b0c      	ldr	r3, [pc, #48]	; (405bc0 <pvPortMalloc+0xd0>)
  405b8e:	4798      	blx	r3
  405b90:	2500      	movs	r5, #0
		}
	}
	#endif

	return pvReturn;
  405b92:	e005      	b.n	405ba0 <pvPortMalloc+0xb0>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  405b94:	4b09      	ldr	r3, [pc, #36]	; (405bbc <pvPortMalloc+0xcc>)
  405b96:	4798      	blx	r3
  405b98:	e7f8      	b.n	405b8c <pvPortMalloc+0x9c>
  405b9a:	4b08      	ldr	r3, [pc, #32]	; (405bbc <pvPortMalloc+0xcc>)
  405b9c:	4798      	blx	r3
  405b9e:	e7f5      	b.n	405b8c <pvPortMalloc+0x9c>
		}
	}
	#endif

	return pvReturn;
}
  405ba0:	4628      	mov	r0, r5
  405ba2:	bd38      	pop	{r3, r4, r5, pc}
  405ba4:	00406409 	.word	0x00406409
  405ba8:	2000abe0 	.word	0x2000abe0
  405bac:	2000abe4 	.word	0x2000abe4
  405bb0:	20000be0 	.word	0x20000be0
  405bb4:	20000024 	.word	0x20000024
  405bb8:	00405a9d 	.word	0x00405a9d
  405bbc:	00406559 	.word	0x00406559
  405bc0:	00407299 	.word	0x00407299

00405bc4 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  405bc4:	b180      	cbz	r0, 405be8 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  405bc6:	b510      	push	{r4, lr}
  405bc8:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  405bca:	4b08      	ldr	r3, [pc, #32]	; (405bec <vPortFree+0x28>)
  405bcc:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  405bce:	4a08      	ldr	r2, [pc, #32]	; (405bf0 <vPortFree+0x2c>)
  405bd0:	f854 1c0c 	ldr.w	r1, [r4, #-12]
  405bd4:	6813      	ldr	r3, [r2, #0]
  405bd6:	440b      	add	r3, r1
  405bd8:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  405bda:	f1a4 0010 	sub.w	r0, r4, #16
  405bde:	4b05      	ldr	r3, [pc, #20]	; (405bf4 <vPortFree+0x30>)
  405be0:	4798      	blx	r3
		}
		xTaskResumeAll();
  405be2:	4b05      	ldr	r3, [pc, #20]	; (405bf8 <vPortFree+0x34>)
  405be4:	4798      	blx	r3
  405be6:	bd10      	pop	{r4, pc}
  405be8:	4770      	bx	lr
  405bea:	bf00      	nop
  405bec:	00406409 	.word	0x00406409
  405bf0:	20000024 	.word	0x20000024
  405bf4:	00405a9d 	.word	0x00405a9d
  405bf8:	00406559 	.word	0x00406559

00405bfc <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  405bfc:	b510      	push	{r4, lr}
  405bfe:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  405c00:	6c03      	ldr	r3, [r0, #64]	; 0x40
  405c02:	b93b      	cbnz	r3, 405c14 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405c04:	6803      	ldr	r3, [r0, #0]
  405c06:	bb1b      	cbnz	r3, 405c50 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  405c08:	6840      	ldr	r0, [r0, #4]
  405c0a:	4b13      	ldr	r3, [pc, #76]	; (405c58 <prvCopyDataToQueue+0x5c>)
  405c0c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  405c0e:	2300      	movs	r3, #0
  405c10:	6063      	str	r3, [r4, #4]
  405c12:	e01d      	b.n	405c50 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  405c14:	b96a      	cbnz	r2, 405c32 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405c16:	461a      	mov	r2, r3
  405c18:	6880      	ldr	r0, [r0, #8]
  405c1a:	4b10      	ldr	r3, [pc, #64]	; (405c5c <prvCopyDataToQueue+0x60>)
  405c1c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  405c1e:	68a2      	ldr	r2, [r4, #8]
  405c20:	6c23      	ldr	r3, [r4, #64]	; 0x40
  405c22:	4413      	add	r3, r2
  405c24:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  405c26:	6862      	ldr	r2, [r4, #4]
  405c28:	4293      	cmp	r3, r2
  405c2a:	d311      	bcc.n	405c50 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  405c2c:	6823      	ldr	r3, [r4, #0]
  405c2e:	60a3      	str	r3, [r4, #8]
  405c30:	e00e      	b.n	405c50 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405c32:	461a      	mov	r2, r3
  405c34:	68c0      	ldr	r0, [r0, #12]
  405c36:	4b09      	ldr	r3, [pc, #36]	; (405c5c <prvCopyDataToQueue+0x60>)
  405c38:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  405c3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  405c3c:	425b      	negs	r3, r3
  405c3e:	68e2      	ldr	r2, [r4, #12]
  405c40:	441a      	add	r2, r3
  405c42:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  405c44:	6821      	ldr	r1, [r4, #0]
  405c46:	428a      	cmp	r2, r1
  405c48:	d202      	bcs.n	405c50 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  405c4a:	6862      	ldr	r2, [r4, #4]
  405c4c:	4413      	add	r3, r2
  405c4e:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  405c50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405c52:	3301      	adds	r3, #1
  405c54:	63a3      	str	r3, [r4, #56]	; 0x38
  405c56:	bd10      	pop	{r4, pc}
  405c58:	00406a59 	.word	0x00406a59
  405c5c:	00408cb9 	.word	0x00408cb9

00405c60 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  405c60:	b538      	push	{r3, r4, r5, lr}
  405c62:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  405c64:	6800      	ldr	r0, [r0, #0]
  405c66:	b158      	cbz	r0, 405c80 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  405c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  405c6a:	68dc      	ldr	r4, [r3, #12]
  405c6c:	4414      	add	r4, r2
  405c6e:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  405c70:	685d      	ldr	r5, [r3, #4]
  405c72:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  405c74:	bf28      	it	cs
  405c76:	60d8      	strcs	r0, [r3, #12]
  405c78:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  405c7a:	68d9      	ldr	r1, [r3, #12]
  405c7c:	4b01      	ldr	r3, [pc, #4]	; (405c84 <prvCopyDataFromQueue+0x24>)
  405c7e:	4798      	blx	r3
  405c80:	bd38      	pop	{r3, r4, r5, pc}
  405c82:	bf00      	nop
  405c84:	00408cb9 	.word	0x00408cb9

00405c88 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  405c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c8a:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  405c8c:	4b1e      	ldr	r3, [pc, #120]	; (405d08 <prvUnlockQueue+0x80>)
  405c8e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405c90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405c92:	2b00      	cmp	r3, #0
  405c94:	dd13      	ble.n	405cbe <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405c96:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405c98:	b91b      	cbnz	r3, 405ca2 <prvUnlockQueue+0x1a>
  405c9a:	e010      	b.n	405cbe <prvUnlockQueue+0x36>
  405c9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405c9e:	b923      	cbnz	r3, 405caa <prvUnlockQueue+0x22>
  405ca0:	e00d      	b.n	405cbe <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405ca2:	f104 0624 	add.w	r6, r4, #36	; 0x24
  405ca6:	4d19      	ldr	r5, [pc, #100]	; (405d0c <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  405ca8:	4f19      	ldr	r7, [pc, #100]	; (405d10 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405caa:	4630      	mov	r0, r6
  405cac:	47a8      	blx	r5
  405cae:	b100      	cbz	r0, 405cb2 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  405cb0:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  405cb2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405cb4:	3b01      	subs	r3, #1
  405cb6:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405cb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405cba:	2b00      	cmp	r3, #0
  405cbc:	dcee      	bgt.n	405c9c <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  405cbe:	f04f 33ff 	mov.w	r3, #4294967295
  405cc2:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  405cc4:	4b13      	ldr	r3, [pc, #76]	; (405d14 <prvUnlockQueue+0x8c>)
  405cc6:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  405cc8:	4b0f      	ldr	r3, [pc, #60]	; (405d08 <prvUnlockQueue+0x80>)
  405cca:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405ccc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  405cce:	2b00      	cmp	r3, #0
  405cd0:	dd13      	ble.n	405cfa <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405cd2:	6923      	ldr	r3, [r4, #16]
  405cd4:	b91b      	cbnz	r3, 405cde <prvUnlockQueue+0x56>
  405cd6:	e010      	b.n	405cfa <prvUnlockQueue+0x72>
  405cd8:	6923      	ldr	r3, [r4, #16]
  405cda:	b923      	cbnz	r3, 405ce6 <prvUnlockQueue+0x5e>
  405cdc:	e00d      	b.n	405cfa <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405cde:	f104 0610 	add.w	r6, r4, #16
  405ce2:	4d0a      	ldr	r5, [pc, #40]	; (405d0c <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  405ce4:	4f0a      	ldr	r7, [pc, #40]	; (405d10 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405ce6:	4630      	mov	r0, r6
  405ce8:	47a8      	blx	r5
  405cea:	b100      	cbz	r0, 405cee <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  405cec:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  405cee:	6c63      	ldr	r3, [r4, #68]	; 0x44
  405cf0:	3b01      	subs	r3, #1
  405cf2:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405cf4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  405cf6:	2b00      	cmp	r3, #0
  405cf8:	dcee      	bgt.n	405cd8 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  405cfa:	f04f 33ff 	mov.w	r3, #4294967295
  405cfe:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  405d00:	4b04      	ldr	r3, [pc, #16]	; (405d14 <prvUnlockQueue+0x8c>)
  405d02:	4798      	blx	r3
  405d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405d06:	bf00      	nop
  405d08:	004059a9 	.word	0x004059a9
  405d0c:	00406871 	.word	0x00406871
  405d10:	004069a1 	.word	0x004069a1
  405d14:	004059c9 	.word	0x004059c9

00405d18 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  405d18:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  405d1a:	b918      	cbnz	r0, 405d24 <xQueueGenericReset+0xc>
  405d1c:	4b17      	ldr	r3, [pc, #92]	; (405d7c <xQueueGenericReset+0x64>)
  405d1e:	4798      	blx	r3
  405d20:	bf00      	nop
  405d22:	e7fd      	b.n	405d20 <xQueueGenericReset+0x8>
  405d24:	460d      	mov	r5, r1
  405d26:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
  405d28:	4b15      	ldr	r3, [pc, #84]	; (405d80 <xQueueGenericReset+0x68>)
  405d2a:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  405d2c:	6822      	ldr	r2, [r4, #0]
  405d2e:	6c21      	ldr	r1, [r4, #64]	; 0x40
  405d30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405d32:	fb03 f301 	mul.w	r3, r3, r1
  405d36:	18d0      	adds	r0, r2, r3
  405d38:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  405d3a:	2000      	movs	r0, #0
  405d3c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  405d3e:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  405d40:	1a5b      	subs	r3, r3, r1
  405d42:	4413      	add	r3, r2
  405d44:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  405d46:	f04f 33ff 	mov.w	r3, #4294967295
  405d4a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  405d4c:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  405d4e:	b955      	cbnz	r5, 405d66 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405d50:	6923      	ldr	r3, [r4, #16]
  405d52:	b17b      	cbz	r3, 405d74 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405d54:	f104 0010 	add.w	r0, r4, #16
  405d58:	4b0a      	ldr	r3, [pc, #40]	; (405d84 <xQueueGenericReset+0x6c>)
  405d5a:	4798      	blx	r3
  405d5c:	2801      	cmp	r0, #1
  405d5e:	d109      	bne.n	405d74 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  405d60:	4b09      	ldr	r3, [pc, #36]	; (405d88 <xQueueGenericReset+0x70>)
  405d62:	4798      	blx	r3
  405d64:	e006      	b.n	405d74 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  405d66:	f104 0010 	add.w	r0, r4, #16
  405d6a:	4d08      	ldr	r5, [pc, #32]	; (405d8c <xQueueGenericReset+0x74>)
  405d6c:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  405d6e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  405d72:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  405d74:	4b06      	ldr	r3, [pc, #24]	; (405d90 <xQueueGenericReset+0x78>)
  405d76:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  405d78:	2001      	movs	r0, #1
  405d7a:	bd38      	pop	{r3, r4, r5, pc}
  405d7c:	00405999 	.word	0x00405999
  405d80:	004059a9 	.word	0x004059a9
  405d84:	00406871 	.word	0x00406871
  405d88:	00405989 	.word	0x00405989
  405d8c:	00405899 	.word	0x00405899
  405d90:	004059c9 	.word	0x004059c9

00405d94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  405d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  405d96:	b1a0      	cbz	r0, 405dc2 <xQueueGenericCreate+0x2e>
  405d98:	460d      	mov	r5, r1
  405d9a:	4617      	mov	r7, r2
  405d9c:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  405d9e:	2050      	movs	r0, #80	; 0x50
  405da0:	4b0e      	ldr	r3, [pc, #56]	; (405ddc <xQueueGenericCreate+0x48>)
  405da2:	4798      	blx	r3
		if( pxNewQueue != NULL )
  405da4:	4604      	mov	r4, r0
  405da6:	b160      	cbz	r0, 405dc2 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  405da8:	fb05 f006 	mul.w	r0, r5, r6
  405dac:	3001      	adds	r0, #1
  405dae:	4b0b      	ldr	r3, [pc, #44]	; (405ddc <xQueueGenericCreate+0x48>)
  405db0:	4798      	blx	r3
  405db2:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  405db4:	b940      	cbnz	r0, 405dc8 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  405db6:	4620      	mov	r0, r4
  405db8:	4b09      	ldr	r3, [pc, #36]	; (405de0 <xQueueGenericCreate+0x4c>)
  405dba:	4798      	blx	r3
  405dbc:	e001      	b.n	405dc2 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
  405dbe:	bf00      	nop
  405dc0:	e7fd      	b.n	405dbe <xQueueGenericCreate+0x2a>
  405dc2:	4b08      	ldr	r3, [pc, #32]	; (405de4 <xQueueGenericCreate+0x50>)
  405dc4:	4798      	blx	r3
  405dc6:	e7fa      	b.n	405dbe <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  405dc8:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  405dca:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  405dcc:	2101      	movs	r1, #1
  405dce:	4620      	mov	r0, r4
  405dd0:	4b05      	ldr	r3, [pc, #20]	; (405de8 <xQueueGenericCreate+0x54>)
  405dd2:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  405dd4:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
  405dd8:	4620      	mov	r0, r4
  405dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405ddc:	00405af1 	.word	0x00405af1
  405de0:	00405bc5 	.word	0x00405bc5
  405de4:	00405999 	.word	0x00405999
  405de8:	00405d19 	.word	0x00405d19

00405dec <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  405dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405df0:	b085      	sub	sp, #20
  405df2:	9201      	str	r2, [sp, #4]
  405df4:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  405df6:	b918      	cbnz	r0, 405e00 <xQueueGenericSend+0x14>
  405df8:	4b38      	ldr	r3, [pc, #224]	; (405edc <xQueueGenericSend+0xf0>)
  405dfa:	4798      	blx	r3
  405dfc:	bf00      	nop
  405dfe:	e7fd      	b.n	405dfc <xQueueGenericSend+0x10>
  405e00:	468a      	mov	sl, r1
  405e02:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405e04:	b929      	cbnz	r1, 405e12 <xQueueGenericSend+0x26>
  405e06:	6c03      	ldr	r3, [r0, #64]	; 0x40
  405e08:	b12b      	cbz	r3, 405e16 <xQueueGenericSend+0x2a>
  405e0a:	4b34      	ldr	r3, [pc, #208]	; (405edc <xQueueGenericSend+0xf0>)
  405e0c:	4798      	blx	r3
  405e0e:	bf00      	nop
  405e10:	e7fd      	b.n	405e0e <xQueueGenericSend+0x22>
  405e12:	2700      	movs	r7, #0
  405e14:	e000      	b.n	405e18 <xQueueGenericSend+0x2c>
  405e16:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  405e18:	4e31      	ldr	r6, [pc, #196]	; (405ee0 <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405e1a:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 405f08 <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  405e1e:	4d31      	ldr	r5, [pc, #196]	; (405ee4 <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  405e20:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405e22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405e24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405e26:	429a      	cmp	r2, r3
  405e28:	d212      	bcs.n	405e50 <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405e2a:	9a00      	ldr	r2, [sp, #0]
  405e2c:	4651      	mov	r1, sl
  405e2e:	4620      	mov	r0, r4
  405e30:	4b2d      	ldr	r3, [pc, #180]	; (405ee8 <xQueueGenericSend+0xfc>)
  405e32:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405e34:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405e36:	b13b      	cbz	r3, 405e48 <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  405e38:	f104 0024 	add.w	r0, r4, #36	; 0x24
  405e3c:	4b2b      	ldr	r3, [pc, #172]	; (405eec <xQueueGenericSend+0x100>)
  405e3e:	4798      	blx	r3
  405e40:	2801      	cmp	r0, #1
  405e42:	d101      	bne.n	405e48 <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  405e44:	4b2a      	ldr	r3, [pc, #168]	; (405ef0 <xQueueGenericSend+0x104>)
  405e46:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  405e48:	4b26      	ldr	r3, [pc, #152]	; (405ee4 <xQueueGenericSend+0xf8>)
  405e4a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  405e4c:	2001      	movs	r0, #1
  405e4e:	e042      	b.n	405ed6 <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405e50:	9b01      	ldr	r3, [sp, #4]
  405e52:	b91b      	cbnz	r3, 405e5c <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405e54:	4b23      	ldr	r3, [pc, #140]	; (405ee4 <xQueueGenericSend+0xf8>)
  405e56:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  405e58:	2000      	movs	r0, #0
  405e5a:	e03c      	b.n	405ed6 <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
  405e5c:	b917      	cbnz	r7, 405e64 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405e5e:	a802      	add	r0, sp, #8
  405e60:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  405e62:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  405e64:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405e66:	4b23      	ldr	r3, [pc, #140]	; (405ef4 <xQueueGenericSend+0x108>)
  405e68:	4798      	blx	r3
		prvLockQueue( pxQueue );
  405e6a:	47b0      	blx	r6
  405e6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  405e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
  405e72:	bf04      	itt	eq
  405e74:	2300      	moveq	r3, #0
  405e76:	6463      	streq	r3, [r4, #68]	; 0x44
  405e78:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
  405e7e:	bf04      	itt	eq
  405e80:	2300      	moveq	r3, #0
  405e82:	64a3      	streq	r3, [r4, #72]	; 0x48
  405e84:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405e86:	a901      	add	r1, sp, #4
  405e88:	a802      	add	r0, sp, #8
  405e8a:	4b1b      	ldr	r3, [pc, #108]	; (405ef8 <xQueueGenericSend+0x10c>)
  405e8c:	4798      	blx	r3
  405e8e:	b9e0      	cbnz	r0, 405eca <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405e90:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  405e92:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  405e96:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  405e9a:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  405e9c:	45c1      	cmp	r9, r8
  405e9e:	d10e      	bne.n	405ebe <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  405ea0:	9901      	ldr	r1, [sp, #4]
  405ea2:	f104 0010 	add.w	r0, r4, #16
  405ea6:	4b15      	ldr	r3, [pc, #84]	; (405efc <xQueueGenericSend+0x110>)
  405ea8:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  405eaa:	4620      	mov	r0, r4
  405eac:	4b14      	ldr	r3, [pc, #80]	; (405f00 <xQueueGenericSend+0x114>)
  405eae:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  405eb0:	4b14      	ldr	r3, [pc, #80]	; (405f04 <xQueueGenericSend+0x118>)
  405eb2:	4798      	blx	r3
  405eb4:	2800      	cmp	r0, #0
  405eb6:	d1b3      	bne.n	405e20 <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
  405eb8:	4b0d      	ldr	r3, [pc, #52]	; (405ef0 <xQueueGenericSend+0x104>)
  405eba:	4798      	blx	r3
  405ebc:	e7b0      	b.n	405e20 <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405ebe:	4620      	mov	r0, r4
  405ec0:	4b0f      	ldr	r3, [pc, #60]	; (405f00 <xQueueGenericSend+0x114>)
  405ec2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  405ec4:	4b0f      	ldr	r3, [pc, #60]	; (405f04 <xQueueGenericSend+0x118>)
  405ec6:	4798      	blx	r3
  405ec8:	e7aa      	b.n	405e20 <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  405eca:	4620      	mov	r0, r4
  405ecc:	4b0c      	ldr	r3, [pc, #48]	; (405f00 <xQueueGenericSend+0x114>)
  405ece:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405ed0:	4b0c      	ldr	r3, [pc, #48]	; (405f04 <xQueueGenericSend+0x118>)
  405ed2:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  405ed4:	2000      	movs	r0, #0
		}
	}
}
  405ed6:	b005      	add	sp, #20
  405ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405edc:	00405999 	.word	0x00405999
  405ee0:	004059a9 	.word	0x004059a9
  405ee4:	004059c9 	.word	0x004059c9
  405ee8:	00405bfd 	.word	0x00405bfd
  405eec:	00406871 	.word	0x00406871
  405ef0:	00405989 	.word	0x00405989
  405ef4:	00406409 	.word	0x00406409
  405ef8:	0040691d 	.word	0x0040691d
  405efc:	004067cd 	.word	0x004067cd
  405f00:	00405c89 	.word	0x00405c89
  405f04:	00406559 	.word	0x00406559
  405f08:	004068f5 	.word	0x004068f5

00405f0c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  405f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  405f10:	b918      	cbnz	r0, 405f1a <xQueueGenericSendFromISR+0xe>
  405f12:	4b1e      	ldr	r3, [pc, #120]	; (405f8c <xQueueGenericSendFromISR+0x80>)
  405f14:	4798      	blx	r3
  405f16:	bf00      	nop
  405f18:	e7fd      	b.n	405f16 <xQueueGenericSendFromISR+0xa>
  405f1a:	460e      	mov	r6, r1
  405f1c:	4615      	mov	r5, r2
  405f1e:	4698      	mov	r8, r3
  405f20:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405f22:	b929      	cbnz	r1, 405f30 <xQueueGenericSendFromISR+0x24>
  405f24:	6c03      	ldr	r3, [r0, #64]	; 0x40
  405f26:	b11b      	cbz	r3, 405f30 <xQueueGenericSendFromISR+0x24>
  405f28:	4b18      	ldr	r3, [pc, #96]	; (405f8c <xQueueGenericSendFromISR+0x80>)
  405f2a:	4798      	blx	r3
  405f2c:	bf00      	nop
  405f2e:	e7fd      	b.n	405f2c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  405f30:	4b16      	ldr	r3, [pc, #88]	; (405f8c <xQueueGenericSendFromISR+0x80>)
  405f32:	4798      	blx	r3
  405f34:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405f36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405f38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405f3a:	429a      	cmp	r2, r3
  405f3c:	d218      	bcs.n	405f70 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405f3e:	4642      	mov	r2, r8
  405f40:	4631      	mov	r1, r6
  405f42:	4620      	mov	r0, r4
  405f44:	4b12      	ldr	r3, [pc, #72]	; (405f90 <xQueueGenericSendFromISR+0x84>)
  405f46:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  405f48:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
  405f4e:	d10a      	bne.n	405f66 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405f52:	b17b      	cbz	r3, 405f74 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405f54:	f104 0024 	add.w	r0, r4, #36	; 0x24
  405f58:	4b0e      	ldr	r3, [pc, #56]	; (405f94 <xQueueGenericSendFromISR+0x88>)
  405f5a:	4798      	blx	r3
  405f5c:	b160      	cbz	r0, 405f78 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  405f5e:	b16d      	cbz	r5, 405f7c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  405f60:	2401      	movs	r4, #1
  405f62:	602c      	str	r4, [r5, #0]
  405f64:	e00b      	b.n	405f7e <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  405f66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  405f68:	3301      	adds	r3, #1
  405f6a:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  405f6c:	2401      	movs	r4, #1
  405f6e:	e006      	b.n	405f7e <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  405f70:	2400      	movs	r4, #0
  405f72:	e004      	b.n	405f7e <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  405f74:	2401      	movs	r4, #1
  405f76:	e002      	b.n	405f7e <xQueueGenericSendFromISR+0x72>
  405f78:	2401      	movs	r4, #1
  405f7a:	e000      	b.n	405f7e <xQueueGenericSendFromISR+0x72>
  405f7c:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  405f7e:	4638      	mov	r0, r7
  405f80:	4b05      	ldr	r3, [pc, #20]	; (405f98 <xQueueGenericSendFromISR+0x8c>)
  405f82:	4798      	blx	r3

	return xReturn;
}
  405f84:	4620      	mov	r0, r4
  405f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f8a:	bf00      	nop
  405f8c:	00405999 	.word	0x00405999
  405f90:	00405bfd 	.word	0x00405bfd
  405f94:	00406871 	.word	0x00406871
  405f98:	004059c1 	.word	0x004059c1

00405f9c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  405f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fa0:	b085      	sub	sp, #20
  405fa2:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  405fa4:	b918      	cbnz	r0, 405fae <xQueueGenericReceive+0x12>
  405fa6:	4b46      	ldr	r3, [pc, #280]	; (4060c0 <xQueueGenericReceive+0x124>)
  405fa8:	4798      	blx	r3
  405faa:	bf00      	nop
  405fac:	e7fd      	b.n	405faa <xQueueGenericReceive+0xe>
  405fae:	4689      	mov	r9, r1
  405fb0:	469a      	mov	sl, r3
  405fb2:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405fb4:	b929      	cbnz	r1, 405fc2 <xQueueGenericReceive+0x26>
  405fb6:	6c03      	ldr	r3, [r0, #64]	; 0x40
  405fb8:	b12b      	cbz	r3, 405fc6 <xQueueGenericReceive+0x2a>
  405fba:	4b41      	ldr	r3, [pc, #260]	; (4060c0 <xQueueGenericReceive+0x124>)
  405fbc:	4798      	blx	r3
  405fbe:	bf00      	nop
  405fc0:	e7fd      	b.n	405fbe <xQueueGenericReceive+0x22>
  405fc2:	2700      	movs	r7, #0
  405fc4:	e000      	b.n	405fc8 <xQueueGenericReceive+0x2c>
  405fc6:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  405fc8:	4e3e      	ldr	r6, [pc, #248]	; (4060c4 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405fca:	f8df b128 	ldr.w	fp, [pc, #296]	; 4060f4 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  405fce:	4d3e      	ldr	r5, [pc, #248]	; (4060c8 <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  405fd0:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  405fd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405fd4:	b343      	cbz	r3, 406028 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  405fd6:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  405fd8:	4649      	mov	r1, r9
  405fda:	4620      	mov	r0, r4
  405fdc:	4b3b      	ldr	r3, [pc, #236]	; (4060cc <xQueueGenericReceive+0x130>)
  405fde:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  405fe0:	f1ba 0f00 	cmp.w	sl, #0
  405fe4:	d112      	bne.n	40600c <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  405fe6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  405fe8:	3b01      	subs	r3, #1
  405fea:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405fec:	6823      	ldr	r3, [r4, #0]
  405fee:	b913      	cbnz	r3, 405ff6 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  405ff0:	4b37      	ldr	r3, [pc, #220]	; (4060d0 <xQueueGenericReceive+0x134>)
  405ff2:	4798      	blx	r3
  405ff4:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405ff6:	6923      	ldr	r3, [r4, #16]
  405ff8:	b193      	cbz	r3, 406020 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405ffa:	f104 0010 	add.w	r0, r4, #16
  405ffe:	4b35      	ldr	r3, [pc, #212]	; (4060d4 <xQueueGenericReceive+0x138>)
  406000:	4798      	blx	r3
  406002:	2801      	cmp	r0, #1
  406004:	d10c      	bne.n	406020 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  406006:	4b34      	ldr	r3, [pc, #208]	; (4060d8 <xQueueGenericReceive+0x13c>)
  406008:	4798      	blx	r3
  40600a:	e009      	b.n	406020 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  40600c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40600e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406010:	b133      	cbz	r3, 406020 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406012:	f104 0024 	add.w	r0, r4, #36	; 0x24
  406016:	4b2f      	ldr	r3, [pc, #188]	; (4060d4 <xQueueGenericReceive+0x138>)
  406018:	4798      	blx	r3
  40601a:	b108      	cbz	r0, 406020 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  40601c:	4b2e      	ldr	r3, [pc, #184]	; (4060d8 <xQueueGenericReceive+0x13c>)
  40601e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  406020:	4b29      	ldr	r3, [pc, #164]	; (4060c8 <xQueueGenericReceive+0x12c>)
  406022:	4798      	blx	r3
				return pdPASS;
  406024:	2001      	movs	r0, #1
  406026:	e048      	b.n	4060ba <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406028:	9b01      	ldr	r3, [sp, #4]
  40602a:	b91b      	cbnz	r3, 406034 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40602c:	4b26      	ldr	r3, [pc, #152]	; (4060c8 <xQueueGenericReceive+0x12c>)
  40602e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  406030:	2000      	movs	r0, #0
  406032:	e042      	b.n	4060ba <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  406034:	b917      	cbnz	r7, 40603c <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406036:	a802      	add	r0, sp, #8
  406038:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  40603a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  40603c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40603e:	4b27      	ldr	r3, [pc, #156]	; (4060dc <xQueueGenericReceive+0x140>)
  406040:	4798      	blx	r3
		prvLockQueue( pxQueue );
  406042:	47b0      	blx	r6
  406044:	6c63      	ldr	r3, [r4, #68]	; 0x44
  406046:	f1b3 3fff 	cmp.w	r3, #4294967295
  40604a:	bf04      	itt	eq
  40604c:	2300      	moveq	r3, #0
  40604e:	6463      	streq	r3, [r4, #68]	; 0x44
  406050:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  406052:	f1b3 3fff 	cmp.w	r3, #4294967295
  406056:	bf04      	itt	eq
  406058:	2300      	moveq	r3, #0
  40605a:	64a3      	streq	r3, [r4, #72]	; 0x48
  40605c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40605e:	a901      	add	r1, sp, #4
  406060:	a802      	add	r0, sp, #8
  406062:	4b1f      	ldr	r3, [pc, #124]	; (4060e0 <xQueueGenericReceive+0x144>)
  406064:	4798      	blx	r3
  406066:	bb10      	cbnz	r0, 4060ae <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  406068:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  40606a:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40606e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  406070:	f1b8 0f00 	cmp.w	r8, #0
  406074:	d115      	bne.n	4060a2 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406076:	6823      	ldr	r3, [r4, #0]
  406078:	b923      	cbnz	r3, 406084 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  40607a:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40607c:	6860      	ldr	r0, [r4, #4]
  40607e:	4b19      	ldr	r3, [pc, #100]	; (4060e4 <xQueueGenericReceive+0x148>)
  406080:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  406082:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406084:	9901      	ldr	r1, [sp, #4]
  406086:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40608a:	4b17      	ldr	r3, [pc, #92]	; (4060e8 <xQueueGenericReceive+0x14c>)
  40608c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40608e:	4620      	mov	r0, r4
  406090:	4b16      	ldr	r3, [pc, #88]	; (4060ec <xQueueGenericReceive+0x150>)
  406092:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  406094:	4b16      	ldr	r3, [pc, #88]	; (4060f0 <xQueueGenericReceive+0x154>)
  406096:	4798      	blx	r3
  406098:	2800      	cmp	r0, #0
  40609a:	d199      	bne.n	405fd0 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
  40609c:	4b0e      	ldr	r3, [pc, #56]	; (4060d8 <xQueueGenericReceive+0x13c>)
  40609e:	4798      	blx	r3
  4060a0:	e796      	b.n	405fd0 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4060a2:	4620      	mov	r0, r4
  4060a4:	4b11      	ldr	r3, [pc, #68]	; (4060ec <xQueueGenericReceive+0x150>)
  4060a6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4060a8:	4b11      	ldr	r3, [pc, #68]	; (4060f0 <xQueueGenericReceive+0x154>)
  4060aa:	4798      	blx	r3
  4060ac:	e790      	b.n	405fd0 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4060ae:	4620      	mov	r0, r4
  4060b0:	4b0e      	ldr	r3, [pc, #56]	; (4060ec <xQueueGenericReceive+0x150>)
  4060b2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4060b4:	4b0e      	ldr	r3, [pc, #56]	; (4060f0 <xQueueGenericReceive+0x154>)
  4060b6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4060b8:	2000      	movs	r0, #0
		}
	}
}
  4060ba:	b005      	add	sp, #20
  4060bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060c0:	00405999 	.word	0x00405999
  4060c4:	004059a9 	.word	0x004059a9
  4060c8:	004059c9 	.word	0x004059c9
  4060cc:	00405c61 	.word	0x00405c61
  4060d0:	004069ad 	.word	0x004069ad
  4060d4:	00406871 	.word	0x00406871
  4060d8:	00405989 	.word	0x00405989
  4060dc:	00406409 	.word	0x00406409
  4060e0:	0040691d 	.word	0x0040691d
  4060e4:	004069d9 	.word	0x004069d9
  4060e8:	004067cd 	.word	0x004067cd
  4060ec:	00405c89 	.word	0x00405c89
  4060f0:	00406559 	.word	0x00406559
  4060f4:	004068f5 	.word	0x004068f5

004060f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4060f8:	b538      	push	{r3, r4, r5, lr}
  4060fa:	4604      	mov	r4, r0
  4060fc:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4060fe:	4b0d      	ldr	r3, [pc, #52]	; (406134 <vQueueWaitForMessageRestricted+0x3c>)
  406100:	4798      	blx	r3
  406102:	6c63      	ldr	r3, [r4, #68]	; 0x44
  406104:	f1b3 3fff 	cmp.w	r3, #4294967295
  406108:	bf04      	itt	eq
  40610a:	2300      	moveq	r3, #0
  40610c:	6463      	streq	r3, [r4, #68]	; 0x44
  40610e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  406110:	f1b3 3fff 	cmp.w	r3, #4294967295
  406114:	bf04      	itt	eq
  406116:	2300      	moveq	r3, #0
  406118:	64a3      	streq	r3, [r4, #72]	; 0x48
  40611a:	4b07      	ldr	r3, [pc, #28]	; (406138 <vQueueWaitForMessageRestricted+0x40>)
  40611c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  40611e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  406120:	b923      	cbnz	r3, 40612c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406122:	4629      	mov	r1, r5
  406124:	f104 0024 	add.w	r0, r4, #36	; 0x24
  406128:	4b04      	ldr	r3, [pc, #16]	; (40613c <vQueueWaitForMessageRestricted+0x44>)
  40612a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  40612c:	4620      	mov	r0, r4
  40612e:	4b04      	ldr	r3, [pc, #16]	; (406140 <vQueueWaitForMessageRestricted+0x48>)
  406130:	4798      	blx	r3
  406132:	bd38      	pop	{r3, r4, r5, pc}
  406134:	004059a9 	.word	0x004059a9
  406138:	004059c9 	.word	0x004059c9
  40613c:	0040682d 	.word	0x0040682d
  406140:	00405c89 	.word	0x00405c89

00406144 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  406144:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  406146:	4b0f      	ldr	r3, [pc, #60]	; (406184 <prvAddCurrentTaskToDelayedList+0x40>)
  406148:	681b      	ldr	r3, [r3, #0]
  40614a:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  40614c:	4b0e      	ldr	r3, [pc, #56]	; (406188 <prvAddCurrentTaskToDelayedList+0x44>)
  40614e:	681b      	ldr	r3, [r3, #0]
  406150:	4298      	cmp	r0, r3
  406152:	d207      	bcs.n	406164 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406154:	4b0d      	ldr	r3, [pc, #52]	; (40618c <prvAddCurrentTaskToDelayedList+0x48>)
  406156:	6818      	ldr	r0, [r3, #0]
  406158:	4b0a      	ldr	r3, [pc, #40]	; (406184 <prvAddCurrentTaskToDelayedList+0x40>)
  40615a:	6819      	ldr	r1, [r3, #0]
  40615c:	3104      	adds	r1, #4
  40615e:	4b0c      	ldr	r3, [pc, #48]	; (406190 <prvAddCurrentTaskToDelayedList+0x4c>)
  406160:	4798      	blx	r3
  406162:	bd10      	pop	{r4, pc}
  406164:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406166:	4b0b      	ldr	r3, [pc, #44]	; (406194 <prvAddCurrentTaskToDelayedList+0x50>)
  406168:	6818      	ldr	r0, [r3, #0]
  40616a:	4b06      	ldr	r3, [pc, #24]	; (406184 <prvAddCurrentTaskToDelayedList+0x40>)
  40616c:	6819      	ldr	r1, [r3, #0]
  40616e:	3104      	adds	r1, #4
  406170:	4b07      	ldr	r3, [pc, #28]	; (406190 <prvAddCurrentTaskToDelayedList+0x4c>)
  406172:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  406174:	4b08      	ldr	r3, [pc, #32]	; (406198 <prvAddCurrentTaskToDelayedList+0x54>)
  406176:	681b      	ldr	r3, [r3, #0]
  406178:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  40617a:	bf3c      	itt	cc
  40617c:	4b06      	ldrcc	r3, [pc, #24]	; (406198 <prvAddCurrentTaskToDelayedList+0x54>)
  40617e:	601c      	strcc	r4, [r3, #0]
  406180:	bd10      	pop	{r4, pc}
  406182:	bf00      	nop
  406184:	2000aca4 	.word	0x2000aca4
  406188:	2000acc0 	.word	0x2000acc0
  40618c:	2000acc4 	.word	0x2000acc4
  406190:	004058d5 	.word	0x004058d5
  406194:	2000ac00 	.word	0x2000ac00
  406198:	20000028 	.word	0x20000028

0040619c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  40619c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061a0:	b083      	sub	sp, #12
  4061a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4061a4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4061a8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4061aa:	9001      	str	r0, [sp, #4]
  4061ac:	b918      	cbnz	r0, 4061b6 <xTaskGenericCreate+0x1a>
  4061ae:	4b62      	ldr	r3, [pc, #392]	; (406338 <xTaskGenericCreate+0x19c>)
  4061b0:	4798      	blx	r3
  4061b2:	bf00      	nop
  4061b4:	e7fd      	b.n	4061b2 <xTaskGenericCreate+0x16>
  4061b6:	4689      	mov	r9, r1
  4061b8:	4615      	mov	r5, r2
  4061ba:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4061bc:	2f04      	cmp	r7, #4
  4061be:	d903      	bls.n	4061c8 <xTaskGenericCreate+0x2c>
  4061c0:	4b5d      	ldr	r3, [pc, #372]	; (406338 <xTaskGenericCreate+0x19c>)
  4061c2:	4798      	blx	r3
  4061c4:	bf00      	nop
  4061c6:	e7fd      	b.n	4061c4 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  4061c8:	204c      	movs	r0, #76	; 0x4c
  4061ca:	4b5c      	ldr	r3, [pc, #368]	; (40633c <xTaskGenericCreate+0x1a0>)
  4061cc:	4798      	blx	r3

	if( pxNewTCB != NULL )
  4061ce:	4604      	mov	r4, r0
  4061d0:	2800      	cmp	r0, #0
  4061d2:	f000 80ab 	beq.w	40632c <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4061d6:	2e00      	cmp	r6, #0
  4061d8:	f040 80a5 	bne.w	406326 <xTaskGenericCreate+0x18a>
  4061dc:	00a8      	lsls	r0, r5, #2
  4061de:	4b57      	ldr	r3, [pc, #348]	; (40633c <xTaskGenericCreate+0x1a0>)
  4061e0:	4798      	blx	r3
  4061e2:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  4061e4:	b918      	cbnz	r0, 4061ee <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4061e6:	4620      	mov	r0, r4
  4061e8:	4b55      	ldr	r3, [pc, #340]	; (406340 <xTaskGenericCreate+0x1a4>)
  4061ea:	4798      	blx	r3
  4061ec:	e09e      	b.n	40632c <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  4061ee:	00aa      	lsls	r2, r5, #2
  4061f0:	21a5      	movs	r1, #165	; 0xa5
  4061f2:	4b54      	ldr	r3, [pc, #336]	; (406344 <xTaskGenericCreate+0x1a8>)
  4061f4:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4061f6:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  4061fa:	3d01      	subs	r5, #1
  4061fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4061fe:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  406202:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  406206:	220a      	movs	r2, #10
  406208:	4649      	mov	r1, r9
  40620a:	f104 0034 	add.w	r0, r4, #52	; 0x34
  40620e:	4b4e      	ldr	r3, [pc, #312]	; (406348 <xTaskGenericCreate+0x1ac>)
  406210:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  406212:	2300      	movs	r3, #0
  406214:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  406218:	463e      	mov	r6, r7
  40621a:	2f04      	cmp	r7, #4
  40621c:	bf28      	it	cs
  40621e:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  406220:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  406222:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  406224:	f104 0904 	add.w	r9, r4, #4
  406228:	4648      	mov	r0, r9
  40622a:	f8df a16c 	ldr.w	sl, [pc, #364]	; 406398 <xTaskGenericCreate+0x1fc>
  40622e:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  406230:	f104 0018 	add.w	r0, r4, #24
  406234:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  406236:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  406238:	f1c6 0605 	rsb	r6, r6, #5
  40623c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40623e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  406240:	465a      	mov	r2, fp
  406242:	9901      	ldr	r1, [sp, #4]
  406244:	4628      	mov	r0, r5
  406246:	4b41      	ldr	r3, [pc, #260]	; (40634c <xTaskGenericCreate+0x1b0>)
  406248:	4798      	blx	r3
  40624a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  40624c:	f010 0f07 	tst.w	r0, #7
  406250:	d003      	beq.n	40625a <xTaskGenericCreate+0xbe>
  406252:	4b39      	ldr	r3, [pc, #228]	; (406338 <xTaskGenericCreate+0x19c>)
  406254:	4798      	blx	r3
  406256:	bf00      	nop
  406258:	e7fd      	b.n	406256 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
  40625a:	f1b8 0f00 	cmp.w	r8, #0
  40625e:	d001      	beq.n	406264 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  406260:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  406264:	4b3a      	ldr	r3, [pc, #232]	; (406350 <xTaskGenericCreate+0x1b4>)
  406266:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406268:	4a3a      	ldr	r2, [pc, #232]	; (406354 <xTaskGenericCreate+0x1b8>)
  40626a:	6813      	ldr	r3, [r2, #0]
  40626c:	3301      	adds	r3, #1
  40626e:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  406270:	4b39      	ldr	r3, [pc, #228]	; (406358 <xTaskGenericCreate+0x1bc>)
  406272:	681b      	ldr	r3, [r3, #0]
  406274:	bb0b      	cbnz	r3, 4062ba <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  406276:	4b38      	ldr	r3, [pc, #224]	; (406358 <xTaskGenericCreate+0x1bc>)
  406278:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  40627a:	6813      	ldr	r3, [r2, #0]
  40627c:	2b01      	cmp	r3, #1
  40627e:	d126      	bne.n	4062ce <xTaskGenericCreate+0x132>
  406280:	4d36      	ldr	r5, [pc, #216]	; (40635c <xTaskGenericCreate+0x1c0>)
  406282:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  406286:	4e36      	ldr	r6, [pc, #216]	; (406360 <xTaskGenericCreate+0x1c4>)
  406288:	4628      	mov	r0, r5
  40628a:	47b0      	blx	r6
  40628c:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40628e:	4545      	cmp	r5, r8
  406290:	d1fa      	bne.n	406288 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  406292:	f8df 8108 	ldr.w	r8, [pc, #264]	; 40639c <xTaskGenericCreate+0x200>
  406296:	4640      	mov	r0, r8
  406298:	4d31      	ldr	r5, [pc, #196]	; (406360 <xTaskGenericCreate+0x1c4>)
  40629a:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  40629c:	4e31      	ldr	r6, [pc, #196]	; (406364 <xTaskGenericCreate+0x1c8>)
  40629e:	4630      	mov	r0, r6
  4062a0:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  4062a2:	4831      	ldr	r0, [pc, #196]	; (406368 <xTaskGenericCreate+0x1cc>)
  4062a4:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  4062a6:	4831      	ldr	r0, [pc, #196]	; (40636c <xTaskGenericCreate+0x1d0>)
  4062a8:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4062aa:	4831      	ldr	r0, [pc, #196]	; (406370 <xTaskGenericCreate+0x1d4>)
  4062ac:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4062ae:	4b31      	ldr	r3, [pc, #196]	; (406374 <xTaskGenericCreate+0x1d8>)
  4062b0:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4062b4:	4b30      	ldr	r3, [pc, #192]	; (406378 <xTaskGenericCreate+0x1dc>)
  4062b6:	601e      	str	r6, [r3, #0]
  4062b8:	e009      	b.n	4062ce <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4062ba:	4b30      	ldr	r3, [pc, #192]	; (40637c <xTaskGenericCreate+0x1e0>)
  4062bc:	681b      	ldr	r3, [r3, #0]
  4062be:	b933      	cbnz	r3, 4062ce <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4062c0:	4b25      	ldr	r3, [pc, #148]	; (406358 <xTaskGenericCreate+0x1bc>)
  4062c2:	681b      	ldr	r3, [r3, #0]
  4062c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4062c6:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  4062c8:	bf24      	itt	cs
  4062ca:	4b23      	ldrcs	r3, [pc, #140]	; (406358 <xTaskGenericCreate+0x1bc>)
  4062cc:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  4062ce:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4062d0:	4b2b      	ldr	r3, [pc, #172]	; (406380 <xTaskGenericCreate+0x1e4>)
  4062d2:	681b      	ldr	r3, [r3, #0]
  4062d4:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  4062d6:	bf84      	itt	hi
  4062d8:	4b29      	ldrhi	r3, [pc, #164]	; (406380 <xTaskGenericCreate+0x1e4>)
  4062da:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4062dc:	4a29      	ldr	r2, [pc, #164]	; (406384 <xTaskGenericCreate+0x1e8>)
  4062de:	6813      	ldr	r3, [r2, #0]
  4062e0:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  4062e2:	3301      	adds	r3, #1
  4062e4:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  4062e6:	4b28      	ldr	r3, [pc, #160]	; (406388 <xTaskGenericCreate+0x1ec>)
  4062e8:	681b      	ldr	r3, [r3, #0]
  4062ea:	4298      	cmp	r0, r3
  4062ec:	bf84      	itt	hi
  4062ee:	4b26      	ldrhi	r3, [pc, #152]	; (406388 <xTaskGenericCreate+0x1ec>)
  4062f0:	6018      	strhi	r0, [r3, #0]
  4062f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4062f6:	4649      	mov	r1, r9
  4062f8:	4b18      	ldr	r3, [pc, #96]	; (40635c <xTaskGenericCreate+0x1c0>)
  4062fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4062fe:	4b23      	ldr	r3, [pc, #140]	; (40638c <xTaskGenericCreate+0x1f0>)
  406300:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  406302:	4b23      	ldr	r3, [pc, #140]	; (406390 <xTaskGenericCreate+0x1f4>)
  406304:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  406306:	4b1d      	ldr	r3, [pc, #116]	; (40637c <xTaskGenericCreate+0x1e0>)
  406308:	681b      	ldr	r3, [r3, #0]
  40630a:	b143      	cbz	r3, 40631e <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  40630c:	4b12      	ldr	r3, [pc, #72]	; (406358 <xTaskGenericCreate+0x1bc>)
  40630e:	681b      	ldr	r3, [r3, #0]
  406310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406312:	429f      	cmp	r7, r3
  406314:	d905      	bls.n	406322 <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
  406316:	4b1f      	ldr	r3, [pc, #124]	; (406394 <xTaskGenericCreate+0x1f8>)
  406318:	4798      	blx	r3
  40631a:	2001      	movs	r0, #1
  40631c:	e008      	b.n	406330 <xTaskGenericCreate+0x194>
  40631e:	2001      	movs	r0, #1
  406320:	e006      	b.n	406330 <xTaskGenericCreate+0x194>
  406322:	2001      	movs	r0, #1
  406324:	e004      	b.n	406330 <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  406326:	6306      	str	r6, [r0, #48]	; 0x30
  406328:	4630      	mov	r0, r6
  40632a:	e760      	b.n	4061ee <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  40632c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  406330:	b003      	add	sp, #12
  406332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406336:	bf00      	nop
  406338:	00405999 	.word	0x00405999
  40633c:	00405af1 	.word	0x00405af1
  406340:	00405bc5 	.word	0x00405bc5
  406344:	00408ded 	.word	0x00408ded
  406348:	004095bd 	.word	0x004095bd
  40634c:	0040594d 	.word	0x0040594d
  406350:	004059a9 	.word	0x004059a9
  406354:	2000ace4 	.word	0x2000ace4
  406358:	2000aca4 	.word	0x2000aca4
  40635c:	2000ac3c 	.word	0x2000ac3c
  406360:	00405899 	.word	0x00405899
  406364:	2000ac24 	.word	0x2000ac24
  406368:	2000aca8 	.word	0x2000aca8
  40636c:	2000ac10 	.word	0x2000ac10
  406370:	2000abec 	.word	0x2000abec
  406374:	2000ac00 	.word	0x2000ac00
  406378:	2000acc4 	.word	0x2000acc4
  40637c:	2000ac08 	.word	0x2000ac08
  406380:	2000ace8 	.word	0x2000ace8
  406384:	2000acc8 	.word	0x2000acc8
  406388:	2000ac38 	.word	0x2000ac38
  40638c:	004058b9 	.word	0x004058b9
  406390:	004059c9 	.word	0x004059c9
  406394:	00405989 	.word	0x00405989
  406398:	004058b1 	.word	0x004058b1
  40639c:	2000accc 	.word	0x2000accc

004063a0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4063a0:	b510      	push	{r4, lr}
  4063a2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4063a4:	2300      	movs	r3, #0
  4063a6:	9303      	str	r3, [sp, #12]
  4063a8:	9302      	str	r3, [sp, #8]
  4063aa:	9301      	str	r3, [sp, #4]
  4063ac:	9300      	str	r3, [sp, #0]
  4063ae:	2282      	movs	r2, #130	; 0x82
  4063b0:	490d      	ldr	r1, [pc, #52]	; (4063e8 <vTaskStartScheduler+0x48>)
  4063b2:	480e      	ldr	r0, [pc, #56]	; (4063ec <vTaskStartScheduler+0x4c>)
  4063b4:	4c0e      	ldr	r4, [pc, #56]	; (4063f0 <vTaskStartScheduler+0x50>)
  4063b6:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4063b8:	2801      	cmp	r0, #1
  4063ba:	d10e      	bne.n	4063da <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
  4063bc:	4b0d      	ldr	r3, [pc, #52]	; (4063f4 <vTaskStartScheduler+0x54>)
  4063be:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  4063c0:	2801      	cmp	r0, #1
  4063c2:	d10a      	bne.n	4063da <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  4063c4:	4b0c      	ldr	r3, [pc, #48]	; (4063f8 <vTaskStartScheduler+0x58>)
  4063c6:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  4063c8:	2201      	movs	r2, #1
  4063ca:	4b0c      	ldr	r3, [pc, #48]	; (4063fc <vTaskStartScheduler+0x5c>)
  4063cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  4063ce:	2200      	movs	r2, #0
  4063d0:	4b0b      	ldr	r3, [pc, #44]	; (406400 <vTaskStartScheduler+0x60>)
  4063d2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  4063d4:	4b0b      	ldr	r3, [pc, #44]	; (406404 <vTaskStartScheduler+0x64>)
  4063d6:	4798      	blx	r3
  4063d8:	e004      	b.n	4063e4 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  4063da:	b918      	cbnz	r0, 4063e4 <vTaskStartScheduler+0x44>
  4063dc:	4b06      	ldr	r3, [pc, #24]	; (4063f8 <vTaskStartScheduler+0x58>)
  4063de:	4798      	blx	r3
  4063e0:	bf00      	nop
  4063e2:	e7fd      	b.n	4063e0 <vTaskStartScheduler+0x40>
}
  4063e4:	b004      	add	sp, #16
  4063e6:	bd10      	pop	{r4, pc}
  4063e8:	004125bc 	.word	0x004125bc
  4063ec:	004066a5 	.word	0x004066a5
  4063f0:	0040619d 	.word	0x0040619d
  4063f4:	00406b51 	.word	0x00406b51
  4063f8:	00405999 	.word	0x00405999
  4063fc:	2000ac08 	.word	0x2000ac08
  406400:	2000acc0 	.word	0x2000acc0
  406404:	00405a65 	.word	0x00405a65

00406408 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  406408:	4a02      	ldr	r2, [pc, #8]	; (406414 <vTaskSuspendAll+0xc>)
  40640a:	6813      	ldr	r3, [r2, #0]
  40640c:	3301      	adds	r3, #1
  40640e:	6013      	str	r3, [r2, #0]
  406410:	4770      	bx	lr
  406412:	bf00      	nop
  406414:	2000aca0 	.word	0x2000aca0

00406418 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  406418:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  40641a:	4b04      	ldr	r3, [pc, #16]	; (40642c <xTaskGetTickCount+0x14>)
  40641c:	4798      	blx	r3
	{
		xTicks = xTickCount;
  40641e:	4b04      	ldr	r3, [pc, #16]	; (406430 <xTaskGetTickCount+0x18>)
  406420:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  406422:	4b04      	ldr	r3, [pc, #16]	; (406434 <xTaskGetTickCount+0x1c>)
  406424:	4798      	blx	r3

	return xTicks;
}
  406426:	4620      	mov	r0, r4
  406428:	bd10      	pop	{r4, pc}
  40642a:	bf00      	nop
  40642c:	004059a9 	.word	0x004059a9
  406430:	2000acc0 	.word	0x2000acc0
  406434:	004059c9 	.word	0x004059c9

00406438 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  406438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40643c:	4b3a      	ldr	r3, [pc, #232]	; (406528 <vTaskIncrementTick+0xf0>)
  40643e:	681b      	ldr	r3, [r3, #0]
  406440:	2b00      	cmp	r3, #0
  406442:	d16b      	bne.n	40651c <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
  406444:	4b39      	ldr	r3, [pc, #228]	; (40652c <vTaskIncrementTick+0xf4>)
  406446:	681a      	ldr	r2, [r3, #0]
  406448:	3201      	adds	r2, #1
  40644a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  40644c:	681b      	ldr	r3, [r3, #0]
  40644e:	bb03      	cbnz	r3, 406492 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  406450:	4b37      	ldr	r3, [pc, #220]	; (406530 <vTaskIncrementTick+0xf8>)
  406452:	681b      	ldr	r3, [r3, #0]
  406454:	681b      	ldr	r3, [r3, #0]
  406456:	b11b      	cbz	r3, 406460 <vTaskIncrementTick+0x28>
  406458:	4b36      	ldr	r3, [pc, #216]	; (406534 <vTaskIncrementTick+0xfc>)
  40645a:	4798      	blx	r3
  40645c:	bf00      	nop
  40645e:	e7fd      	b.n	40645c <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  406460:	4b33      	ldr	r3, [pc, #204]	; (406530 <vTaskIncrementTick+0xf8>)
  406462:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  406464:	4a34      	ldr	r2, [pc, #208]	; (406538 <vTaskIncrementTick+0x100>)
  406466:	6810      	ldr	r0, [r2, #0]
  406468:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  40646a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  40646c:	4933      	ldr	r1, [pc, #204]	; (40653c <vTaskIncrementTick+0x104>)
  40646e:	680a      	ldr	r2, [r1, #0]
  406470:	3201      	adds	r2, #1
  406472:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  406474:	681b      	ldr	r3, [r3, #0]
  406476:	681b      	ldr	r3, [r3, #0]
  406478:	b923      	cbnz	r3, 406484 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40647a:	f04f 32ff 	mov.w	r2, #4294967295
  40647e:	4b30      	ldr	r3, [pc, #192]	; (406540 <vTaskIncrementTick+0x108>)
  406480:	601a      	str	r2, [r3, #0]
  406482:	e006      	b.n	406492 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  406484:	4b2a      	ldr	r3, [pc, #168]	; (406530 <vTaskIncrementTick+0xf8>)
  406486:	681b      	ldr	r3, [r3, #0]
  406488:	68db      	ldr	r3, [r3, #12]
  40648a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40648c:	685a      	ldr	r2, [r3, #4]
  40648e:	4b2c      	ldr	r3, [pc, #176]	; (406540 <vTaskIncrementTick+0x108>)
  406490:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  406492:	4b26      	ldr	r3, [pc, #152]	; (40652c <vTaskIncrementTick+0xf4>)
  406494:	681a      	ldr	r2, [r3, #0]
  406496:	4b2a      	ldr	r3, [pc, #168]	; (406540 <vTaskIncrementTick+0x108>)
  406498:	681b      	ldr	r3, [r3, #0]
  40649a:	429a      	cmp	r2, r3
  40649c:	d342      	bcc.n	406524 <vTaskIncrementTick+0xec>
  40649e:	4b24      	ldr	r3, [pc, #144]	; (406530 <vTaskIncrementTick+0xf8>)
  4064a0:	681b      	ldr	r3, [r3, #0]
  4064a2:	681b      	ldr	r3, [r3, #0]
  4064a4:	b16b      	cbz	r3, 4064c2 <vTaskIncrementTick+0x8a>
  4064a6:	4b22      	ldr	r3, [pc, #136]	; (406530 <vTaskIncrementTick+0xf8>)
  4064a8:	681b      	ldr	r3, [r3, #0]
  4064aa:	68db      	ldr	r3, [r3, #12]
  4064ac:	68dc      	ldr	r4, [r3, #12]
  4064ae:	6863      	ldr	r3, [r4, #4]
  4064b0:	4a1e      	ldr	r2, [pc, #120]	; (40652c <vTaskIncrementTick+0xf4>)
  4064b2:	6812      	ldr	r2, [r2, #0]
  4064b4:	4293      	cmp	r3, r2
  4064b6:	d813      	bhi.n	4064e0 <vTaskIncrementTick+0xa8>
  4064b8:	4e22      	ldr	r6, [pc, #136]	; (406544 <vTaskIncrementTick+0x10c>)
  4064ba:	4f23      	ldr	r7, [pc, #140]	; (406548 <vTaskIncrementTick+0x110>)
  4064bc:	f8df 8094 	ldr.w	r8, [pc, #148]	; 406554 <vTaskIncrementTick+0x11c>
  4064c0:	e012      	b.n	4064e8 <vTaskIncrementTick+0xb0>
  4064c2:	f04f 32ff 	mov.w	r2, #4294967295
  4064c6:	4b1e      	ldr	r3, [pc, #120]	; (406540 <vTaskIncrementTick+0x108>)
  4064c8:	601a      	str	r2, [r3, #0]
  4064ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064ce:	4b18      	ldr	r3, [pc, #96]	; (406530 <vTaskIncrementTick+0xf8>)
  4064d0:	681b      	ldr	r3, [r3, #0]
  4064d2:	68db      	ldr	r3, [r3, #12]
  4064d4:	68dc      	ldr	r4, [r3, #12]
  4064d6:	6863      	ldr	r3, [r4, #4]
  4064d8:	4a14      	ldr	r2, [pc, #80]	; (40652c <vTaskIncrementTick+0xf4>)
  4064da:	6812      	ldr	r2, [r2, #0]
  4064dc:	4293      	cmp	r3, r2
  4064de:	d903      	bls.n	4064e8 <vTaskIncrementTick+0xb0>
  4064e0:	4a17      	ldr	r2, [pc, #92]	; (406540 <vTaskIncrementTick+0x108>)
  4064e2:	6013      	str	r3, [r2, #0]
  4064e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064e8:	1d25      	adds	r5, r4, #4
  4064ea:	4628      	mov	r0, r5
  4064ec:	47b0      	blx	r6
  4064ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  4064f0:	b113      	cbz	r3, 4064f8 <vTaskIncrementTick+0xc0>
  4064f2:	f104 0018 	add.w	r0, r4, #24
  4064f6:	47b0      	blx	r6
  4064f8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4064fa:	683b      	ldr	r3, [r7, #0]
  4064fc:	4298      	cmp	r0, r3
  4064fe:	bf88      	it	hi
  406500:	6038      	strhi	r0, [r7, #0]
  406502:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406506:	4629      	mov	r1, r5
  406508:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  40650c:	4b0f      	ldr	r3, [pc, #60]	; (40654c <vTaskIncrementTick+0x114>)
  40650e:	4798      	blx	r3
  406510:	4b07      	ldr	r3, [pc, #28]	; (406530 <vTaskIncrementTick+0xf8>)
  406512:	681b      	ldr	r3, [r3, #0]
  406514:	681b      	ldr	r3, [r3, #0]
  406516:	2b00      	cmp	r3, #0
  406518:	d1d9      	bne.n	4064ce <vTaskIncrementTick+0x96>
  40651a:	e7d2      	b.n	4064c2 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
  40651c:	4a0c      	ldr	r2, [pc, #48]	; (406550 <vTaskIncrementTick+0x118>)
  40651e:	6813      	ldr	r3, [r2, #0]
  406520:	3301      	adds	r3, #1
  406522:	6013      	str	r3, [r2, #0]
  406524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406528:	2000aca0 	.word	0x2000aca0
  40652c:	2000acc0 	.word	0x2000acc0
  406530:	2000ac00 	.word	0x2000ac00
  406534:	00405999 	.word	0x00405999
  406538:	2000acc4 	.word	0x2000acc4
  40653c:	2000acbc 	.word	0x2000acbc
  406540:	20000028 	.word	0x20000028
  406544:	00405911 	.word	0x00405911
  406548:	2000ac38 	.word	0x2000ac38
  40654c:	004058b9 	.word	0x004058b9
  406550:	2000ac04 	.word	0x2000ac04
  406554:	2000ac3c 	.word	0x2000ac3c

00406558 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  406558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40655c:	4b30      	ldr	r3, [pc, #192]	; (406620 <xTaskResumeAll+0xc8>)
  40655e:	681b      	ldr	r3, [r3, #0]
  406560:	b91b      	cbnz	r3, 40656a <xTaskResumeAll+0x12>
  406562:	4b30      	ldr	r3, [pc, #192]	; (406624 <xTaskResumeAll+0xcc>)
  406564:	4798      	blx	r3
  406566:	bf00      	nop
  406568:	e7fd      	b.n	406566 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40656a:	4b2f      	ldr	r3, [pc, #188]	; (406628 <xTaskResumeAll+0xd0>)
  40656c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  40656e:	4b2c      	ldr	r3, [pc, #176]	; (406620 <xTaskResumeAll+0xc8>)
  406570:	681a      	ldr	r2, [r3, #0]
  406572:	3a01      	subs	r2, #1
  406574:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406576:	681b      	ldr	r3, [r3, #0]
  406578:	2b00      	cmp	r3, #0
  40657a:	d149      	bne.n	406610 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  40657c:	4b2b      	ldr	r3, [pc, #172]	; (40662c <xTaskResumeAll+0xd4>)
  40657e:	681b      	ldr	r3, [r3, #0]
  406580:	bb03      	cbnz	r3, 4065c4 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406582:	2400      	movs	r4, #0
  406584:	e047      	b.n	406616 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  406586:	f8d8 300c 	ldr.w	r3, [r8, #12]
  40658a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  40658c:	f104 0018 	add.w	r0, r4, #24
  406590:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406592:	f104 0904 	add.w	r9, r4, #4
  406596:	4648      	mov	r0, r9
  406598:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  40659a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40659c:	6833      	ldr	r3, [r6, #0]
  40659e:	4298      	cmp	r0, r3
  4065a0:	bf88      	it	hi
  4065a2:	6030      	strhi	r0, [r6, #0]
  4065a4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4065a8:	4649      	mov	r1, r9
  4065aa:	4b21      	ldr	r3, [pc, #132]	; (406630 <xTaskResumeAll+0xd8>)
  4065ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4065b0:	4b20      	ldr	r3, [pc, #128]	; (406634 <xTaskResumeAll+0xdc>)
  4065b2:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4065b4:	4b20      	ldr	r3, [pc, #128]	; (406638 <xTaskResumeAll+0xe0>)
  4065b6:	681b      	ldr	r3, [r3, #0]
  4065b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4065ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  4065bc:	429a      	cmp	r2, r3
  4065be:	bf28      	it	cs
  4065c0:	2501      	movcs	r5, #1
  4065c2:	e004      	b.n	4065ce <xTaskResumeAll+0x76>
  4065c4:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4065c6:	f8df 8090 	ldr.w	r8, [pc, #144]	; 406658 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  4065ca:	4f1c      	ldr	r7, [pc, #112]	; (40663c <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  4065cc:	4e1c      	ldr	r6, [pc, #112]	; (406640 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4065ce:	f8d8 3000 	ldr.w	r3, [r8]
  4065d2:	2b00      	cmp	r3, #0
  4065d4:	d1d7      	bne.n	406586 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4065d6:	4b1b      	ldr	r3, [pc, #108]	; (406644 <xTaskResumeAll+0xec>)
  4065d8:	681b      	ldr	r3, [r3, #0]
  4065da:	b163      	cbz	r3, 4065f6 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4065dc:	4b19      	ldr	r3, [pc, #100]	; (406644 <xTaskResumeAll+0xec>)
  4065de:	681b      	ldr	r3, [r3, #0]
  4065e0:	b17b      	cbz	r3, 406602 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
  4065e2:	4d19      	ldr	r5, [pc, #100]	; (406648 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  4065e4:	4c17      	ldr	r4, [pc, #92]	; (406644 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  4065e6:	47a8      	blx	r5
						--uxMissedTicks;
  4065e8:	6823      	ldr	r3, [r4, #0]
  4065ea:	3b01      	subs	r3, #1
  4065ec:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4065ee:	6823      	ldr	r3, [r4, #0]
  4065f0:	2b00      	cmp	r3, #0
  4065f2:	d1f8      	bne.n	4065e6 <xTaskResumeAll+0x8e>
  4065f4:	e005      	b.n	406602 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  4065f6:	2d01      	cmp	r5, #1
  4065f8:	d003      	beq.n	406602 <xTaskResumeAll+0xaa>
  4065fa:	4b14      	ldr	r3, [pc, #80]	; (40664c <xTaskResumeAll+0xf4>)
  4065fc:	681b      	ldr	r3, [r3, #0]
  4065fe:	2b01      	cmp	r3, #1
  406600:	d108      	bne.n	406614 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  406602:	2200      	movs	r2, #0
  406604:	4b11      	ldr	r3, [pc, #68]	; (40664c <xTaskResumeAll+0xf4>)
  406606:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  406608:	4b11      	ldr	r3, [pc, #68]	; (406650 <xTaskResumeAll+0xf8>)
  40660a:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  40660c:	2401      	movs	r4, #1
  40660e:	e002      	b.n	406616 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406610:	2400      	movs	r4, #0
  406612:	e000      	b.n	406616 <xTaskResumeAll+0xbe>
  406614:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  406616:	4b0f      	ldr	r3, [pc, #60]	; (406654 <xTaskResumeAll+0xfc>)
  406618:	4798      	blx	r3

	return xAlreadyYielded;
}
  40661a:	4620      	mov	r0, r4
  40661c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406620:	2000aca0 	.word	0x2000aca0
  406624:	00405999 	.word	0x00405999
  406628:	004059a9 	.word	0x004059a9
  40662c:	2000ace4 	.word	0x2000ace4
  406630:	2000ac3c 	.word	0x2000ac3c
  406634:	004058b9 	.word	0x004058b9
  406638:	2000aca4 	.word	0x2000aca4
  40663c:	00405911 	.word	0x00405911
  406640:	2000ac38 	.word	0x2000ac38
  406644:	2000ac04 	.word	0x2000ac04
  406648:	00406439 	.word	0x00406439
  40664c:	2000ace0 	.word	0x2000ace0
  406650:	00405989 	.word	0x00405989
  406654:	004059c9 	.word	0x004059c9
  406658:	2000aca8 	.word	0x2000aca8

0040665c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  40665c:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  40665e:	b180      	cbz	r0, 406682 <vTaskDelay+0x26>
  406660:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  406662:	4b09      	ldr	r3, [pc, #36]	; (406688 <vTaskDelay+0x2c>)
  406664:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  406666:	4b09      	ldr	r3, [pc, #36]	; (40668c <vTaskDelay+0x30>)
  406668:	681b      	ldr	r3, [r3, #0]
  40666a:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40666c:	4b08      	ldr	r3, [pc, #32]	; (406690 <vTaskDelay+0x34>)
  40666e:	6818      	ldr	r0, [r3, #0]
  406670:	3004      	adds	r0, #4
  406672:	4b08      	ldr	r3, [pc, #32]	; (406694 <vTaskDelay+0x38>)
  406674:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  406676:	4620      	mov	r0, r4
  406678:	4b07      	ldr	r3, [pc, #28]	; (406698 <vTaskDelay+0x3c>)
  40667a:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  40667c:	4b07      	ldr	r3, [pc, #28]	; (40669c <vTaskDelay+0x40>)
  40667e:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  406680:	b908      	cbnz	r0, 406686 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  406682:	4b07      	ldr	r3, [pc, #28]	; (4066a0 <vTaskDelay+0x44>)
  406684:	4798      	blx	r3
  406686:	bd10      	pop	{r4, pc}
  406688:	00406409 	.word	0x00406409
  40668c:	2000acc0 	.word	0x2000acc0
  406690:	2000aca4 	.word	0x2000aca4
  406694:	00405911 	.word	0x00405911
  406698:	00406145 	.word	0x00406145
  40669c:	00406559 	.word	0x00406559
  4066a0:	00405989 	.word	0x00405989

004066a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4066a4:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4066a6:	4d15      	ldr	r5, [pc, #84]	; (4066fc <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4066a8:	4f15      	ldr	r7, [pc, #84]	; (406700 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  4066aa:	f8df 8074 	ldr.w	r8, [pc, #116]	; 406720 <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
  4066ae:	4e15      	ldr	r6, [pc, #84]	; (406704 <prvIdleTask+0x60>)
  4066b0:	e019      	b.n	4066e6 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  4066b2:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4066b4:	683c      	ldr	r4, [r7, #0]
			xTaskResumeAll();
  4066b6:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
  4066b8:	b1ac      	cbz	r4, 4066e6 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4066ba:	4b13      	ldr	r3, [pc, #76]	; (406708 <prvIdleTask+0x64>)
  4066bc:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4066be:	68fb      	ldr	r3, [r7, #12]
  4066c0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4066c2:	1d20      	adds	r0, r4, #4
  4066c4:	4b11      	ldr	r3, [pc, #68]	; (40670c <prvIdleTask+0x68>)
  4066c6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4066c8:	4a11      	ldr	r2, [pc, #68]	; (406710 <prvIdleTask+0x6c>)
  4066ca:	6813      	ldr	r3, [r2, #0]
  4066cc:	3b01      	subs	r3, #1
  4066ce:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4066d0:	682b      	ldr	r3, [r5, #0]
  4066d2:	3b01      	subs	r3, #1
  4066d4:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  4066d6:	4b0f      	ldr	r3, [pc, #60]	; (406714 <prvIdleTask+0x70>)
  4066d8:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  4066da:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4066dc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 406724 <prvIdleTask+0x80>
  4066e0:	47c8      	blx	r9
		vPortFree( pxTCB );
  4066e2:	4620      	mov	r0, r4
  4066e4:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4066e6:	682b      	ldr	r3, [r5, #0]
  4066e8:	2b00      	cmp	r3, #0
  4066ea:	d1e2      	bne.n	4066b2 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4066ec:	4b0a      	ldr	r3, [pc, #40]	; (406718 <prvIdleTask+0x74>)
  4066ee:	681b      	ldr	r3, [r3, #0]
  4066f0:	2b01      	cmp	r3, #1
  4066f2:	d9dc      	bls.n	4066ae <prvIdleTask+0xa>
			{
				taskYIELD();
  4066f4:	4b09      	ldr	r3, [pc, #36]	; (40671c <prvIdleTask+0x78>)
  4066f6:	4798      	blx	r3
  4066f8:	e7d7      	b.n	4066aa <prvIdleTask+0x6>
  4066fa:	bf00      	nop
  4066fc:	2000ac0c 	.word	0x2000ac0c
  406700:	2000ac10 	.word	0x2000ac10
  406704:	00406559 	.word	0x00406559
  406708:	004059a9 	.word	0x004059a9
  40670c:	00405911 	.word	0x00405911
  406710:	2000ace4 	.word	0x2000ace4
  406714:	004059c9 	.word	0x004059c9
  406718:	2000ac3c 	.word	0x2000ac3c
  40671c:	00405989 	.word	0x00405989
  406720:	00406409 	.word	0x00406409
  406724:	00405bc5 	.word	0x00405bc5

00406728 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  406728:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40672a:	4b22      	ldr	r3, [pc, #136]	; (4067b4 <vTaskSwitchContext+0x8c>)
  40672c:	681b      	ldr	r3, [r3, #0]
  40672e:	b96b      	cbnz	r3, 40674c <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  406730:	4b21      	ldr	r3, [pc, #132]	; (4067b8 <vTaskSwitchContext+0x90>)
  406732:	681b      	ldr	r3, [r3, #0]
  406734:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  406738:	009b      	lsls	r3, r3, #2
  40673a:	4a20      	ldr	r2, [pc, #128]	; (4067bc <vTaskSwitchContext+0x94>)
  40673c:	58d3      	ldr	r3, [r2, r3]
  40673e:	b9cb      	cbnz	r3, 406774 <vTaskSwitchContext+0x4c>
  406740:	4b1d      	ldr	r3, [pc, #116]	; (4067b8 <vTaskSwitchContext+0x90>)
  406742:	681b      	ldr	r3, [r3, #0]
  406744:	b143      	cbz	r3, 406758 <vTaskSwitchContext+0x30>
  406746:	4a1c      	ldr	r2, [pc, #112]	; (4067b8 <vTaskSwitchContext+0x90>)
  406748:	491c      	ldr	r1, [pc, #112]	; (4067bc <vTaskSwitchContext+0x94>)
  40674a:	e009      	b.n	406760 <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40674c:	2201      	movs	r2, #1
  40674e:	4b1c      	ldr	r3, [pc, #112]	; (4067c0 <vTaskSwitchContext+0x98>)
  406750:	601a      	str	r2, [r3, #0]
  406752:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  406754:	6813      	ldr	r3, [r2, #0]
  406756:	b91b      	cbnz	r3, 406760 <vTaskSwitchContext+0x38>
  406758:	4b1a      	ldr	r3, [pc, #104]	; (4067c4 <vTaskSwitchContext+0x9c>)
  40675a:	4798      	blx	r3
  40675c:	bf00      	nop
  40675e:	e7fd      	b.n	40675c <vTaskSwitchContext+0x34>
  406760:	6813      	ldr	r3, [r2, #0]
  406762:	3b01      	subs	r3, #1
  406764:	6013      	str	r3, [r2, #0]
  406766:	6813      	ldr	r3, [r2, #0]
  406768:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40676c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  406770:	2b00      	cmp	r3, #0
  406772:	d0ef      	beq.n	406754 <vTaskSwitchContext+0x2c>
  406774:	4b10      	ldr	r3, [pc, #64]	; (4067b8 <vTaskSwitchContext+0x90>)
  406776:	681b      	ldr	r3, [r3, #0]
  406778:	4a10      	ldr	r2, [pc, #64]	; (4067bc <vTaskSwitchContext+0x94>)
  40677a:	0099      	lsls	r1, r3, #2
  40677c:	18c8      	adds	r0, r1, r3
  40677e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  406782:	6844      	ldr	r4, [r0, #4]
  406784:	6864      	ldr	r4, [r4, #4]
  406786:	6044      	str	r4, [r0, #4]
  406788:	4602      	mov	r2, r0
  40678a:	3208      	adds	r2, #8
  40678c:	4294      	cmp	r4, r2
  40678e:	d106      	bne.n	40679e <vTaskSwitchContext+0x76>
  406790:	6860      	ldr	r0, [r4, #4]
  406792:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  406796:	4a09      	ldr	r2, [pc, #36]	; (4067bc <vTaskSwitchContext+0x94>)
  406798:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40679c:	6050      	str	r0, [r2, #4]
  40679e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4067a2:	4a06      	ldr	r2, [pc, #24]	; (4067bc <vTaskSwitchContext+0x94>)
  4067a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4067a8:	685b      	ldr	r3, [r3, #4]
  4067aa:	68da      	ldr	r2, [r3, #12]
  4067ac:	4b06      	ldr	r3, [pc, #24]	; (4067c8 <vTaskSwitchContext+0xa0>)
  4067ae:	601a      	str	r2, [r3, #0]
  4067b0:	bd10      	pop	{r4, pc}
  4067b2:	bf00      	nop
  4067b4:	2000aca0 	.word	0x2000aca0
  4067b8:	2000ac38 	.word	0x2000ac38
  4067bc:	2000ac3c 	.word	0x2000ac3c
  4067c0:	2000ace0 	.word	0x2000ace0
  4067c4:	00405999 	.word	0x00405999
  4067c8:	2000aca4 	.word	0x2000aca4

004067cc <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4067cc:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
  4067ce:	b918      	cbnz	r0, 4067d8 <vTaskPlaceOnEventList+0xc>
  4067d0:	4b0e      	ldr	r3, [pc, #56]	; (40680c <vTaskPlaceOnEventList+0x40>)
  4067d2:	4798      	blx	r3
  4067d4:	bf00      	nop
  4067d6:	e7fd      	b.n	4067d4 <vTaskPlaceOnEventList+0x8>
  4067d8:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4067da:	4d0d      	ldr	r5, [pc, #52]	; (406810 <vTaskPlaceOnEventList+0x44>)
  4067dc:	6829      	ldr	r1, [r5, #0]
  4067de:	3118      	adds	r1, #24
  4067e0:	4b0c      	ldr	r3, [pc, #48]	; (406814 <vTaskPlaceOnEventList+0x48>)
  4067e2:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4067e4:	6828      	ldr	r0, [r5, #0]
  4067e6:	3004      	adds	r0, #4
  4067e8:	4b0b      	ldr	r3, [pc, #44]	; (406818 <vTaskPlaceOnEventList+0x4c>)
  4067ea:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  4067ec:	f1b4 3fff 	cmp.w	r4, #4294967295
  4067f0:	d105      	bne.n	4067fe <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4067f2:	6829      	ldr	r1, [r5, #0]
  4067f4:	3104      	adds	r1, #4
  4067f6:	4809      	ldr	r0, [pc, #36]	; (40681c <vTaskPlaceOnEventList+0x50>)
  4067f8:	4b09      	ldr	r3, [pc, #36]	; (406820 <vTaskPlaceOnEventList+0x54>)
  4067fa:	4798      	blx	r3
  4067fc:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  4067fe:	4b09      	ldr	r3, [pc, #36]	; (406824 <vTaskPlaceOnEventList+0x58>)
  406800:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  406802:	4420      	add	r0, r4
  406804:	4b08      	ldr	r3, [pc, #32]	; (406828 <vTaskPlaceOnEventList+0x5c>)
  406806:	4798      	blx	r3
  406808:	bd38      	pop	{r3, r4, r5, pc}
  40680a:	bf00      	nop
  40680c:	00405999 	.word	0x00405999
  406810:	2000aca4 	.word	0x2000aca4
  406814:	004058d5 	.word	0x004058d5
  406818:	00405911 	.word	0x00405911
  40681c:	2000abec 	.word	0x2000abec
  406820:	004058b9 	.word	0x004058b9
  406824:	2000acc0 	.word	0x2000acc0
  406828:	00406145 	.word	0x00406145

0040682c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  40682c:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40682e:	b918      	cbnz	r0, 406838 <vTaskPlaceOnEventListRestricted+0xc>
  406830:	4b09      	ldr	r3, [pc, #36]	; (406858 <vTaskPlaceOnEventListRestricted+0x2c>)
  406832:	4798      	blx	r3
  406834:	bf00      	nop
  406836:	e7fd      	b.n	406834 <vTaskPlaceOnEventListRestricted+0x8>
  406838:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40683a:	4c08      	ldr	r4, [pc, #32]	; (40685c <vTaskPlaceOnEventListRestricted+0x30>)
  40683c:	6821      	ldr	r1, [r4, #0]
  40683e:	3118      	adds	r1, #24
  406840:	4b07      	ldr	r3, [pc, #28]	; (406860 <vTaskPlaceOnEventListRestricted+0x34>)
  406842:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  406844:	6820      	ldr	r0, [r4, #0]
  406846:	3004      	adds	r0, #4
  406848:	4b06      	ldr	r3, [pc, #24]	; (406864 <vTaskPlaceOnEventListRestricted+0x38>)
  40684a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  40684c:	4b06      	ldr	r3, [pc, #24]	; (406868 <vTaskPlaceOnEventListRestricted+0x3c>)
  40684e:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  406850:	4428      	add	r0, r5
  406852:	4b06      	ldr	r3, [pc, #24]	; (40686c <vTaskPlaceOnEventListRestricted+0x40>)
  406854:	4798      	blx	r3
  406856:	bd38      	pop	{r3, r4, r5, pc}
  406858:	00405999 	.word	0x00405999
  40685c:	2000aca4 	.word	0x2000aca4
  406860:	004058b9 	.word	0x004058b9
  406864:	00405911 	.word	0x00405911
  406868:	2000acc0 	.word	0x2000acc0
  40686c:	00406145 	.word	0x00406145

00406870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  406870:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  406872:	68c3      	ldr	r3, [r0, #12]
  406874:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  406876:	b91c      	cbnz	r4, 406880 <xTaskRemoveFromEventList+0x10>
  406878:	4b16      	ldr	r3, [pc, #88]	; (4068d4 <xTaskRemoveFromEventList+0x64>)
  40687a:	4798      	blx	r3
  40687c:	bf00      	nop
  40687e:	e7fd      	b.n	40687c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  406880:	f104 0518 	add.w	r5, r4, #24
  406884:	4628      	mov	r0, r5
  406886:	4b14      	ldr	r3, [pc, #80]	; (4068d8 <xTaskRemoveFromEventList+0x68>)
  406888:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40688a:	4b14      	ldr	r3, [pc, #80]	; (4068dc <xTaskRemoveFromEventList+0x6c>)
  40688c:	681b      	ldr	r3, [r3, #0]
  40688e:	b99b      	cbnz	r3, 4068b8 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  406890:	1d25      	adds	r5, r4, #4
  406892:	4628      	mov	r0, r5
  406894:	4b10      	ldr	r3, [pc, #64]	; (4068d8 <xTaskRemoveFromEventList+0x68>)
  406896:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  406898:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40689a:	4b11      	ldr	r3, [pc, #68]	; (4068e0 <xTaskRemoveFromEventList+0x70>)
  40689c:	681b      	ldr	r3, [r3, #0]
  40689e:	4298      	cmp	r0, r3
  4068a0:	bf84      	itt	hi
  4068a2:	4b0f      	ldrhi	r3, [pc, #60]	; (4068e0 <xTaskRemoveFromEventList+0x70>)
  4068a4:	6018      	strhi	r0, [r3, #0]
  4068a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4068aa:	4629      	mov	r1, r5
  4068ac:	4b0d      	ldr	r3, [pc, #52]	; (4068e4 <xTaskRemoveFromEventList+0x74>)
  4068ae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4068b2:	4b0d      	ldr	r3, [pc, #52]	; (4068e8 <xTaskRemoveFromEventList+0x78>)
  4068b4:	4798      	blx	r3
  4068b6:	e003      	b.n	4068c0 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4068b8:	4629      	mov	r1, r5
  4068ba:	480c      	ldr	r0, [pc, #48]	; (4068ec <xTaskRemoveFromEventList+0x7c>)
  4068bc:	4b0a      	ldr	r3, [pc, #40]	; (4068e8 <xTaskRemoveFromEventList+0x78>)
  4068be:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4068c0:	4b0b      	ldr	r3, [pc, #44]	; (4068f0 <xTaskRemoveFromEventList+0x80>)
  4068c2:	681b      	ldr	r3, [r3, #0]
	else
	{
		xReturn = pdFALSE;
	}

	return xReturn;
  4068c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4068c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4068c8:	4298      	cmp	r0, r3
  4068ca:	bf34      	ite	cc
  4068cc:	2000      	movcc	r0, #0
  4068ce:	2001      	movcs	r0, #1
  4068d0:	bd38      	pop	{r3, r4, r5, pc}
  4068d2:	bf00      	nop
  4068d4:	00405999 	.word	0x00405999
  4068d8:	00405911 	.word	0x00405911
  4068dc:	2000aca0 	.word	0x2000aca0
  4068e0:	2000ac38 	.word	0x2000ac38
  4068e4:	2000ac3c 	.word	0x2000ac3c
  4068e8:	004058b9 	.word	0x004058b9
  4068ec:	2000aca8 	.word	0x2000aca8
  4068f0:	2000aca4 	.word	0x2000aca4

004068f4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  4068f4:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  4068f6:	b918      	cbnz	r0, 406900 <vTaskSetTimeOutState+0xc>
  4068f8:	4b05      	ldr	r3, [pc, #20]	; (406910 <vTaskSetTimeOutState+0x1c>)
  4068fa:	4798      	blx	r3
  4068fc:	bf00      	nop
  4068fe:	e7fd      	b.n	4068fc <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  406900:	4a04      	ldr	r2, [pc, #16]	; (406914 <vTaskSetTimeOutState+0x20>)
  406902:	6812      	ldr	r2, [r2, #0]
  406904:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  406906:	4a04      	ldr	r2, [pc, #16]	; (406918 <vTaskSetTimeOutState+0x24>)
  406908:	6812      	ldr	r2, [r2, #0]
  40690a:	6042      	str	r2, [r0, #4]
  40690c:	bd08      	pop	{r3, pc}
  40690e:	bf00      	nop
  406910:	00405999 	.word	0x00405999
  406914:	2000acbc 	.word	0x2000acbc
  406918:	2000acc0 	.word	0x2000acc0

0040691c <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  40691c:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  40691e:	b918      	cbnz	r0, 406928 <xTaskCheckForTimeOut+0xc>
  406920:	4b19      	ldr	r3, [pc, #100]	; (406988 <xTaskCheckForTimeOut+0x6c>)
  406922:	4798      	blx	r3
  406924:	bf00      	nop
  406926:	e7fd      	b.n	406924 <xTaskCheckForTimeOut+0x8>
  406928:	460d      	mov	r5, r1
  40692a:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40692c:	b919      	cbnz	r1, 406936 <xTaskCheckForTimeOut+0x1a>
  40692e:	4b16      	ldr	r3, [pc, #88]	; (406988 <xTaskCheckForTimeOut+0x6c>)
  406930:	4798      	blx	r3
  406932:	bf00      	nop
  406934:	e7fd      	b.n	406932 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  406936:	4b15      	ldr	r3, [pc, #84]	; (40698c <xTaskCheckForTimeOut+0x70>)
  406938:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  40693a:	682b      	ldr	r3, [r5, #0]
  40693c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406940:	d018      	beq.n	406974 <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  406942:	4a13      	ldr	r2, [pc, #76]	; (406990 <xTaskCheckForTimeOut+0x74>)
  406944:	6812      	ldr	r2, [r2, #0]
  406946:	6821      	ldr	r1, [r4, #0]
  406948:	4291      	cmp	r1, r2
  40694a:	d004      	beq.n	406956 <xTaskCheckForTimeOut+0x3a>
  40694c:	4a11      	ldr	r2, [pc, #68]	; (406994 <xTaskCheckForTimeOut+0x78>)
  40694e:	6812      	ldr	r2, [r2, #0]
  406950:	6861      	ldr	r1, [r4, #4]
  406952:	4291      	cmp	r1, r2
  406954:	d910      	bls.n	406978 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  406956:	4a0f      	ldr	r2, [pc, #60]	; (406994 <xTaskCheckForTimeOut+0x78>)
  406958:	6811      	ldr	r1, [r2, #0]
  40695a:	6860      	ldr	r0, [r4, #4]
  40695c:	1a09      	subs	r1, r1, r0
  40695e:	428b      	cmp	r3, r1
  406960:	d90c      	bls.n	40697c <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  406962:	6812      	ldr	r2, [r2, #0]
  406964:	1a12      	subs	r2, r2, r0
  406966:	1a9b      	subs	r3, r3, r2
  406968:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40696a:	4620      	mov	r0, r4
  40696c:	4b0a      	ldr	r3, [pc, #40]	; (406998 <xTaskCheckForTimeOut+0x7c>)
  40696e:	4798      	blx	r3
			xReturn = pdFALSE;
  406970:	2400      	movs	r4, #0
  406972:	e004      	b.n	40697e <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  406974:	2400      	movs	r4, #0
  406976:	e002      	b.n	40697e <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  406978:	2401      	movs	r4, #1
  40697a:	e000      	b.n	40697e <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  40697c:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  40697e:	4b07      	ldr	r3, [pc, #28]	; (40699c <xTaskCheckForTimeOut+0x80>)
  406980:	4798      	blx	r3

	return xReturn;
}
  406982:	4620      	mov	r0, r4
  406984:	bd38      	pop	{r3, r4, r5, pc}
  406986:	bf00      	nop
  406988:	00405999 	.word	0x00405999
  40698c:	004059a9 	.word	0x004059a9
  406990:	2000acbc 	.word	0x2000acbc
  406994:	2000acc0 	.word	0x2000acc0
  406998:	004068f5 	.word	0x004068f5
  40699c:	004059c9 	.word	0x004059c9

004069a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  4069a0:	2201      	movs	r2, #1
  4069a2:	4b01      	ldr	r3, [pc, #4]	; (4069a8 <vTaskMissedYield+0x8>)
  4069a4:	601a      	str	r2, [r3, #0]
  4069a6:	4770      	bx	lr
  4069a8:	2000ace0 	.word	0x2000ace0

004069ac <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4069ac:	4b01      	ldr	r3, [pc, #4]	; (4069b4 <xTaskGetCurrentTaskHandle+0x8>)
  4069ae:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4069b0:	4770      	bx	lr
  4069b2:	bf00      	nop
  4069b4:	2000aca4 	.word	0x2000aca4

004069b8 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4069b8:	4b05      	ldr	r3, [pc, #20]	; (4069d0 <xTaskGetSchedulerState+0x18>)
  4069ba:	681b      	ldr	r3, [r3, #0]
  4069bc:	b133      	cbz	r3, 4069cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4069be:	4b05      	ldr	r3, [pc, #20]	; (4069d4 <xTaskGetSchedulerState+0x1c>)
  4069c0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4069c2:	2b00      	cmp	r3, #0
  4069c4:	bf0c      	ite	eq
  4069c6:	2001      	moveq	r0, #1
  4069c8:	2002      	movne	r0, #2
  4069ca:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4069cc:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  4069ce:	4770      	bx	lr
  4069d0:	2000ac08 	.word	0x2000ac08
  4069d4:	2000aca0 	.word	0x2000aca0

004069d8 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4069d8:	2800      	cmp	r0, #0
  4069da:	d031      	beq.n	406a40 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  4069dc:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4069de:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  4069e0:	4918      	ldr	r1, [pc, #96]	; (406a44 <vTaskPriorityInherit+0x6c>)
  4069e2:	6809      	ldr	r1, [r1, #0]
  4069e4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4069e6:	428b      	cmp	r3, r1
  4069e8:	d229      	bcs.n	406a3e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  4069ea:	4916      	ldr	r1, [pc, #88]	; (406a44 <vTaskPriorityInherit+0x6c>)
  4069ec:	6809      	ldr	r1, [r1, #0]
  4069ee:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4069f0:	f1c1 0105 	rsb	r1, r1, #5
  4069f4:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4069f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4069fa:	4913      	ldr	r1, [pc, #76]	; (406a48 <vTaskPriorityInherit+0x70>)
  4069fc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  406a00:	6941      	ldr	r1, [r0, #20]
  406a02:	4299      	cmp	r1, r3
  406a04:	d117      	bne.n	406a36 <vTaskPriorityInherit+0x5e>
  406a06:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406a08:	1d04      	adds	r4, r0, #4
  406a0a:	4620      	mov	r0, r4
  406a0c:	4b0f      	ldr	r3, [pc, #60]	; (406a4c <vTaskPriorityInherit+0x74>)
  406a0e:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406a10:	4b0c      	ldr	r3, [pc, #48]	; (406a44 <vTaskPriorityInherit+0x6c>)
  406a12:	681b      	ldr	r3, [r3, #0]
  406a14:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  406a16:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  406a18:	4b0d      	ldr	r3, [pc, #52]	; (406a50 <vTaskPriorityInherit+0x78>)
  406a1a:	681b      	ldr	r3, [r3, #0]
  406a1c:	4298      	cmp	r0, r3
  406a1e:	bf84      	itt	hi
  406a20:	4b0b      	ldrhi	r3, [pc, #44]	; (406a50 <vTaskPriorityInherit+0x78>)
  406a22:	6018      	strhi	r0, [r3, #0]
  406a24:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406a28:	4621      	mov	r1, r4
  406a2a:	4b07      	ldr	r3, [pc, #28]	; (406a48 <vTaskPriorityInherit+0x70>)
  406a2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  406a30:	4b08      	ldr	r3, [pc, #32]	; (406a54 <vTaskPriorityInherit+0x7c>)
  406a32:	4798      	blx	r3
  406a34:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406a36:	4b03      	ldr	r3, [pc, #12]	; (406a44 <vTaskPriorityInherit+0x6c>)
  406a38:	681b      	ldr	r3, [r3, #0]
  406a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406a3c:	62c3      	str	r3, [r0, #44]	; 0x2c
  406a3e:	bd38      	pop	{r3, r4, r5, pc}
  406a40:	4770      	bx	lr
  406a42:	bf00      	nop
  406a44:	2000aca4 	.word	0x2000aca4
  406a48:	2000ac3c 	.word	0x2000ac3c
  406a4c:	00405911 	.word	0x00405911
  406a50:	2000ac38 	.word	0x2000ac38
  406a54:	004058b9 	.word	0x004058b9

00406a58 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  406a58:	b1e8      	cbz	r0, 406a96 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  406a5a:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  406a5c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  406a5e:	6c82      	ldr	r2, [r0, #72]	; 0x48
  406a60:	4291      	cmp	r1, r2
  406a62:	d017      	beq.n	406a94 <vTaskPriorityDisinherit+0x3c>
  406a64:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406a66:	1d05      	adds	r5, r0, #4
  406a68:	4628      	mov	r0, r5
  406a6a:	4b0b      	ldr	r3, [pc, #44]	; (406a98 <vTaskPriorityDisinherit+0x40>)
  406a6c:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  406a6e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  406a70:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  406a72:	f1c0 0305 	rsb	r3, r0, #5
  406a76:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  406a78:	4b08      	ldr	r3, [pc, #32]	; (406a9c <vTaskPriorityDisinherit+0x44>)
  406a7a:	681b      	ldr	r3, [r3, #0]
  406a7c:	4298      	cmp	r0, r3
  406a7e:	bf84      	itt	hi
  406a80:	4b06      	ldrhi	r3, [pc, #24]	; (406a9c <vTaskPriorityDisinherit+0x44>)
  406a82:	6018      	strhi	r0, [r3, #0]
  406a84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406a88:	4629      	mov	r1, r5
  406a8a:	4b05      	ldr	r3, [pc, #20]	; (406aa0 <vTaskPriorityDisinherit+0x48>)
  406a8c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  406a90:	4b04      	ldr	r3, [pc, #16]	; (406aa4 <vTaskPriorityDisinherit+0x4c>)
  406a92:	4798      	blx	r3
  406a94:	bd38      	pop	{r3, r4, r5, pc}
  406a96:	4770      	bx	lr
  406a98:	00405911 	.word	0x00405911
  406a9c:	2000ac38 	.word	0x2000ac38
  406aa0:	2000ac3c 	.word	0x2000ac3c
  406aa4:	004058b9 	.word	0x004058b9

00406aa8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406aa8:	b508      	push	{r3, lr}
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  406aaa:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406aac:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  406aae:	4291      	cmp	r1, r2
  406ab0:	d80a      	bhi.n	406ac8 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  406ab2:	1ad2      	subs	r2, r2, r3
  406ab4:	6983      	ldr	r3, [r0, #24]
  406ab6:	429a      	cmp	r2, r3
  406ab8:	d211      	bcs.n	406ade <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  406aba:	1d01      	adds	r1, r0, #4
  406abc:	4b0a      	ldr	r3, [pc, #40]	; (406ae8 <prvInsertTimerInActiveList+0x40>)
  406abe:	6818      	ldr	r0, [r3, #0]
  406ac0:	4b0a      	ldr	r3, [pc, #40]	; (406aec <prvInsertTimerInActiveList+0x44>)
  406ac2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  406ac4:	2000      	movs	r0, #0
  406ac6:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  406ac8:	429a      	cmp	r2, r3
  406aca:	d201      	bcs.n	406ad0 <prvInsertTimerInActiveList+0x28>
  406acc:	4299      	cmp	r1, r3
  406ace:	d208      	bcs.n	406ae2 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406ad0:	1d01      	adds	r1, r0, #4
  406ad2:	4b07      	ldr	r3, [pc, #28]	; (406af0 <prvInsertTimerInActiveList+0x48>)
  406ad4:	6818      	ldr	r0, [r3, #0]
  406ad6:	4b05      	ldr	r3, [pc, #20]	; (406aec <prvInsertTimerInActiveList+0x44>)
  406ad8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  406ada:	2000      	movs	r0, #0
  406adc:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  406ade:	2001      	movs	r0, #1
  406ae0:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  406ae2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  406ae4:	bd08      	pop	{r3, pc}
  406ae6:	bf00      	nop
  406ae8:	2000ad20 	.word	0x2000ad20
  406aec:	004058d5 	.word	0x004058d5
  406af0:	2000acec 	.word	0x2000acec

00406af4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  406af4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  406af6:	4b0d      	ldr	r3, [pc, #52]	; (406b2c <prvCheckForValidListAndQueue+0x38>)
  406af8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  406afa:	4b0d      	ldr	r3, [pc, #52]	; (406b30 <prvCheckForValidListAndQueue+0x3c>)
  406afc:	681b      	ldr	r3, [r3, #0]
  406afe:	b98b      	cbnz	r3, 406b24 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  406b00:	4d0c      	ldr	r5, [pc, #48]	; (406b34 <prvCheckForValidListAndQueue+0x40>)
  406b02:	4628      	mov	r0, r5
  406b04:	4e0c      	ldr	r6, [pc, #48]	; (406b38 <prvCheckForValidListAndQueue+0x44>)
  406b06:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  406b08:	4c0c      	ldr	r4, [pc, #48]	; (406b3c <prvCheckForValidListAndQueue+0x48>)
  406b0a:	4620      	mov	r0, r4
  406b0c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  406b0e:	4b0c      	ldr	r3, [pc, #48]	; (406b40 <prvCheckForValidListAndQueue+0x4c>)
  406b10:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  406b12:	4b0c      	ldr	r3, [pc, #48]	; (406b44 <prvCheckForValidListAndQueue+0x50>)
  406b14:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  406b16:	2200      	movs	r2, #0
  406b18:	210c      	movs	r1, #12
  406b1a:	2005      	movs	r0, #5
  406b1c:	4b0a      	ldr	r3, [pc, #40]	; (406b48 <prvCheckForValidListAndQueue+0x54>)
  406b1e:	4798      	blx	r3
  406b20:	4b03      	ldr	r3, [pc, #12]	; (406b30 <prvCheckForValidListAndQueue+0x3c>)
  406b22:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  406b24:	4b09      	ldr	r3, [pc, #36]	; (406b4c <prvCheckForValidListAndQueue+0x58>)
  406b26:	4798      	blx	r3
  406b28:	bd70      	pop	{r4, r5, r6, pc}
  406b2a:	bf00      	nop
  406b2c:	004059a9 	.word	0x004059a9
  406b30:	2000ad1c 	.word	0x2000ad1c
  406b34:	2000acf0 	.word	0x2000acf0
  406b38:	00405899 	.word	0x00405899
  406b3c:	2000ad04 	.word	0x2000ad04
  406b40:	2000acec 	.word	0x2000acec
  406b44:	2000ad20 	.word	0x2000ad20
  406b48:	00405d95 	.word	0x00405d95
  406b4c:	004059c9 	.word	0x004059c9

00406b50 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  406b50:	b510      	push	{r4, lr}
  406b52:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  406b54:	4b0b      	ldr	r3, [pc, #44]	; (406b84 <xTimerCreateTimerTask+0x34>)
  406b56:	4798      	blx	r3

	if( xTimerQueue != NULL )
  406b58:	4b0b      	ldr	r3, [pc, #44]	; (406b88 <xTimerCreateTimerTask+0x38>)
  406b5a:	681b      	ldr	r3, [r3, #0]
  406b5c:	b163      	cbz	r3, 406b78 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  406b5e:	2300      	movs	r3, #0
  406b60:	9303      	str	r3, [sp, #12]
  406b62:	9302      	str	r3, [sp, #8]
  406b64:	9301      	str	r3, [sp, #4]
  406b66:	2204      	movs	r2, #4
  406b68:	9200      	str	r2, [sp, #0]
  406b6a:	f44f 7282 	mov.w	r2, #260	; 0x104
  406b6e:	4907      	ldr	r1, [pc, #28]	; (406b8c <xTimerCreateTimerTask+0x3c>)
  406b70:	4807      	ldr	r0, [pc, #28]	; (406b90 <xTimerCreateTimerTask+0x40>)
  406b72:	4c08      	ldr	r4, [pc, #32]	; (406b94 <xTimerCreateTimerTask+0x44>)
  406b74:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  406b76:	b918      	cbnz	r0, 406b80 <xTimerCreateTimerTask+0x30>
  406b78:	4b07      	ldr	r3, [pc, #28]	; (406b98 <xTimerCreateTimerTask+0x48>)
  406b7a:	4798      	blx	r3
  406b7c:	bf00      	nop
  406b7e:	e7fd      	b.n	406b7c <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
  406b80:	b004      	add	sp, #16
  406b82:	bd10      	pop	{r4, pc}
  406b84:	00406af5 	.word	0x00406af5
  406b88:	2000ad1c 	.word	0x2000ad1c
  406b8c:	004125c4 	.word	0x004125c4
  406b90:	00406ca5 	.word	0x00406ca5
  406b94:	0040619d 	.word	0x0040619d
  406b98:	00405999 	.word	0x00405999

00406b9c <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  406b9c:	b530      	push	{r4, r5, lr}
  406b9e:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  406ba0:	4c0f      	ldr	r4, [pc, #60]	; (406be0 <xTimerGenericCommand+0x44>)
  406ba2:	6825      	ldr	r5, [r4, #0]
  406ba4:	b1cd      	cbz	r5, 406bda <xTimerGenericCommand+0x3e>
  406ba6:	461c      	mov	r4, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  406ba8:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  406baa:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  406bac:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  406bae:	b96c      	cbnz	r4, 406bcc <xTimerGenericCommand+0x30>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  406bb0:	4b0c      	ldr	r3, [pc, #48]	; (406be4 <xTimerGenericCommand+0x48>)
  406bb2:	4798      	blx	r3
  406bb4:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  406bb6:	f04f 0300 	mov.w	r3, #0
  406bba:	bf0c      	ite	eq
  406bbc:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  406bbe:	461a      	movne	r2, r3
  406bc0:	a901      	add	r1, sp, #4
  406bc2:	4807      	ldr	r0, [pc, #28]	; (406be0 <xTimerGenericCommand+0x44>)
  406bc4:	6800      	ldr	r0, [r0, #0]
  406bc6:	4c08      	ldr	r4, [pc, #32]	; (406be8 <xTimerGenericCommand+0x4c>)
  406bc8:	47a0      	blx	r4
  406bca:	e007      	b.n	406bdc <xTimerGenericCommand+0x40>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  406bcc:	2300      	movs	r3, #0
  406bce:	4622      	mov	r2, r4
  406bd0:	a901      	add	r1, sp, #4
  406bd2:	4628      	mov	r0, r5
  406bd4:	4c05      	ldr	r4, [pc, #20]	; (406bec <xTimerGenericCommand+0x50>)
  406bd6:	47a0      	blx	r4
  406bd8:	e000      	b.n	406bdc <xTimerGenericCommand+0x40>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  406bda:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  406bdc:	b005      	add	sp, #20
  406bde:	bd30      	pop	{r4, r5, pc}
  406be0:	2000ad1c 	.word	0x2000ad1c
  406be4:	004069b9 	.word	0x004069b9
  406be8:	00405ded 	.word	0x00405ded
  406bec:	00405f0d 	.word	0x00405f0d

00406bf0 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  406bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406bf4:	b082      	sub	sp, #8
  406bf6:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  406bf8:	4b22      	ldr	r3, [pc, #136]	; (406c84 <prvSampleTimeNow+0x94>)
  406bfa:	4798      	blx	r3
  406bfc:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  406bfe:	4b22      	ldr	r3, [pc, #136]	; (406c88 <prvSampleTimeNow+0x98>)
  406c00:	681b      	ldr	r3, [r3, #0]
  406c02:	4298      	cmp	r0, r3
  406c04:	d234      	bcs.n	406c70 <prvSampleTimeNow+0x80>
  406c06:	e024      	b.n	406c52 <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406c08:	68da      	ldr	r2, [r3, #12]
  406c0a:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406c0e:	68db      	ldr	r3, [r3, #12]
  406c10:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  406c12:	1d25      	adds	r5, r4, #4
  406c14:	4628      	mov	r0, r5
  406c16:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406c18:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406c1a:	4620      	mov	r0, r4
  406c1c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406c1e:	69e3      	ldr	r3, [r4, #28]
  406c20:	2b01      	cmp	r3, #1
  406c22:	d118      	bne.n	406c56 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406c24:	69a3      	ldr	r3, [r4, #24]
  406c26:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  406c28:	459a      	cmp	sl, r3
  406c2a:	d206      	bcs.n	406c3a <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406c2c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406c2e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406c30:	4629      	mov	r1, r5
  406c32:	6830      	ldr	r0, [r6, #0]
  406c34:	4b15      	ldr	r3, [pc, #84]	; (406c8c <prvSampleTimeNow+0x9c>)
  406c36:	4798      	blx	r3
  406c38:	e00d      	b.n	406c56 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406c3a:	2100      	movs	r1, #0
  406c3c:	9100      	str	r1, [sp, #0]
  406c3e:	460b      	mov	r3, r1
  406c40:	4652      	mov	r2, sl
  406c42:	4620      	mov	r0, r4
  406c44:	4c12      	ldr	r4, [pc, #72]	; (406c90 <prvSampleTimeNow+0xa0>)
  406c46:	47a0      	blx	r4
				configASSERT( xResult );
  406c48:	b928      	cbnz	r0, 406c56 <prvSampleTimeNow+0x66>
  406c4a:	4b12      	ldr	r3, [pc, #72]	; (406c94 <prvSampleTimeNow+0xa4>)
  406c4c:	4798      	blx	r3
  406c4e:	bf00      	nop
  406c50:	e7fd      	b.n	406c4e <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406c52:	4e11      	ldr	r6, [pc, #68]	; (406c98 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  406c54:	4f11      	ldr	r7, [pc, #68]	; (406c9c <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406c56:	6833      	ldr	r3, [r6, #0]
  406c58:	681a      	ldr	r2, [r3, #0]
  406c5a:	2a00      	cmp	r2, #0
  406c5c:	d1d4      	bne.n	406c08 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  406c5e:	4a10      	ldr	r2, [pc, #64]	; (406ca0 <prvSampleTimeNow+0xb0>)
  406c60:	6810      	ldr	r0, [r2, #0]
  406c62:	490d      	ldr	r1, [pc, #52]	; (406c98 <prvSampleTimeNow+0xa8>)
  406c64:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  406c66:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  406c68:	2301      	movs	r3, #1
  406c6a:	f8c9 3000 	str.w	r3, [r9]
  406c6e:	e002      	b.n	406c76 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  406c70:	2300      	movs	r3, #0
  406c72:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  406c76:	4b04      	ldr	r3, [pc, #16]	; (406c88 <prvSampleTimeNow+0x98>)
  406c78:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  406c7c:	4640      	mov	r0, r8
  406c7e:	b002      	add	sp, #8
  406c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c84:	00406419 	.word	0x00406419
  406c88:	2000ad18 	.word	0x2000ad18
  406c8c:	004058d5 	.word	0x004058d5
  406c90:	00406b9d 	.word	0x00406b9d
  406c94:	00405999 	.word	0x00405999
  406c98:	2000acec 	.word	0x2000acec
  406c9c:	00405911 	.word	0x00405911
  406ca0:	2000ad20 	.word	0x2000ad20

00406ca4 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  406ca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406ca8:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  406caa:	4d4d      	ldr	r5, [pc, #308]	; (406de0 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  406cac:	f8df 8160 	ldr.w	r8, [pc, #352]	; 406e10 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  406cb0:	4b4c      	ldr	r3, [pc, #304]	; (406de4 <prvTimerTask+0x140>)
  406cb2:	681b      	ldr	r3, [r3, #0]
  406cb4:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  406cb6:	2a00      	cmp	r2, #0
  406cb8:	f000 8088 	beq.w	406dcc <prvTimerTask+0x128>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406cbc:	68db      	ldr	r3, [r3, #12]
  406cbe:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  406cc0:	4b49      	ldr	r3, [pc, #292]	; (406de8 <prvTimerTask+0x144>)
  406cc2:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406cc4:	a803      	add	r0, sp, #12
  406cc6:	4b49      	ldr	r3, [pc, #292]	; (406dec <prvTimerTask+0x148>)
  406cc8:	4798      	blx	r3
  406cca:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  406ccc:	9b03      	ldr	r3, [sp, #12]
  406cce:	2b00      	cmp	r3, #0
  406cd0:	d130      	bne.n	406d34 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406cd2:	4286      	cmp	r6, r0
  406cd4:	d824      	bhi.n	406d20 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  406cd6:	4b46      	ldr	r3, [pc, #280]	; (406df0 <prvTimerTask+0x14c>)
  406cd8:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406cda:	4b42      	ldr	r3, [pc, #264]	; (406de4 <prvTimerTask+0x140>)
  406cdc:	681b      	ldr	r3, [r3, #0]
  406cde:	68db      	ldr	r3, [r3, #12]
  406ce0:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  406ce2:	1d20      	adds	r0, r4, #4
  406ce4:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406ce6:	69e3      	ldr	r3, [r4, #28]
  406ce8:	2b01      	cmp	r3, #1
  406cea:	d114      	bne.n	406d16 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  406cec:	69a1      	ldr	r1, [r4, #24]
  406cee:	4633      	mov	r3, r6
  406cf0:	463a      	mov	r2, r7
  406cf2:	4431      	add	r1, r6
  406cf4:	4620      	mov	r0, r4
  406cf6:	4f3f      	ldr	r7, [pc, #252]	; (406df4 <prvTimerTask+0x150>)
  406cf8:	47b8      	blx	r7
  406cfa:	2801      	cmp	r0, #1
  406cfc:	d10b      	bne.n	406d16 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406cfe:	2100      	movs	r1, #0
  406d00:	9100      	str	r1, [sp, #0]
  406d02:	460b      	mov	r3, r1
  406d04:	4632      	mov	r2, r6
  406d06:	4620      	mov	r0, r4
  406d08:	4e3b      	ldr	r6, [pc, #236]	; (406df8 <prvTimerTask+0x154>)
  406d0a:	47b0      	blx	r6
			configASSERT( xResult );
  406d0c:	b918      	cbnz	r0, 406d16 <prvTimerTask+0x72>
  406d0e:	4b3b      	ldr	r3, [pc, #236]	; (406dfc <prvTimerTask+0x158>)
  406d10:	4798      	blx	r3
  406d12:	bf00      	nop
  406d14:	e7fd      	b.n	406d12 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406d18:	4620      	mov	r0, r4
  406d1a:	4798      	blx	r3
  406d1c:	e00c      	b.n	406d38 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  406d1e:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  406d20:	1bf1      	subs	r1, r6, r7
  406d22:	6828      	ldr	r0, [r5, #0]
  406d24:	4b36      	ldr	r3, [pc, #216]	; (406e00 <prvTimerTask+0x15c>)
  406d26:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  406d28:	4b31      	ldr	r3, [pc, #196]	; (406df0 <prvTimerTask+0x14c>)
  406d2a:	4798      	blx	r3
  406d2c:	b920      	cbnz	r0, 406d38 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  406d2e:	4b35      	ldr	r3, [pc, #212]	; (406e04 <prvTimerTask+0x160>)
  406d30:	4798      	blx	r3
  406d32:	e001      	b.n	406d38 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  406d34:	4b2e      	ldr	r3, [pc, #184]	; (406df0 <prvTimerTask+0x14c>)
  406d36:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406d38:	a802      	add	r0, sp, #8
  406d3a:	4b2c      	ldr	r3, [pc, #176]	; (406dec <prvTimerTask+0x148>)
  406d3c:	4798      	blx	r3
  406d3e:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  406d40:	4e31      	ldr	r6, [pc, #196]	; (406e08 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  406d42:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 406df4 <prvTimerTask+0x150>
  406d46:	e039      	b.n	406dbc <prvTimerTask+0x118>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  406d48:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  406d4a:	b11c      	cbz	r4, 406d54 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  406d4c:	6963      	ldr	r3, [r4, #20]
  406d4e:	b10b      	cbz	r3, 406d54 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  406d50:	1d20      	adds	r0, r4, #4
  406d52:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  406d54:	9b03      	ldr	r3, [sp, #12]
  406d56:	2b02      	cmp	r3, #2
  406d58:	d020      	beq.n	406d9c <prvTimerTask+0xf8>
  406d5a:	2b03      	cmp	r3, #3
  406d5c:	d02b      	beq.n	406db6 <prvTimerTask+0x112>
  406d5e:	2b00      	cmp	r3, #0
  406d60:	d12c      	bne.n	406dbc <prvTimerTask+0x118>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  406d62:	9904      	ldr	r1, [sp, #16]
  406d64:	69a0      	ldr	r0, [r4, #24]
  406d66:	460b      	mov	r3, r1
  406d68:	463a      	mov	r2, r7
  406d6a:	4401      	add	r1, r0
  406d6c:	4620      	mov	r0, r4
  406d6e:	47c8      	blx	r9
  406d70:	2801      	cmp	r0, #1
  406d72:	d123      	bne.n	406dbc <prvTimerTask+0x118>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406d74:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406d76:	4620      	mov	r0, r4
  406d78:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406d7a:	69e3      	ldr	r3, [r4, #28]
  406d7c:	2b01      	cmp	r3, #1
  406d7e:	d11d      	bne.n	406dbc <prvTimerTask+0x118>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  406d80:	69a2      	ldr	r2, [r4, #24]
  406d82:	2100      	movs	r1, #0
  406d84:	9100      	str	r1, [sp, #0]
  406d86:	460b      	mov	r3, r1
  406d88:	9804      	ldr	r0, [sp, #16]
  406d8a:	4402      	add	r2, r0
  406d8c:	4620      	mov	r0, r4
  406d8e:	4c1a      	ldr	r4, [pc, #104]	; (406df8 <prvTimerTask+0x154>)
  406d90:	47a0      	blx	r4
						configASSERT( xResult );
  406d92:	b998      	cbnz	r0, 406dbc <prvTimerTask+0x118>
  406d94:	4b19      	ldr	r3, [pc, #100]	; (406dfc <prvTimerTask+0x158>)
  406d96:	4798      	blx	r3
  406d98:	bf00      	nop
  406d9a:	e7fd      	b.n	406d98 <prvTimerTask+0xf4>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  406d9c:	9904      	ldr	r1, [sp, #16]
  406d9e:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  406da0:	b919      	cbnz	r1, 406daa <prvTimerTask+0x106>
  406da2:	4b16      	ldr	r3, [pc, #88]	; (406dfc <prvTimerTask+0x158>)
  406da4:	4798      	blx	r3
  406da6:	bf00      	nop
  406da8:	e7fd      	b.n	406da6 <prvTimerTask+0x102>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  406daa:	463b      	mov	r3, r7
  406dac:	463a      	mov	r2, r7
  406dae:	4439      	add	r1, r7
  406db0:	4620      	mov	r0, r4
  406db2:	47c8      	blx	r9
  406db4:	e002      	b.n	406dbc <prvTimerTask+0x118>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  406db6:	4620      	mov	r0, r4
  406db8:	4b14      	ldr	r3, [pc, #80]	; (406e0c <prvTimerTask+0x168>)
  406dba:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  406dbc:	2300      	movs	r3, #0
  406dbe:	461a      	mov	r2, r3
  406dc0:	a903      	add	r1, sp, #12
  406dc2:	6828      	ldr	r0, [r5, #0]
  406dc4:	47b0      	blx	r6
  406dc6:	2800      	cmp	r0, #0
  406dc8:	d1be      	bne.n	406d48 <prvTimerTask+0xa4>
  406dca:	e771      	b.n	406cb0 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  406dcc:	4b06      	ldr	r3, [pc, #24]	; (406de8 <prvTimerTask+0x144>)
  406dce:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406dd0:	a803      	add	r0, sp, #12
  406dd2:	4b06      	ldr	r3, [pc, #24]	; (406dec <prvTimerTask+0x148>)
  406dd4:	4798      	blx	r3
  406dd6:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  406dd8:	9b03      	ldr	r3, [sp, #12]
  406dda:	2b00      	cmp	r3, #0
  406ddc:	d09f      	beq.n	406d1e <prvTimerTask+0x7a>
  406dde:	e7a9      	b.n	406d34 <prvTimerTask+0x90>
  406de0:	2000ad1c 	.word	0x2000ad1c
  406de4:	2000acec 	.word	0x2000acec
  406de8:	00406409 	.word	0x00406409
  406dec:	00406bf1 	.word	0x00406bf1
  406df0:	00406559 	.word	0x00406559
  406df4:	00406aa9 	.word	0x00406aa9
  406df8:	00406b9d 	.word	0x00406b9d
  406dfc:	00405999 	.word	0x00405999
  406e00:	004060f9 	.word	0x004060f9
  406e04:	00405989 	.word	0x00405989
  406e08:	00405f9d 	.word	0x00405f9d
  406e0c:	00405bc5 	.word	0x00405bc5
  406e10:	00405911 	.word	0x00405911

00406e14 <task_led>:

/**
 * \brief This task, when activated, make LED blink at a fixed rate
 */
static void task_led(void *pvParameters)
{
  406e14:	b508      	push	{r3, lr}
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  406e16:	4c07      	ldr	r4, [pc, #28]	; (406e34 <task_led+0x20>)
		port->PIO_CODR = mask;
	} else {
		port->PIO_SODR = mask;
  406e18:	f44f 0600 	mov.w	r6, #8388608	; 0x800000
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0);
		vTaskDelay(TASK_LED_DELAY);
  406e1c:	4d06      	ldr	r5, [pc, #24]	; (406e38 <task_led+0x24>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  406e1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  406e20:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
		port->PIO_CODR = mask;
  406e24:	bf14      	ite	ne
  406e26:	6366      	strne	r6, [r4, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  406e28:	6326      	streq	r6, [r4, #48]	; 0x30
  406e2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  406e2e:	47a8      	blx	r5
	}
  406e30:	e7f5      	b.n	406e1e <task_led+0xa>
  406e32:	bf00      	nop
  406e34:	400e1200 	.word	0x400e1200
  406e38:	0040665d 	.word	0x0040665d

00406e3c <task_send_status>:
 *
 * Battery status and storage space are currently not implemented, so these
 * are simulated.
 */
static void task_send_status(void *pvParameters)
{
  406e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406e40:	b0ca      	sub	sp, #296	; 0x128
  406e42:	af02      	add	r7, sp, #8
	int8_t iBattery = 100;
	uint8_t name_buf[NAME_QUEUE_ITEM_SIZE];
	portBASE_TYPE xStatus = pdFAIL;
	uint16_t storage_space = 200;
	uint16_t remaining_space = 100;
	char status_packet[PACKET_SIZE] = {0};
  406e44:	22ff      	movs	r2, #255	; 0xff
  406e46:	2100      	movs	r1, #0
  406e48:	4638      	mov	r0, r7
  406e4a:	4b24      	ldr	r3, [pc, #144]	; (406edc <task_send_status+0xa0>)
  406e4c:	4798      	blx	r3
	vTaskDelay(TASK_SEND_STATUS_DELAY);
  406e4e:	f644 6020 	movw	r0, #20000	; 0x4e20
  406e52:	4b23      	ldr	r3, [pc, #140]	; (406ee0 <task_send_status+0xa4>)
  406e54:	4798      	blx	r3
 * are simulated.
 */
static void task_send_status(void *pvParameters)
{
	UNUSED(pvParameters);
	int8_t iBattery = 100;
  406e56:	2564      	movs	r5, #100	; 0x64
	uint16_t storage_space = 200;
	uint16_t remaining_space = 100;
	char status_packet[PACKET_SIZE] = {0};
	vTaskDelay(TASK_SEND_STATUS_DELAY);
	for (;;) {
		if(network_is_connected == IS_CONNECTED) {
  406e58:	4c22      	ldr	r4, [pc, #136]	; (406ee4 <task_send_status+0xa8>)
			// Read device name from queue
			xStatus = xQueuePeek(xName_Queue_handle,name_buf,0);
  406e5a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 406f00 <task_send_status+0xc4>
  406e5e:	4e22      	ldr	r6, [pc, #136]	; (406ee8 <task_send_status+0xac>)
	uint16_t storage_space = 200;
	uint16_t remaining_space = 100;
	char status_packet[PACKET_SIZE] = {0};
	vTaskDelay(TASK_SEND_STATUS_DELAY);
	for (;;) {
		if(network_is_connected == IS_CONNECTED) {
  406e60:	f994 3000 	ldrsb.w	r3, [r4]
  406e64:	2b01      	cmp	r3, #1
  406e66:	d133      	bne.n	406ed0 <task_send_status+0x94>
			// Read device name from queue
			xStatus = xQueuePeek(xName_Queue_handle,name_buf,0);
  406e68:	2200      	movs	r2, #0
  406e6a:	f507 7180 	add.w	r1, r7, #256	; 0x100
  406e6e:	f8d8 0000 	ldr.w	r0, [r8]
  406e72:	47b0      	blx	r6
			if(xStatus == pdPASS) {						// Only send status if device name is read
  406e74:	2801      	cmp	r0, #1
  406e76:	d12b      	bne.n	406ed0 <task_send_status+0x94>
  406e78:	46e9      	mov	r9, sp
				uint8_t name_len = name_buf[NAME_SIZE];
				char cName[name_len];
  406e7a:	f897 2100 	ldrb.w	r2, [r7, #256]	; 0x100
  406e7e:	1dd3      	adds	r3, r2, #7
  406e80:	f023 0307 	bic.w	r3, r3, #7
  406e84:	ebad 0d03 	sub.w	sp, sp, r3
  406e88:	f10d 0a08 	add.w	sl, sp, #8
				memcpy(cName,&name_buf[NAME],name_len);
  406e8c:	f207 1101 	addw	r1, r7, #257	; 0x101
  406e90:	4650      	mov	r0, sl
  406e92:	4b16      	ldr	r3, [pc, #88]	; (406eec <task_send_status+0xb0>)
  406e94:	4798      	blx	r3
				
				// Generate status packet
				if(generate_status_packet(status_packet, &cName, iBattery, 1, storage_space, remaining_space) == -1 ) {
  406e96:	b2ed      	uxtb	r5, r5
  406e98:	2364      	movs	r3, #100	; 0x64
  406e9a:	9301      	str	r3, [sp, #4]
  406e9c:	23c8      	movs	r3, #200	; 0xc8
  406e9e:	9300      	str	r3, [sp, #0]
  406ea0:	2301      	movs	r3, #1
  406ea2:	462a      	mov	r2, r5
  406ea4:	4651      	mov	r1, sl
  406ea6:	4638      	mov	r0, r7
  406ea8:	f8df a058 	ldr.w	sl, [pc, #88]	; 406f04 <task_send_status+0xc8>
  406eac:	47d0      	blx	sl
  406eae:	f1b0 3fff 	cmp.w	r0, #4294967295
  406eb2:	d102      	bne.n	406eba <task_send_status+0x7e>
					printf("-E- Error generating status message\r\n");
  406eb4:	480e      	ldr	r0, [pc, #56]	; (406ef0 <task_send_status+0xb4>)
  406eb6:	4b0f      	ldr	r3, [pc, #60]	; (406ef4 <task_send_status+0xb8>)
  406eb8:	4798      	blx	r3
				}
				
				network_send_status(status_packet, peer_address);
  406eba:	4b0f      	ldr	r3, [pc, #60]	; (406ef8 <task_send_status+0xbc>)
  406ebc:	6819      	ldr	r1, [r3, #0]
  406ebe:	4638      	mov	r0, r7
  406ec0:	4b0e      	ldr	r3, [pc, #56]	; (406efc <task_send_status+0xc0>)
  406ec2:	4798      	blx	r3
				
				// Simulate changing battery level
				iBattery -= 10;
  406ec4:	3d0a      	subs	r5, #10
  406ec6:	b26d      	sxtb	r5, r5
				if (iBattery <= 0)
				{
					iBattery = 100;
  406ec8:	2d00      	cmp	r5, #0
  406eca:	bfd8      	it	le
  406ecc:	2564      	movle	r5, #100	; 0x64
  406ece:	46cd      	mov	sp, r9
				}
			}
		}
		vTaskDelay(TASK_SEND_STATUS_DELAY);
  406ed0:	f644 6020 	movw	r0, #20000	; 0x4e20
  406ed4:	4b02      	ldr	r3, [pc, #8]	; (406ee0 <task_send_status+0xa4>)
  406ed6:	4798      	blx	r3
	}
  406ed8:	e7c2      	b.n	406e60 <task_send_status+0x24>
  406eda:	bf00      	nop
  406edc:	00408ded 	.word	0x00408ded
  406ee0:	0040665d 	.word	0x0040665d
  406ee4:	2000bdb0 	.word	0x2000bdb0
  406ee8:	00405f9d 	.word	0x00405f9d
  406eec:	00408cb9 	.word	0x00408cb9
  406ef0:	004125cc 	.word	0x004125cc
  406ef4:	00408701 	.word	0x00408701
  406ef8:	2000bdb4 	.word	0x2000bdb4
  406efc:	00400e11 	.word	0x00400e11
  406f00:	2000bdac 	.word	0x2000bdac
  406f04:	004018d9 	.word	0x004018d9

00406f08 <task_control_loop>:
}

static void task_control_loop(void *pvParameters)
{
  406f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f0c:	b08f      	sub	sp, #60	; 0x3c
	UNUSED(pvParameters);
	// Queue buffers
	volatile int8_t control_buf[CONTROL_MSG_QUEUE_ITEM_SIZE] = {0, 0};
  406f0e:	2400      	movs	r4, #0
  406f10:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
  406f14:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
	portTickType xInputValidTicks = TASK_CONTROL_INPUT_VALID_TIME_MS/portTICK_RATE_MS;
	portTickType xNoInputTicks = TASK_CONTROL_NO_INPUT_TIME_MS/portTICK_RATE_MS;
	portTickType xSettingsValidTicks = TASK_CONTROL_CHECK_SETTINGS_TIME_MS/portTICK_RATE_MS;
	xTimeOutType xSettingsTime;
	xTimeOutType xInputTIme;
	portTickType xInputTimeToWait = xInputValidTicks;
  406f18:	f240 23ee 	movw	r3, #750	; 0x2ee
  406f1c:	9307      	str	r3, [sp, #28]
	portTickType xSettingsTImeToWait = xSettingsValidTicks;
  406f1e:	f242 7310 	movw	r3, #10000	; 0x2710
  406f22:	9306      	str	r3, [sp, #24]
	vTaskSetTimeOutState( &xSettingsTime );
  406f24:	a80a      	add	r0, sp, #40	; 0x28
  406f26:	4d4d      	ldr	r5, [pc, #308]	; (40705c <task_control_loop+0x154>)
  406f28:	47a8      	blx	r5
	vTaskSetTimeOutState( &xInputTIme );
  406f2a:	a808      	add	r0, sp, #32
  406f2c:	47a8      	blx	r5
	// Flags for input validation
	int8_t check_for_settings = 1;
	int8_t read_control_input = 1;
	
	// Motor initialization
	propeller_motor1_start(0);
  406f2e:	4620      	mov	r0, r4
  406f30:	4b4b      	ldr	r3, [pc, #300]	; (407060 <task_control_loop+0x158>)
  406f32:	4798      	blx	r3
	servos_propeller1_start();
  406f34:	4b4b      	ldr	r3, [pc, #300]	; (407064 <task_control_loop+0x15c>)
  406f36:	4798      	blx	r3
	portTickType xSettingsTImeToWait = xSettingsValidTicks;
	vTaskSetTimeOutState( &xSettingsTime );
	vTaskSetTimeOutState( &xInputTIme );
	
	// Flags for input validation
	int8_t check_for_settings = 1;
  406f38:	2301      	movs	r3, #1
  406f3a:	9304      	str	r3, [sp, #16]
		}
		
		while(1) {
#ifdef XY_COORDS_INPUT
			// Calculate propeller speed as magnitude of input vector
			uint8_t propeller_speed = sqrt(pow(control_buf[X_COORD],2) + pow(control_buf[Y_COORD],2));
  406f3c:	4f4a      	ldr	r7, [pc, #296]	; (407068 <task_control_loop+0x160>)
  406f3e:	4e4b      	ldr	r6, [pc, #300]	; (40706c <task_control_loop+0x164>)
			// Determine x,y from hypotenuse and angle
			
#endif
			
			// Check for settings validity
			if( xTaskCheckForTimeOut( &xSettingsTime, &xSettingsTImeToWait ) != pdFALSE ) {
  406f40:	4d4b      	ldr	r5, [pc, #300]	; (407070 <task_control_loop+0x168>)
	portTickType xSettingsTImeToWait = xSettingsValidTicks;
	vTaskSetTimeOutState( &xSettingsTime );
	vTaskSetTimeOutState( &xInputTIme );
	
	// Flags for input validation
	int8_t check_for_settings = 1;
  406f42:	2301      	movs	r3, #1
  406f44:	9303      	str	r3, [sp, #12]
#endif
			
			// Check for settings validity
			if( xTaskCheckForTimeOut( &xSettingsTime, &xSettingsTImeToWait ) != pdFALSE ) {
				// Settings have become invalid and should be checked again
				check_for_settings = 1;
  406f46:	9305      	str	r3, [sp, #20]
  406f48:	e001      	b.n	406f4e <task_control_loop+0x46>
  406f4a:	9b05      	ldr	r3, [sp, #20]
  406f4c:	9304      	str	r3, [sp, #16]
	propeller_motor1_start(0);
	servos_propeller1_start();
	for (;;)
	{
		/* Read settings */
		if(check_for_settings > 0) {
  406f4e:	9b04      	ldr	r3, [sp, #16]
  406f50:	2b00      	cmp	r3, #0
  406f52:	dd11      	ble.n	406f78 <task_control_loop+0x70>
			xStatus = xQueuePeek(xSettings_Msg_Queue_handle, settings_buf, 0);
  406f54:	2301      	movs	r3, #1
  406f56:	2200      	movs	r2, #0
  406f58:	a90c      	add	r1, sp, #48	; 0x30
  406f5a:	4846      	ldr	r0, [pc, #280]	; (407074 <task_control_loop+0x16c>)
  406f5c:	6800      	ldr	r0, [r0, #0]
  406f5e:	4c46      	ldr	r4, [pc, #280]	; (407078 <task_control_loop+0x170>)
  406f60:	47a0      	blx	r4
			if(xStatus == pdPASS)
  406f62:	2801      	cmp	r0, #1
  406f64:	d108      	bne.n	406f78 <task_control_loop+0x70>
			{
				vTaskSetTimeOutState( &xSettingsTime );
  406f66:	a80a      	add	r0, sp, #40	; 0x28
  406f68:	4b3c      	ldr	r3, [pc, #240]	; (40705c <task_control_loop+0x154>)
  406f6a:	4798      	blx	r3
				xSettingsTImeToWait = xSettingsValidTicks;
  406f6c:	f242 7310 	movw	r3, #10000	; 0x2710
  406f70:	9306      	str	r3, [sp, #24]
				check_for_settings = -1;
  406f72:	f04f 33ff 	mov.w	r3, #4294967295
  406f76:	9304      	str	r3, [sp, #16]
			}
		}
		
		/* Read Control input */
		if(read_control_input > 0) {
  406f78:	9b03      	ldr	r3, [sp, #12]
  406f7a:	2b00      	cmp	r3, #0
  406f7c:	dd1e      	ble.n	406fbc <task_control_loop+0xb4>
			xStatus = xQueueReceive(xControl_Msg_Queue_handle, control_buf, 0);
  406f7e:	2300      	movs	r3, #0
  406f80:	461a      	mov	r2, r3
  406f82:	a90d      	add	r1, sp, #52	; 0x34
  406f84:	483d      	ldr	r0, [pc, #244]	; (40707c <task_control_loop+0x174>)
  406f86:	6800      	ldr	r0, [r0, #0]
  406f88:	4c3b      	ldr	r4, [pc, #236]	; (407078 <task_control_loop+0x170>)
  406f8a:	47a0      	blx	r4
			if(xStatus == pdPASS)
  406f8c:	2801      	cmp	r0, #1
  406f8e:	d109      	bne.n	406fa4 <task_control_loop+0x9c>
			{
				vTaskSetTimeOutState( &xInputTIme );
  406f90:	a808      	add	r0, sp, #32
  406f92:	4b32      	ldr	r3, [pc, #200]	; (40705c <task_control_loop+0x154>)
  406f94:	4798      	blx	r3
				xInputTimeToWait = xInputValidTicks;
  406f96:	f240 23ee 	movw	r3, #750	; 0x2ee
  406f9a:	9307      	str	r3, [sp, #28]
				read_control_input = -1;
  406f9c:	f04f 33ff 	mov.w	r3, #4294967295
  406fa0:	9303      	str	r3, [sp, #12]
  406fa2:	e00b      	b.n	406fbc <task_control_loop+0xb4>
			} else {
				// Could not read control input. Set input to zero.
				control_buf[POW] = 0;
  406fa4:	2400      	movs	r4, #0
  406fa6:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
				control_buf[ANG] = 0;
  406faa:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
				vTaskSetTimeOutState( &xInputTIme );
  406fae:	a808      	add	r0, sp, #32
  406fb0:	4b2a      	ldr	r3, [pc, #168]	; (40705c <task_control_loop+0x154>)
  406fb2:	4798      	blx	r3
				xInputTimeToWait = xNoInputTicks;
  406fb4:	9407      	str	r4, [sp, #28]
				read_control_input = -1;
  406fb6:	f04f 33ff 	mov.w	r3, #4294967295
  406fba:	9303      	str	r3, [sp, #12]
		}
		
		while(1) {
#ifdef XY_COORDS_INPUT
			// Calculate propeller speed as magnitude of input vector
			uint8_t propeller_speed = sqrt(pow(control_buf[X_COORD],2) + pow(control_buf[Y_COORD],2));
  406fbc:	4c30      	ldr	r4, [pc, #192]	; (407080 <task_control_loop+0x178>)
  406fbe:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
  406fc2:	b240      	sxtb	r0, r0
  406fc4:	47b8      	blx	r7
  406fc6:	4682      	mov	sl, r0
  406fc8:	468b      	mov	fp, r1
  406fca:	f89d 0035 	ldrb.w	r0, [sp, #53]	; 0x35
  406fce:	b240      	sxtb	r0, r0
  406fd0:	47b8      	blx	r7
  406fd2:	4680      	mov	r8, r0
  406fd4:	4689      	mov	r9, r1
  406fd6:	4652      	mov	r2, sl
  406fd8:	465b      	mov	r3, fp
  406fda:	4650      	mov	r0, sl
  406fdc:	4659      	mov	r1, fp
  406fde:	47b0      	blx	r6
  406fe0:	e9cd 0100 	strd	r0, r1, [sp]
  406fe4:	4652      	mov	r2, sl
  406fe6:	465b      	mov	r3, fp
  406fe8:	4650      	mov	r0, sl
  406fea:	4659      	mov	r1, fp
  406fec:	47b0      	blx	r6
  406fee:	4682      	mov	sl, r0
  406ff0:	468b      	mov	fp, r1
  406ff2:	4642      	mov	r2, r8
  406ff4:	464b      	mov	r3, r9
  406ff6:	4640      	mov	r0, r8
  406ff8:	4649      	mov	r1, r9
  406ffa:	47b0      	blx	r6
  406ffc:	4602      	mov	r2, r0
  406ffe:	460b      	mov	r3, r1
  407000:	4650      	mov	r0, sl
  407002:	4659      	mov	r1, fp
  407004:	47a0      	blx	r4
  407006:	4b1f      	ldr	r3, [pc, #124]	; (407084 <task_control_loop+0x17c>)
  407008:	4798      	blx	r3
			propeller_motor1_set_speed(propeller_speed);
  40700a:	4b1f      	ldr	r3, [pc, #124]	; (407088 <task_control_loop+0x180>)
  40700c:	4798      	blx	r3
  40700e:	b2c0      	uxtb	r0, r0
  407010:	4b1e      	ldr	r3, [pc, #120]	; (40708c <task_control_loop+0x184>)
  407012:	4798      	blx	r3
			
			// Determine rotor positions from X,Y-coordinates
			int16_t inner_rotor_deg = INNER_SERVO_OFFSET + control_buf[X_COORD];
  407014:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
  407018:	b240      	sxtb	r0, r0
  40701a:	305a      	adds	r0, #90	; 0x5a
  40701c:	b200      	sxth	r0, r0
			if(inner_rotor_deg < 0)
				inner_rotor_deg = 0;
				
			int16_t outer_rotor_deg = OUTER_SERVO_OFFSET + control_buf[Y_COORD];
  40701e:	f89d 8035 	ldrb.w	r8, [sp, #53]	; 0x35
  407022:	fa4f f888 	sxtb.w	r8, r8
  407026:	f108 085a 	add.w	r8, r8, #90	; 0x5a
  40702a:	fa0f f888 	sxth.w	r8, r8
			if(outer_rotor_deg < 0)
				outer_rotor_deg = 0;
			servos_propeller1_inner_set_position((uint8_t) inner_rotor_deg);
  40702e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
  407032:	b2c0      	uxtb	r0, r0
  407034:	4b16      	ldr	r3, [pc, #88]	; (407090 <task_control_loop+0x188>)
  407036:	4798      	blx	r3
			servos_propeller1_outer_set_position((uint8_t) outer_rotor_deg);							
  407038:	ea28 70e8 	bic.w	r0, r8, r8, asr #31
  40703c:	b2c0      	uxtb	r0, r0
  40703e:	4b15      	ldr	r3, [pc, #84]	; (407094 <task_control_loop+0x18c>)
  407040:	4798      	blx	r3
			// Determine x,y from hypotenuse and angle
			
#endif
			
			// Check for settings validity
			if( xTaskCheckForTimeOut( &xSettingsTime, &xSettingsTImeToWait ) != pdFALSE ) {
  407042:	a906      	add	r1, sp, #24
  407044:	a80a      	add	r0, sp, #40	; 0x28
  407046:	47a8      	blx	r5
  407048:	2800      	cmp	r0, #0
  40704a:	f47f af7e 	bne.w	406f4a <task_control_loop+0x42>
				check_for_settings = 1;
				break;
			}
			
			// Check for input validity
			if( xTaskCheckForTimeOut( &xInputTIme, &xInputTimeToWait ) != pdFALSE ) {
  40704e:	a907      	add	r1, sp, #28
  407050:	a808      	add	r0, sp, #32
  407052:	47a8      	blx	r5
  407054:	2800      	cmp	r0, #0
  407056:	d0b2      	beq.n	406fbe <task_control_loop+0xb6>
  407058:	e773      	b.n	406f42 <task_control_loop+0x3a>
  40705a:	bf00      	nop
  40705c:	004068f5 	.word	0x004068f5
  407060:	00401485 	.word	0x00401485
  407064:	00401ff9 	.word	0x00401ff9
  407068:	00407965 	.word	0x00407965
  40706c:	00407a31 	.word	0x00407a31
  407070:	0040691d 	.word	0x0040691d
  407074:	2000bdbc 	.word	0x2000bdbc
  407078:	00405f9d 	.word	0x00405f9d
  40707c:	2000bdc4 	.word	0x2000bdc4
  407080:	004076cd 	.word	0x004076cd
  407084:	00407485 	.word	0x00407485
  407088:	00407f91 	.word	0x00407f91
  40708c:	004014cd 	.word	0x004014cd
  407090:	00402011 	.word	0x00402011
  407094:	00402071 	.word	0x00402071

00407098 <task_winc>:
		vTaskDelay(TASK_LED_DELAY);
	}
}

static void task_winc(void *pvParameters)
{
  407098:	b570      	push	{r4, r5, r6, lr}
  40709a:	f5ad 6d00 	sub.w	sp, sp, #2048	; 0x800
	UNUSED(pvParameters);
	
	/* Read persisted settings from non-volatile memory 
	 *
	 * Must be executed after FreeFRTOS scheduler has been started. */
	printf("-I- Restoring settings from non-volatile memory...\r\n");
  40709e:	482b      	ldr	r0, [pc, #172]	; (40714c <task_winc+0xb4>)
  4070a0:	4b2b      	ldr	r3, [pc, #172]	; (407150 <task_winc+0xb8>)
  4070a2:	4798      	blx	r3
	uint8_t buf[PAGE_SIZE];
	int16_t ret = nand_flash_storage_read(buf);
  4070a4:	4668      	mov	r0, sp
  4070a6:	4b2b      	ldr	r3, [pc, #172]	; (407154 <task_winc+0xbc>)
  4070a8:	4798      	blx	r3
	if(ret > 0)
  4070aa:	2800      	cmp	r0, #0
  4070ac:	dd30      	ble.n	407110 <task_winc+0x78>
	{
		/* Clear non-data bits */
		memset(buf+ret,0,PAGE_SIZE-ret);
  4070ae:	f5c0 6200 	rsb	r2, r0, #2048	; 0x800
  4070b2:	2100      	movs	r1, #0
  4070b4:	4468      	add	r0, sp
  4070b6:	4b28      	ldr	r3, [pc, #160]	; (407158 <task_winc+0xc0>)
  4070b8:	4798      	blx	r3
		int8_t ret = network_message_handler(buf);
  4070ba:	4668      	mov	r0, sp
  4070bc:	4b27      	ldr	r3, [pc, #156]	; (40715c <task_winc+0xc4>)
  4070be:	4798      	blx	r3
		if(ret == PARSER_SUCCESS) {
  4070c0:	b918      	cbnz	r0, 4070ca <task_winc+0x32>
			printf("-I- Settings successfully restored\r\n");
  4070c2:	4827      	ldr	r0, [pc, #156]	; (407160 <task_winc+0xc8>)
  4070c4:	4b22      	ldr	r3, [pc, #136]	; (407150 <task_winc+0xb8>)
  4070c6:	4798      	blx	r3
  4070c8:	e031      	b.n	40712e <task_winc+0x96>
		} else if (ret == PARSER_ERROR) {
  4070ca:	f1b0 3fff 	cmp.w	r0, #4294967295
  4070ce:	d10f      	bne.n	4070f0 <task_winc+0x58>
			iPower_save_mode = DEFAULT_POWER_SAVE_MODE;
  4070d0:	23ff      	movs	r3, #255	; 0xff
  4070d2:	4a24      	ldr	r2, [pc, #144]	; (407164 <task_winc+0xcc>)
  4070d4:	7013      	strb	r3, [r2, #0]
			iAssisted_drive_mode = DEFAULT_ASSISTED_DRIVE_MODE;
  4070d6:	4a24      	ldr	r2, [pc, #144]	; (407168 <task_winc+0xd0>)
  4070d8:	7013      	strb	r3, [r2, #0]
			uiVideo_quality = DEFAULT_VIDEO_QUALITY;
  4070da:	2201      	movs	r2, #1
  4070dc:	4b23      	ldr	r3, [pc, #140]	; (40716c <task_winc+0xd4>)
  4070de:	701a      	strb	r2, [r3, #0]
			
			ret = apply_default_settings();
  4070e0:	4b23      	ldr	r3, [pc, #140]	; (407170 <task_winc+0xd8>)
  4070e2:	4798      	blx	r3
			if(ret != PARSER_SUCCESS)
  4070e4:	b100      	cbz	r0, 4070e8 <task_winc+0x50>
  4070e6:	e7fe      	b.n	4070e6 <task_winc+0x4e>
				while(1) {
				}
			printf("-I- No settings found. Default settings applied.\r\n");
  4070e8:	4822      	ldr	r0, [pc, #136]	; (407174 <task_winc+0xdc>)
  4070ea:	4b19      	ldr	r3, [pc, #100]	; (407150 <task_winc+0xb8>)
  4070ec:	4798      	blx	r3
  4070ee:	e01e      	b.n	40712e <task_winc+0x96>
		} else {
			iPower_save_mode = DEFAULT_POWER_SAVE_MODE;
  4070f0:	23ff      	movs	r3, #255	; 0xff
  4070f2:	4a1c      	ldr	r2, [pc, #112]	; (407164 <task_winc+0xcc>)
  4070f4:	7013      	strb	r3, [r2, #0]
			iAssisted_drive_mode = DEFAULT_ASSISTED_DRIVE_MODE;
  4070f6:	4a1c      	ldr	r2, [pc, #112]	; (407168 <task_winc+0xd0>)
  4070f8:	7013      	strb	r3, [r2, #0]
			uiVideo_quality = DEFAULT_VIDEO_QUALITY;
  4070fa:	2201      	movs	r2, #1
  4070fc:	4b1b      	ldr	r3, [pc, #108]	; (40716c <task_winc+0xd4>)
  4070fe:	701a      	strb	r2, [r3, #0]
			
			ret = apply_default_settings();
  407100:	4b1b      	ldr	r3, [pc, #108]	; (407170 <task_winc+0xd8>)
  407102:	4798      	blx	r3
				if(ret != PARSER_SUCCESS)
  407104:	b100      	cbz	r0, 407108 <task_winc+0x70>
  407106:	e7fe      	b.n	407106 <task_winc+0x6e>
					while(1) {
					}
			printf("-E- Error restoring settings. Default settings applied.\r\n");
  407108:	481b      	ldr	r0, [pc, #108]	; (407178 <task_winc+0xe0>)
  40710a:	4b11      	ldr	r3, [pc, #68]	; (407150 <task_winc+0xb8>)
  40710c:	4798      	blx	r3
  40710e:	e00e      	b.n	40712e <task_winc+0x96>
		}
	} else {
		iPower_save_mode = DEFAULT_POWER_SAVE_MODE;
  407110:	23ff      	movs	r3, #255	; 0xff
  407112:	4a14      	ldr	r2, [pc, #80]	; (407164 <task_winc+0xcc>)
  407114:	7013      	strb	r3, [r2, #0]
		iAssisted_drive_mode = DEFAULT_ASSISTED_DRIVE_MODE;
  407116:	4a14      	ldr	r2, [pc, #80]	; (407168 <task_winc+0xd0>)
  407118:	7013      	strb	r3, [r2, #0]
		uiVideo_quality = DEFAULT_VIDEO_QUALITY;
  40711a:	2201      	movs	r2, #1
  40711c:	4b13      	ldr	r3, [pc, #76]	; (40716c <task_winc+0xd4>)
  40711e:	701a      	strb	r2, [r3, #0]
		
		ret = apply_default_settings();
  407120:	4b13      	ldr	r3, [pc, #76]	; (407170 <task_winc+0xd8>)
  407122:	4798      	blx	r3
			if(ret != PARSER_SUCCESS)
  407124:	b100      	cbz	r0, 407128 <task_winc+0x90>
  407126:	e7fe      	b.n	407126 <task_winc+0x8e>
				while(1) {
				}
		printf("-E- Error retrieving settings. Default settings applied.\r\n");
  407128:	4814      	ldr	r0, [pc, #80]	; (40717c <task_winc+0xe4>)
  40712a:	4b09      	ldr	r3, [pc, #36]	; (407150 <task_winc+0xb8>)
  40712c:	4798      	blx	r3
	}
		
	/* Start Wi-Fi P2P mode */
	wifi_p2p_start();
  40712e:	4b14      	ldr	r3, [pc, #80]	; (407180 <task_winc+0xe8>)
  407130:	4798      	blx	r3
		
	for(;;) {
		xSemaphoreTake(xWINC_Semaphore_handle, portMAX_DELAY);
  407132:	4e14      	ldr	r6, [pc, #80]	; (407184 <task_winc+0xec>)
  407134:	2400      	movs	r4, #0
  407136:	4d14      	ldr	r5, [pc, #80]	; (407188 <task_winc+0xf0>)
  407138:	4623      	mov	r3, r4
  40713a:	f04f 32ff 	mov.w	r2, #4294967295
  40713e:	4621      	mov	r1, r4
  407140:	6830      	ldr	r0, [r6, #0]
  407142:	47a8      	blx	r5
		m2m_wifi_handle_events(NULL);
  407144:	4620      	mov	r0, r4
  407146:	4b11      	ldr	r3, [pc, #68]	; (40718c <task_winc+0xf4>)
  407148:	4798      	blx	r3
  40714a:	e7f5      	b.n	407138 <task_winc+0xa0>
  40714c:	004125f4 	.word	0x004125f4
  407150:	00408701 	.word	0x00408701
  407154:	00400bf5 	.word	0x00400bf5
  407158:	00408ded 	.word	0x00408ded
  40715c:	00401509 	.word	0x00401509
  407160:	0041262c 	.word	0x0041262c
  407164:	2000bdcc 	.word	0x2000bdcc
  407168:	2000bdfc 	.word	0x2000bdfc
  40716c:	2000bdb8 	.word	0x2000bdb8
  407170:	00401cf1 	.word	0x00401cf1
  407174:	00412654 	.word	0x00412654
  407178:	00412688 	.word	0x00412688
  40717c:	004126c4 	.word	0x004126c4
  407180:	004013b1 	.word	0x004013b1
  407184:	2000bdc0 	.word	0x2000bdc0
  407188:	00405f9d 	.word	0x00405f9d
  40718c:	00402fb9 	.word	0x00402fb9

00407190 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  407190:	b5f0      	push	{r4, r5, r6, r7, lr}
  407192:	b083      	sub	sp, #12
  407194:	4605      	mov	r5, r0
  407196:	460c      	mov	r4, r1
	uint32_t val = 0;
  407198:	2300      	movs	r3, #0
  40719a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40719c:	4b18      	ldr	r3, [pc, #96]	; (407200 <usart_serial_getchar+0x70>)
  40719e:	4298      	cmp	r0, r3
  4071a0:	d107      	bne.n	4071b2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4071a2:	461f      	mov	r7, r3
  4071a4:	4e17      	ldr	r6, [pc, #92]	; (407204 <usart_serial_getchar+0x74>)
  4071a6:	4621      	mov	r1, r4
  4071a8:	4638      	mov	r0, r7
  4071aa:	47b0      	blx	r6
  4071ac:	2800      	cmp	r0, #0
  4071ae:	d1fa      	bne.n	4071a6 <usart_serial_getchar+0x16>
  4071b0:	e017      	b.n	4071e2 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4071b2:	4b15      	ldr	r3, [pc, #84]	; (407208 <usart_serial_getchar+0x78>)
  4071b4:	4298      	cmp	r0, r3
  4071b6:	d107      	bne.n	4071c8 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4071b8:	461e      	mov	r6, r3
  4071ba:	4d12      	ldr	r5, [pc, #72]	; (407204 <usart_serial_getchar+0x74>)
  4071bc:	4621      	mov	r1, r4
  4071be:	4630      	mov	r0, r6
  4071c0:	47a8      	blx	r5
  4071c2:	2800      	cmp	r0, #0
  4071c4:	d1fa      	bne.n	4071bc <usart_serial_getchar+0x2c>
  4071c6:	e018      	b.n	4071fa <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4071c8:	4b10      	ldr	r3, [pc, #64]	; (40720c <usart_serial_getchar+0x7c>)
  4071ca:	4298      	cmp	r0, r3
  4071cc:	d109      	bne.n	4071e2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4071ce:	461e      	mov	r6, r3
  4071d0:	4d0f      	ldr	r5, [pc, #60]	; (407210 <usart_serial_getchar+0x80>)
  4071d2:	a901      	add	r1, sp, #4
  4071d4:	4630      	mov	r0, r6
  4071d6:	47a8      	blx	r5
  4071d8:	2800      	cmp	r0, #0
  4071da:	d1fa      	bne.n	4071d2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4071dc:	9b01      	ldr	r3, [sp, #4]
  4071de:	7023      	strb	r3, [r4, #0]
  4071e0:	e00b      	b.n	4071fa <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4071e2:	4b0c      	ldr	r3, [pc, #48]	; (407214 <usart_serial_getchar+0x84>)
  4071e4:	429d      	cmp	r5, r3
  4071e6:	d108      	bne.n	4071fa <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4071e8:	461e      	mov	r6, r3
  4071ea:	4d09      	ldr	r5, [pc, #36]	; (407210 <usart_serial_getchar+0x80>)
  4071ec:	a901      	add	r1, sp, #4
  4071ee:	4630      	mov	r0, r6
  4071f0:	47a8      	blx	r5
  4071f2:	2800      	cmp	r0, #0
  4071f4:	d1fa      	bne.n	4071ec <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4071f6:	9b01      	ldr	r3, [sp, #4]
  4071f8:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4071fa:	b003      	add	sp, #12
  4071fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4071fe:	bf00      	nop
  407200:	400e0600 	.word	0x400e0600
  407204:	00404d65 	.word	0x00404d65
  407208:	400e0800 	.word	0x400e0800
  40720c:	40024000 	.word	0x40024000
  407210:	00404cb5 	.word	0x00404cb5
  407214:	40028000 	.word	0x40028000

00407218 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  407218:	b570      	push	{r4, r5, r6, lr}
  40721a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40721c:	4b18      	ldr	r3, [pc, #96]	; (407280 <usart_serial_putchar+0x68>)
  40721e:	4298      	cmp	r0, r3
  407220:	d108      	bne.n	407234 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  407222:	461e      	mov	r6, r3
  407224:	4d17      	ldr	r5, [pc, #92]	; (407284 <usart_serial_putchar+0x6c>)
  407226:	4621      	mov	r1, r4
  407228:	4630      	mov	r0, r6
  40722a:	47a8      	blx	r5
  40722c:	2800      	cmp	r0, #0
  40722e:	d1fa      	bne.n	407226 <usart_serial_putchar+0xe>
		return 1;
  407230:	2001      	movs	r0, #1
  407232:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  407234:	4b14      	ldr	r3, [pc, #80]	; (407288 <usart_serial_putchar+0x70>)
  407236:	4298      	cmp	r0, r3
  407238:	d108      	bne.n	40724c <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40723a:	461e      	mov	r6, r3
  40723c:	4d11      	ldr	r5, [pc, #68]	; (407284 <usart_serial_putchar+0x6c>)
  40723e:	4621      	mov	r1, r4
  407240:	4630      	mov	r0, r6
  407242:	47a8      	blx	r5
  407244:	2800      	cmp	r0, #0
  407246:	d1fa      	bne.n	40723e <usart_serial_putchar+0x26>
		return 1;
  407248:	2001      	movs	r0, #1
  40724a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40724c:	4b0f      	ldr	r3, [pc, #60]	; (40728c <usart_serial_putchar+0x74>)
  40724e:	4298      	cmp	r0, r3
  407250:	d108      	bne.n	407264 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  407252:	461e      	mov	r6, r3
  407254:	4d0e      	ldr	r5, [pc, #56]	; (407290 <usart_serial_putchar+0x78>)
  407256:	4621      	mov	r1, r4
  407258:	4630      	mov	r0, r6
  40725a:	47a8      	blx	r5
  40725c:	2800      	cmp	r0, #0
  40725e:	d1fa      	bne.n	407256 <usart_serial_putchar+0x3e>
		return 1;
  407260:	2001      	movs	r0, #1
  407262:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  407264:	4b0b      	ldr	r3, [pc, #44]	; (407294 <usart_serial_putchar+0x7c>)
  407266:	4298      	cmp	r0, r3
  407268:	d108      	bne.n	40727c <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  40726a:	461e      	mov	r6, r3
  40726c:	4d08      	ldr	r5, [pc, #32]	; (407290 <usart_serial_putchar+0x78>)
  40726e:	4621      	mov	r1, r4
  407270:	4630      	mov	r0, r6
  407272:	47a8      	blx	r5
  407274:	2800      	cmp	r0, #0
  407276:	d1fa      	bne.n	40726e <usart_serial_putchar+0x56>
		return 1;
  407278:	2001      	movs	r0, #1
  40727a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40727c:	2000      	movs	r0, #0
}
  40727e:	bd70      	pop	{r4, r5, r6, pc}
  407280:	400e0600 	.word	0x400e0600
  407284:	00404d55 	.word	0x00404d55
  407288:	400e0800 	.word	0x400e0800
  40728c:	40024000 	.word	0x40024000
  407290:	00404ca1 	.word	0x00404ca1
  407294:	40028000 	.word	0x40028000

00407298 <vApplicationMallocFailedHook>:
extern void vApplicationTickHook(void)
{
}

extern void vApplicationMallocFailedHook(void)
{
  407298:	b508      	push	{r3, lr}
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	/* Force an assert. */
	configASSERT( ( volatile void * ) NULL );
  40729a:	4b02      	ldr	r3, [pc, #8]	; (4072a4 <vApplicationMallocFailedHook+0xc>)
  40729c:	4798      	blx	r3
  40729e:	bf00      	nop
  4072a0:	e7fd      	b.n	40729e <vApplicationMallocFailedHook+0x6>
  4072a2:	bf00      	nop
  4072a4:	00405999 	.word	0x00405999

004072a8 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main (void)
{
  4072a8:	b500      	push	{lr}
  4072aa:	b089      	sub	sp, #36	; 0x24
	sysclk_init();
  4072ac:	4b4b      	ldr	r3, [pc, #300]	; (4073dc <main+0x134>)
  4072ae:	4798      	blx	r3
	board_init();
  4072b0:	4b4b      	ldr	r3, [pc, #300]	; (4073e0 <main+0x138>)
  4072b2:	4798      	blx	r3
  4072b4:	2009      	movs	r0, #9
  4072b6:	4d4b      	ldr	r5, [pc, #300]	; (4073e4 <main+0x13c>)
  4072b8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4072ba:	4c4b      	ldr	r4, [pc, #300]	; (4073e8 <main+0x140>)
  4072bc:	4b4b      	ldr	r3, [pc, #300]	; (4073ec <main+0x144>)
  4072be:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4072c0:	4a4b      	ldr	r2, [pc, #300]	; (4073f0 <main+0x148>)
  4072c2:	4b4c      	ldr	r3, [pc, #304]	; (4073f4 <main+0x14c>)
  4072c4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4072c6:	4a4c      	ldr	r2, [pc, #304]	; (4073f8 <main+0x150>)
  4072c8:	4b4c      	ldr	r3, [pc, #304]	; (4073fc <main+0x154>)
  4072ca:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4072cc:	4b4c      	ldr	r3, [pc, #304]	; (407400 <main+0x158>)
  4072ce:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
  4072d0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4072d4:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
  4072d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4072da:	9307      	str	r3, [sp, #28]
  4072dc:	2009      	movs	r0, #9
  4072de:	47a8      	blx	r5
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4072e0:	a905      	add	r1, sp, #20
  4072e2:	4620      	mov	r0, r4
  4072e4:	4b47      	ldr	r3, [pc, #284]	; (407404 <main+0x15c>)
  4072e6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4072e8:	4d47      	ldr	r5, [pc, #284]	; (407408 <main+0x160>)
  4072ea:	682b      	ldr	r3, [r5, #0]
  4072ec:	2100      	movs	r1, #0
  4072ee:	6898      	ldr	r0, [r3, #8]
  4072f0:	4c46      	ldr	r4, [pc, #280]	; (40740c <main+0x164>)
  4072f2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4072f4:	682b      	ldr	r3, [r5, #0]
  4072f6:	2100      	movs	r1, #0
  4072f8:	6858      	ldr	r0, [r3, #4]
  4072fa:	47a0      	blx	r4

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
	printf(STRING_HEADER);
  4072fc:	4844      	ldr	r0, [pc, #272]	; (407410 <main+0x168>)
  4072fe:	4b45      	ldr	r3, [pc, #276]	; (407414 <main+0x16c>)
  407300:	4798      	blx	r3
	
	/* Initialize non-volatile memory */
	nand_flash_storage_init();
  407302:	4b45      	ldr	r3, [pc, #276]	; (407418 <main+0x170>)
  407304:	4798      	blx	r3
	
#ifdef FREE_RTOS_LED_BLINKER_TASK
	/* Create LED task */
	if(xTaskCreate(task_led, "LED Task", TASK_LED_STACK_SIZE, NULL, TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
  407306:	2300      	movs	r3, #0
  407308:	9303      	str	r3, [sp, #12]
  40730a:	9302      	str	r3, [sp, #8]
  40730c:	9301      	str	r3, [sp, #4]
  40730e:	9300      	str	r3, [sp, #0]
  407310:	f44f 7280 	mov.w	r2, #256	; 0x100
  407314:	4941      	ldr	r1, [pc, #260]	; (40741c <main+0x174>)
  407316:	4842      	ldr	r0, [pc, #264]	; (407420 <main+0x178>)
  407318:	4c42      	ldr	r4, [pc, #264]	; (407424 <main+0x17c>)
  40731a:	47a0      	blx	r4
  40731c:	2801      	cmp	r0, #1
		printf("-E- Failed to create LED Task"STRING_EOL);
  40731e:	bf14      	ite	ne
  407320:	4841      	ldrne	r0, [pc, #260]	; (407428 <main+0x180>)
	} else {
		printf("-I- Created LED Task"STRING_EOL);
  407322:	4842      	ldreq	r0, [pc, #264]	; (40742c <main+0x184>)
  407324:	4b3b      	ldr	r3, [pc, #236]	; (407414 <main+0x16c>)
  407326:	4798      	blx	r3
	}
#endif

#ifdef FREE_RTOS_WINC_TASK
	/* Initialize the BSP. */
	nm_bsp_init();
  407328:	4b41      	ldr	r3, [pc, #260]	; (407430 <main+0x188>)
  40732a:	4798      	blx	r3

	/* Initialize Wi-Fi parameters structure. */
	wifi_init();
  40732c:	4b41      	ldr	r3, [pc, #260]	; (407434 <main+0x18c>)
  40732e:	4798      	blx	r3
	
	vSemaphoreCreateBinary(xWINC_Semaphore_handle);
  407330:	2203      	movs	r2, #3
  407332:	2100      	movs	r1, #0
  407334:	2001      	movs	r0, #1
  407336:	4b40      	ldr	r3, [pc, #256]	; (407438 <main+0x190>)
  407338:	4798      	blx	r3
  40733a:	4b40      	ldr	r3, [pc, #256]	; (40743c <main+0x194>)
  40733c:	6018      	str	r0, [r3, #0]
  40733e:	b120      	cbz	r0, 40734a <main+0xa2>
  407340:	2300      	movs	r3, #0
  407342:	461a      	mov	r2, r3
  407344:	4619      	mov	r1, r3
  407346:	4c3e      	ldr	r4, [pc, #248]	; (407440 <main+0x198>)
  407348:	47a0      	blx	r4
	xControl_Msg_Queue_handle = xQueueCreate(CONTROL_MSG_QUEUE_LENGTH, CONTROL_MSG_QUEUE_ITEM_SIZE);
  40734a:	2200      	movs	r2, #0
  40734c:	2102      	movs	r1, #2
  40734e:	2001      	movs	r0, #1
  407350:	4c39      	ldr	r4, [pc, #228]	; (407438 <main+0x190>)
  407352:	47a0      	blx	r4
  407354:	4b3b      	ldr	r3, [pc, #236]	; (407444 <main+0x19c>)
  407356:	6018      	str	r0, [r3, #0]
	xSettings_Msg_Queue_handle = xQueueCreate(SETTINGS_MSG_QUEUE_LENGTH,SETTINGS_MSG_QUEUE_ITEM_SIZE);
  407358:	2200      	movs	r2, #0
  40735a:	2103      	movs	r1, #3
  40735c:	2001      	movs	r0, #1
  40735e:	47a0      	blx	r4
  407360:	4b39      	ldr	r3, [pc, #228]	; (407448 <main+0x1a0>)
  407362:	6018      	str	r0, [r3, #0]
	xName_Queue_handle = xQueueCreate(NAME_QUEUE_LENGTH,NAME_QUEUE_ITEM_SIZE);
  407364:	2200      	movs	r2, #0
  407366:	211f      	movs	r1, #31
  407368:	2001      	movs	r0, #1
  40736a:	47a0      	blx	r4
  40736c:	4b37      	ldr	r3, [pc, #220]	; (40744c <main+0x1a4>)
  40736e:	6018      	str	r0, [r3, #0]
	
	/* Create WINC task */
	if (xTaskCreate(task_winc, "WINC Task", TASK_WINC_STACK_SIZE, NULL, TASK_LED_STACK_PRIORITY, NULL) != pdPASS )
  407370:	2300      	movs	r3, #0
  407372:	9303      	str	r3, [sp, #12]
  407374:	9302      	str	r3, [sp, #8]
  407376:	9301      	str	r3, [sp, #4]
  407378:	9300      	str	r3, [sp, #0]
  40737a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40737e:	4934      	ldr	r1, [pc, #208]	; (407450 <main+0x1a8>)
  407380:	4834      	ldr	r0, [pc, #208]	; (407454 <main+0x1ac>)
  407382:	4c28      	ldr	r4, [pc, #160]	; (407424 <main+0x17c>)
  407384:	47a0      	blx	r4
  407386:	2801      	cmp	r0, #1
	{
		printf("-E- Failed to create WINC Task"STRING_EOL);
  407388:	bf14      	ite	ne
  40738a:	4833      	ldrne	r0, [pc, #204]	; (407458 <main+0x1b0>)
	} 
	else
	{
		printf("-I- Created WINC Task"STRING_EOL);
  40738c:	4833      	ldreq	r0, [pc, #204]	; (40745c <main+0x1b4>)
  40738e:	4b21      	ldr	r3, [pc, #132]	; (407414 <main+0x16c>)
  407390:	4798      	blx	r3
	}
#endif

#ifdef FREE_RTOS_CONTROL_LOOP_TASK
	if (xTaskCreate(task_control_loop, "Control Loop Task", TASK_CONTROL_LOOP_STACK_SIZE, NULL, TASK_CONTROL_LOOP_PRIORITY, NULL) != pdPASS )
  407392:	2300      	movs	r3, #0
  407394:	9303      	str	r3, [sp, #12]
  407396:	9302      	str	r3, [sp, #8]
  407398:	9301      	str	r3, [sp, #4]
  40739a:	9300      	str	r3, [sp, #0]
  40739c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4073a0:	492f      	ldr	r1, [pc, #188]	; (407460 <main+0x1b8>)
  4073a2:	4830      	ldr	r0, [pc, #192]	; (407464 <main+0x1bc>)
  4073a4:	4c1f      	ldr	r4, [pc, #124]	; (407424 <main+0x17c>)
  4073a6:	47a0      	blx	r4
  4073a8:	2801      	cmp	r0, #1
	{
		printf("-E- Failed to create Control Loop Task"STRING_EOL);
  4073aa:	bf14      	ite	ne
  4073ac:	482e      	ldrne	r0, [pc, #184]	; (407468 <main+0x1c0>)
	} 
	else
	{
		printf("-I- Created Control Loop Task"STRING_EOL);
  4073ae:	482f      	ldreq	r0, [pc, #188]	; (40746c <main+0x1c4>)
  4073b0:	4b18      	ldr	r3, [pc, #96]	; (407414 <main+0x16c>)
  4073b2:	4798      	blx	r3
	}
#endif

#ifdef FREE_RTOS_SEND_STATUS_TASK
	if (xTaskCreate(task_send_status, "Send Status Task", TASK_SEND_STATUS_SIZE, NULL, TASK_SEND_STATUS_PRIORITY, NULL) != pdPASS )
  4073b4:	2300      	movs	r3, #0
  4073b6:	9303      	str	r3, [sp, #12]
  4073b8:	9302      	str	r3, [sp, #8]
  4073ba:	9301      	str	r3, [sp, #4]
  4073bc:	9300      	str	r3, [sp, #0]
  4073be:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4073c2:	492b      	ldr	r1, [pc, #172]	; (407470 <main+0x1c8>)
  4073c4:	482b      	ldr	r0, [pc, #172]	; (407474 <main+0x1cc>)
  4073c6:	4c17      	ldr	r4, [pc, #92]	; (407424 <main+0x17c>)
  4073c8:	47a0      	blx	r4
  4073ca:	2801      	cmp	r0, #1
	{
		printf("-E- Failed to create Send Status Task"STRING_EOL);
  4073cc:	bf14      	ite	ne
  4073ce:	482a      	ldrne	r0, [pc, #168]	; (407478 <main+0x1d0>)
	}
	else
	{
		printf("-I- Created Send Status Task"STRING_EOL);
  4073d0:	482a      	ldreq	r0, [pc, #168]	; (40747c <main+0x1d4>)
  4073d2:	4b10      	ldr	r3, [pc, #64]	; (407414 <main+0x16c>)
  4073d4:	4798      	blx	r3
	}
#endif

#ifdef FREE_RTOS_SCHEDULER
	vTaskStartScheduler();	
  4073d6:	4b2a      	ldr	r3, [pc, #168]	; (407480 <main+0x1d8>)
  4073d8:	4798      	blx	r3
  4073da:	e7fe      	b.n	4073da <main+0x132>
  4073dc:	00404d79 	.word	0x00404d79
  4073e0:	00404ddd 	.word	0x00404ddd
  4073e4:	0040557d 	.word	0x0040557d
  4073e8:	400e0800 	.word	0x400e0800
  4073ec:	2000bf00 	.word	0x2000bf00
  4073f0:	00407219 	.word	0x00407219
  4073f4:	2000befc 	.word	0x2000befc
  4073f8:	00407191 	.word	0x00407191
  4073fc:	2000bef8 	.word	0x2000bef8
  407400:	07270e00 	.word	0x07270e00
  407404:	00404d1d 	.word	0x00404d1d
  407408:	20000458 	.word	0x20000458
  40740c:	00408eb5 	.word	0x00408eb5
  407410:	00412718 	.word	0x00412718
  407414:	00408701 	.word	0x00408701
  407418:	00400a05 	.word	0x00400a05
  40741c:	00412784 	.word	0x00412784
  407420:	00406e15 	.word	0x00406e15
  407424:	0040619d 	.word	0x0040619d
  407428:	00412790 	.word	0x00412790
  40742c:	004127b0 	.word	0x004127b0
  407430:	00402139 	.word	0x00402139
  407434:	00401375 	.word	0x00401375
  407438:	00405d95 	.word	0x00405d95
  40743c:	2000bdc0 	.word	0x2000bdc0
  407440:	00405ded 	.word	0x00405ded
  407444:	2000bdc4 	.word	0x2000bdc4
  407448:	2000bdbc 	.word	0x2000bdbc
  40744c:	2000bdac 	.word	0x2000bdac
  407450:	004127c8 	.word	0x004127c8
  407454:	00407099 	.word	0x00407099
  407458:	004127d4 	.word	0x004127d4
  40745c:	004127f8 	.word	0x004127f8
  407460:	00412810 	.word	0x00412810
  407464:	00406f09 	.word	0x00406f09
  407468:	00412824 	.word	0x00412824
  40746c:	00412850 	.word	0x00412850
  407470:	00412870 	.word	0x00412870
  407474:	00406e3d 	.word	0x00406e3d
  407478:	00412884 	.word	0x00412884
  40747c:	004128ac 	.word	0x004128ac
  407480:	004063a1 	.word	0x004063a1

00407484 <sqrt>:
  407484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407488:	b08b      	sub	sp, #44	; 0x2c
  40748a:	4604      	mov	r4, r0
  40748c:	460d      	mov	r5, r1
  40748e:	f000 f855 	bl	40753c <__ieee754_sqrt>
  407492:	4b28      	ldr	r3, [pc, #160]	; (407534 <sqrt+0xb0>)
  407494:	f993 a000 	ldrsb.w	sl, [r3]
  407498:	f1ba 3fff 	cmp.w	sl, #4294967295
  40749c:	4606      	mov	r6, r0
  40749e:	460f      	mov	r7, r1
  4074a0:	d012      	beq.n	4074c8 <sqrt+0x44>
  4074a2:	4622      	mov	r2, r4
  4074a4:	462b      	mov	r3, r5
  4074a6:	4620      	mov	r0, r4
  4074a8:	4629      	mov	r1, r5
  4074aa:	f000 fd5b 	bl	407f64 <__aeabi_dcmpun>
  4074ae:	4683      	mov	fp, r0
  4074b0:	b950      	cbnz	r0, 4074c8 <sqrt+0x44>
  4074b2:	f04f 0800 	mov.w	r8, #0
  4074b6:	f04f 0900 	mov.w	r9, #0
  4074ba:	4642      	mov	r2, r8
  4074bc:	464b      	mov	r3, r9
  4074be:	4620      	mov	r0, r4
  4074c0:	4629      	mov	r1, r5
  4074c2:	f000 fd27 	bl	407f14 <__aeabi_dcmplt>
  4074c6:	b920      	cbnz	r0, 4074d2 <sqrt+0x4e>
  4074c8:	4630      	mov	r0, r6
  4074ca:	4639      	mov	r1, r7
  4074cc:	b00b      	add	sp, #44	; 0x2c
  4074ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074d2:	4b19      	ldr	r3, [pc, #100]	; (407538 <sqrt+0xb4>)
  4074d4:	f8cd b020 	str.w	fp, [sp, #32]
  4074d8:	2201      	movs	r2, #1
  4074da:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4074de:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4074e2:	e88d 000c 	stmia.w	sp, {r2, r3}
  4074e6:	f1ba 0f00 	cmp.w	sl, #0
  4074ea:	d015      	beq.n	407518 <sqrt+0x94>
  4074ec:	4642      	mov	r2, r8
  4074ee:	464b      	mov	r3, r9
  4074f0:	4640      	mov	r0, r8
  4074f2:	4649      	mov	r1, r9
  4074f4:	f000 fbc6 	bl	407c84 <__aeabi_ddiv>
  4074f8:	f1ba 0f02 	cmp.w	sl, #2
  4074fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407500:	d10c      	bne.n	40751c <sqrt+0x98>
  407502:	f001 f8cf 	bl	4086a4 <__errno>
  407506:	2321      	movs	r3, #33	; 0x21
  407508:	6003      	str	r3, [r0, #0]
  40750a:	9b08      	ldr	r3, [sp, #32]
  40750c:	b963      	cbnz	r3, 407528 <sqrt+0xa4>
  40750e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  407512:	b00b      	add	sp, #44	; 0x2c
  407514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407518:	e9cd 8906 	strd	r8, r9, [sp, #24]
  40751c:	4668      	mov	r0, sp
  40751e:	f000 f8cd 	bl	4076bc <matherr>
  407522:	2800      	cmp	r0, #0
  407524:	d1f1      	bne.n	40750a <sqrt+0x86>
  407526:	e7ec      	b.n	407502 <sqrt+0x7e>
  407528:	f001 f8bc 	bl	4086a4 <__errno>
  40752c:	9b08      	ldr	r3, [sp, #32]
  40752e:	6003      	str	r3, [r0, #0]
  407530:	e7ed      	b.n	40750e <sqrt+0x8a>
  407532:	bf00      	nop
  407534:	2000002c 	.word	0x2000002c
  407538:	004128cc 	.word	0x004128cc

0040753c <__ieee754_sqrt>:
  40753c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407540:	4e5d      	ldr	r6, [pc, #372]	; (4076b8 <__ieee754_sqrt+0x17c>)
  407542:	46b6      	mov	lr, r6
  407544:	400e      	ands	r6, r1
  407546:	4576      	cmp	r6, lr
  407548:	460c      	mov	r4, r1
  40754a:	4605      	mov	r5, r0
  40754c:	f000 8095 	beq.w	40767a <__ieee754_sqrt+0x13e>
  407550:	2900      	cmp	r1, #0
  407552:	460b      	mov	r3, r1
  407554:	4602      	mov	r2, r0
  407556:	dd73      	ble.n	407640 <__ieee754_sqrt+0x104>
  407558:	150f      	asrs	r7, r1, #20
  40755a:	d07e      	beq.n	40765a <__ieee754_sqrt+0x11e>
  40755c:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  407560:	f3c3 0313 	ubfx	r3, r3, #0, #20
  407564:	07f8      	lsls	r0, r7, #31
  407566:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40756a:	d464      	bmi.n	407636 <__ieee754_sqrt+0xfa>
  40756c:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  407570:	2600      	movs	r6, #0
  407572:	440b      	add	r3, r1
  407574:	107f      	asrs	r7, r7, #1
  407576:	0052      	lsls	r2, r2, #1
  407578:	46b6      	mov	lr, r6
  40757a:	2016      	movs	r0, #22
  40757c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  407580:	eb0e 0401 	add.w	r4, lr, r1
  407584:	429c      	cmp	r4, r3
  407586:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40758a:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40758e:	dc03      	bgt.n	407598 <__ieee754_sqrt+0x5c>
  407590:	1b1b      	subs	r3, r3, r4
  407592:	eb04 0e01 	add.w	lr, r4, r1
  407596:	440e      	add	r6, r1
  407598:	3801      	subs	r0, #1
  40759a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40759e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4075a2:	d1ed      	bne.n	407580 <__ieee754_sqrt+0x44>
  4075a4:	4684      	mov	ip, r0
  4075a6:	2420      	movs	r4, #32
  4075a8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4075ac:	e009      	b.n	4075c2 <__ieee754_sqrt+0x86>
  4075ae:	d020      	beq.n	4075f2 <__ieee754_sqrt+0xb6>
  4075b0:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  4075b4:	3c01      	subs	r4, #1
  4075b6:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4075ba:	442b      	add	r3, r5
  4075bc:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4075c0:	d020      	beq.n	407604 <__ieee754_sqrt+0xc8>
  4075c2:	459e      	cmp	lr, r3
  4075c4:	eb01 050c 	add.w	r5, r1, ip
  4075c8:	daf1      	bge.n	4075ae <__ieee754_sqrt+0x72>
  4075ca:	2d00      	cmp	r5, #0
  4075cc:	eb05 0c01 	add.w	ip, r5, r1
  4075d0:	db09      	blt.n	4075e6 <__ieee754_sqrt+0xaa>
  4075d2:	46f0      	mov	r8, lr
  4075d4:	4295      	cmp	r5, r2
  4075d6:	ebce 0303 	rsb	r3, lr, r3
  4075da:	d900      	bls.n	4075de <__ieee754_sqrt+0xa2>
  4075dc:	3b01      	subs	r3, #1
  4075de:	1b52      	subs	r2, r2, r5
  4075e0:	4408      	add	r0, r1
  4075e2:	46c6      	mov	lr, r8
  4075e4:	e7e4      	b.n	4075b0 <__ieee754_sqrt+0x74>
  4075e6:	f1bc 0f00 	cmp.w	ip, #0
  4075ea:	dbf2      	blt.n	4075d2 <__ieee754_sqrt+0x96>
  4075ec:	f10e 0801 	add.w	r8, lr, #1
  4075f0:	e7f0      	b.n	4075d4 <__ieee754_sqrt+0x98>
  4075f2:	4295      	cmp	r5, r2
  4075f4:	d817      	bhi.n	407626 <__ieee754_sqrt+0xea>
  4075f6:	2d00      	cmp	r5, #0
  4075f8:	eb05 0c01 	add.w	ip, r5, r1
  4075fc:	db47      	blt.n	40768e <__ieee754_sqrt+0x152>
  4075fe:	4698      	mov	r8, r3
  407600:	2300      	movs	r3, #0
  407602:	e7ec      	b.n	4075de <__ieee754_sqrt+0xa2>
  407604:	4313      	orrs	r3, r2
  407606:	d110      	bne.n	40762a <__ieee754_sqrt+0xee>
  407608:	0840      	lsrs	r0, r0, #1
  40760a:	1073      	asrs	r3, r6, #1
  40760c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  407610:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  407614:	07f2      	lsls	r2, r6, #31
  407616:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  40761a:	bf48      	it	mi
  40761c:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  407620:	4649      	mov	r1, r9
  407622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407626:	4673      	mov	r3, lr
  407628:	e7c2      	b.n	4075b0 <__ieee754_sqrt+0x74>
  40762a:	1c41      	adds	r1, r0, #1
  40762c:	d033      	beq.n	407696 <__ieee754_sqrt+0x15a>
  40762e:	f000 0301 	and.w	r3, r0, #1
  407632:	4418      	add	r0, r3
  407634:	e7e8      	b.n	407608 <__ieee754_sqrt+0xcc>
  407636:	005b      	lsls	r3, r3, #1
  407638:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  40763c:	0052      	lsls	r2, r2, #1
  40763e:	e795      	b.n	40756c <__ieee754_sqrt+0x30>
  407640:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  407644:	4306      	orrs	r6, r0
  407646:	d0ec      	beq.n	407622 <__ieee754_sqrt+0xe6>
  407648:	bb69      	cbnz	r1, 4076a6 <__ieee754_sqrt+0x16a>
  40764a:	460f      	mov	r7, r1
  40764c:	0ad3      	lsrs	r3, r2, #11
  40764e:	3f15      	subs	r7, #21
  407650:	0552      	lsls	r2, r2, #21
  407652:	2b00      	cmp	r3, #0
  407654:	d0fa      	beq.n	40764c <__ieee754_sqrt+0x110>
  407656:	02dd      	lsls	r5, r3, #11
  407658:	d420      	bmi.n	40769c <__ieee754_sqrt+0x160>
  40765a:	2100      	movs	r1, #0
  40765c:	e000      	b.n	407660 <__ieee754_sqrt+0x124>
  40765e:	4601      	mov	r1, r0
  407660:	005b      	lsls	r3, r3, #1
  407662:	02dc      	lsls	r4, r3, #11
  407664:	f101 0001 	add.w	r0, r1, #1
  407668:	d5f9      	bpl.n	40765e <__ieee754_sqrt+0x122>
  40766a:	f1c0 0420 	rsb	r4, r0, #32
  40766e:	fa22 f404 	lsr.w	r4, r2, r4
  407672:	4323      	orrs	r3, r4
  407674:	1a7f      	subs	r7, r7, r1
  407676:	4082      	lsls	r2, r0
  407678:	e770      	b.n	40755c <__ieee754_sqrt+0x20>
  40767a:	4602      	mov	r2, r0
  40767c:	460b      	mov	r3, r1
  40767e:	f000 f9d7 	bl	407a30 <__aeabi_dmul>
  407682:	462a      	mov	r2, r5
  407684:	4623      	mov	r3, r4
  407686:	f000 f821 	bl	4076cc <__adddf3>
  40768a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40768e:	f1bc 0f00 	cmp.w	ip, #0
  407692:	daab      	bge.n	4075ec <__ieee754_sqrt+0xb0>
  407694:	e7b3      	b.n	4075fe <__ieee754_sqrt+0xc2>
  407696:	3601      	adds	r6, #1
  407698:	4620      	mov	r0, r4
  40769a:	e7b6      	b.n	40760a <__ieee754_sqrt+0xce>
  40769c:	2420      	movs	r4, #32
  40769e:	f04f 31ff 	mov.w	r1, #4294967295
  4076a2:	2000      	movs	r0, #0
  4076a4:	e7e3      	b.n	40766e <__ieee754_sqrt+0x132>
  4076a6:	4602      	mov	r2, r0
  4076a8:	460b      	mov	r3, r1
  4076aa:	f000 f80d 	bl	4076c8 <__aeabi_dsub>
  4076ae:	4602      	mov	r2, r0
  4076b0:	460b      	mov	r3, r1
  4076b2:	f000 fae7 	bl	407c84 <__aeabi_ddiv>
  4076b6:	e7b4      	b.n	407622 <__ieee754_sqrt+0xe6>
  4076b8:	7ff00000 	.word	0x7ff00000

004076bc <matherr>:
  4076bc:	2000      	movs	r0, #0
  4076be:	4770      	bx	lr

004076c0 <__aeabi_drsub>:
  4076c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4076c4:	e002      	b.n	4076cc <__adddf3>
  4076c6:	bf00      	nop

004076c8 <__aeabi_dsub>:
  4076c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004076cc <__adddf3>:
  4076cc:	b530      	push	{r4, r5, lr}
  4076ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4076d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4076d6:	ea94 0f05 	teq	r4, r5
  4076da:	bf08      	it	eq
  4076dc:	ea90 0f02 	teqeq	r0, r2
  4076e0:	bf1f      	itttt	ne
  4076e2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4076e6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4076ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4076ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4076f2:	f000 80e2 	beq.w	4078ba <__adddf3+0x1ee>
  4076f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4076fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4076fe:	bfb8      	it	lt
  407700:	426d      	neglt	r5, r5
  407702:	dd0c      	ble.n	40771e <__adddf3+0x52>
  407704:	442c      	add	r4, r5
  407706:	ea80 0202 	eor.w	r2, r0, r2
  40770a:	ea81 0303 	eor.w	r3, r1, r3
  40770e:	ea82 0000 	eor.w	r0, r2, r0
  407712:	ea83 0101 	eor.w	r1, r3, r1
  407716:	ea80 0202 	eor.w	r2, r0, r2
  40771a:	ea81 0303 	eor.w	r3, r1, r3
  40771e:	2d36      	cmp	r5, #54	; 0x36
  407720:	bf88      	it	hi
  407722:	bd30      	pophi	{r4, r5, pc}
  407724:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407728:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40772c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407730:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407734:	d002      	beq.n	40773c <__adddf3+0x70>
  407736:	4240      	negs	r0, r0
  407738:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40773c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407740:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407744:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407748:	d002      	beq.n	407750 <__adddf3+0x84>
  40774a:	4252      	negs	r2, r2
  40774c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407750:	ea94 0f05 	teq	r4, r5
  407754:	f000 80a7 	beq.w	4078a6 <__adddf3+0x1da>
  407758:	f1a4 0401 	sub.w	r4, r4, #1
  40775c:	f1d5 0e20 	rsbs	lr, r5, #32
  407760:	db0d      	blt.n	40777e <__adddf3+0xb2>
  407762:	fa02 fc0e 	lsl.w	ip, r2, lr
  407766:	fa22 f205 	lsr.w	r2, r2, r5
  40776a:	1880      	adds	r0, r0, r2
  40776c:	f141 0100 	adc.w	r1, r1, #0
  407770:	fa03 f20e 	lsl.w	r2, r3, lr
  407774:	1880      	adds	r0, r0, r2
  407776:	fa43 f305 	asr.w	r3, r3, r5
  40777a:	4159      	adcs	r1, r3
  40777c:	e00e      	b.n	40779c <__adddf3+0xd0>
  40777e:	f1a5 0520 	sub.w	r5, r5, #32
  407782:	f10e 0e20 	add.w	lr, lr, #32
  407786:	2a01      	cmp	r2, #1
  407788:	fa03 fc0e 	lsl.w	ip, r3, lr
  40778c:	bf28      	it	cs
  40778e:	f04c 0c02 	orrcs.w	ip, ip, #2
  407792:	fa43 f305 	asr.w	r3, r3, r5
  407796:	18c0      	adds	r0, r0, r3
  407798:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40779c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4077a0:	d507      	bpl.n	4077b2 <__adddf3+0xe6>
  4077a2:	f04f 0e00 	mov.w	lr, #0
  4077a6:	f1dc 0c00 	rsbs	ip, ip, #0
  4077aa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4077ae:	eb6e 0101 	sbc.w	r1, lr, r1
  4077b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4077b6:	d31b      	bcc.n	4077f0 <__adddf3+0x124>
  4077b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4077bc:	d30c      	bcc.n	4077d8 <__adddf3+0x10c>
  4077be:	0849      	lsrs	r1, r1, #1
  4077c0:	ea5f 0030 	movs.w	r0, r0, rrx
  4077c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4077c8:	f104 0401 	add.w	r4, r4, #1
  4077cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4077d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4077d4:	f080 809a 	bcs.w	40790c <__adddf3+0x240>
  4077d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4077dc:	bf08      	it	eq
  4077de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4077e2:	f150 0000 	adcs.w	r0, r0, #0
  4077e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4077ea:	ea41 0105 	orr.w	r1, r1, r5
  4077ee:	bd30      	pop	{r4, r5, pc}
  4077f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4077f4:	4140      	adcs	r0, r0
  4077f6:	eb41 0101 	adc.w	r1, r1, r1
  4077fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077fe:	f1a4 0401 	sub.w	r4, r4, #1
  407802:	d1e9      	bne.n	4077d8 <__adddf3+0x10c>
  407804:	f091 0f00 	teq	r1, #0
  407808:	bf04      	itt	eq
  40780a:	4601      	moveq	r1, r0
  40780c:	2000      	moveq	r0, #0
  40780e:	fab1 f381 	clz	r3, r1
  407812:	bf08      	it	eq
  407814:	3320      	addeq	r3, #32
  407816:	f1a3 030b 	sub.w	r3, r3, #11
  40781a:	f1b3 0220 	subs.w	r2, r3, #32
  40781e:	da0c      	bge.n	40783a <__adddf3+0x16e>
  407820:	320c      	adds	r2, #12
  407822:	dd08      	ble.n	407836 <__adddf3+0x16a>
  407824:	f102 0c14 	add.w	ip, r2, #20
  407828:	f1c2 020c 	rsb	r2, r2, #12
  40782c:	fa01 f00c 	lsl.w	r0, r1, ip
  407830:	fa21 f102 	lsr.w	r1, r1, r2
  407834:	e00c      	b.n	407850 <__adddf3+0x184>
  407836:	f102 0214 	add.w	r2, r2, #20
  40783a:	bfd8      	it	le
  40783c:	f1c2 0c20 	rsble	ip, r2, #32
  407840:	fa01 f102 	lsl.w	r1, r1, r2
  407844:	fa20 fc0c 	lsr.w	ip, r0, ip
  407848:	bfdc      	itt	le
  40784a:	ea41 010c 	orrle.w	r1, r1, ip
  40784e:	4090      	lslle	r0, r2
  407850:	1ae4      	subs	r4, r4, r3
  407852:	bfa2      	ittt	ge
  407854:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407858:	4329      	orrge	r1, r5
  40785a:	bd30      	popge	{r4, r5, pc}
  40785c:	ea6f 0404 	mvn.w	r4, r4
  407860:	3c1f      	subs	r4, #31
  407862:	da1c      	bge.n	40789e <__adddf3+0x1d2>
  407864:	340c      	adds	r4, #12
  407866:	dc0e      	bgt.n	407886 <__adddf3+0x1ba>
  407868:	f104 0414 	add.w	r4, r4, #20
  40786c:	f1c4 0220 	rsb	r2, r4, #32
  407870:	fa20 f004 	lsr.w	r0, r0, r4
  407874:	fa01 f302 	lsl.w	r3, r1, r2
  407878:	ea40 0003 	orr.w	r0, r0, r3
  40787c:	fa21 f304 	lsr.w	r3, r1, r4
  407880:	ea45 0103 	orr.w	r1, r5, r3
  407884:	bd30      	pop	{r4, r5, pc}
  407886:	f1c4 040c 	rsb	r4, r4, #12
  40788a:	f1c4 0220 	rsb	r2, r4, #32
  40788e:	fa20 f002 	lsr.w	r0, r0, r2
  407892:	fa01 f304 	lsl.w	r3, r1, r4
  407896:	ea40 0003 	orr.w	r0, r0, r3
  40789a:	4629      	mov	r1, r5
  40789c:	bd30      	pop	{r4, r5, pc}
  40789e:	fa21 f004 	lsr.w	r0, r1, r4
  4078a2:	4629      	mov	r1, r5
  4078a4:	bd30      	pop	{r4, r5, pc}
  4078a6:	f094 0f00 	teq	r4, #0
  4078aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4078ae:	bf06      	itte	eq
  4078b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4078b4:	3401      	addeq	r4, #1
  4078b6:	3d01      	subne	r5, #1
  4078b8:	e74e      	b.n	407758 <__adddf3+0x8c>
  4078ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4078be:	bf18      	it	ne
  4078c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4078c4:	d029      	beq.n	40791a <__adddf3+0x24e>
  4078c6:	ea94 0f05 	teq	r4, r5
  4078ca:	bf08      	it	eq
  4078cc:	ea90 0f02 	teqeq	r0, r2
  4078d0:	d005      	beq.n	4078de <__adddf3+0x212>
  4078d2:	ea54 0c00 	orrs.w	ip, r4, r0
  4078d6:	bf04      	itt	eq
  4078d8:	4619      	moveq	r1, r3
  4078da:	4610      	moveq	r0, r2
  4078dc:	bd30      	pop	{r4, r5, pc}
  4078de:	ea91 0f03 	teq	r1, r3
  4078e2:	bf1e      	ittt	ne
  4078e4:	2100      	movne	r1, #0
  4078e6:	2000      	movne	r0, #0
  4078e8:	bd30      	popne	{r4, r5, pc}
  4078ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4078ee:	d105      	bne.n	4078fc <__adddf3+0x230>
  4078f0:	0040      	lsls	r0, r0, #1
  4078f2:	4149      	adcs	r1, r1
  4078f4:	bf28      	it	cs
  4078f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4078fa:	bd30      	pop	{r4, r5, pc}
  4078fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407900:	bf3c      	itt	cc
  407902:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407906:	bd30      	popcc	{r4, r5, pc}
  407908:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40790c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407910:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407914:	f04f 0000 	mov.w	r0, #0
  407918:	bd30      	pop	{r4, r5, pc}
  40791a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40791e:	bf1a      	itte	ne
  407920:	4619      	movne	r1, r3
  407922:	4610      	movne	r0, r2
  407924:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407928:	bf1c      	itt	ne
  40792a:	460b      	movne	r3, r1
  40792c:	4602      	movne	r2, r0
  40792e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407932:	bf06      	itte	eq
  407934:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407938:	ea91 0f03 	teqeq	r1, r3
  40793c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407940:	bd30      	pop	{r4, r5, pc}
  407942:	bf00      	nop

00407944 <__aeabi_ui2d>:
  407944:	f090 0f00 	teq	r0, #0
  407948:	bf04      	itt	eq
  40794a:	2100      	moveq	r1, #0
  40794c:	4770      	bxeq	lr
  40794e:	b530      	push	{r4, r5, lr}
  407950:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407954:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407958:	f04f 0500 	mov.w	r5, #0
  40795c:	f04f 0100 	mov.w	r1, #0
  407960:	e750      	b.n	407804 <__adddf3+0x138>
  407962:	bf00      	nop

00407964 <__aeabi_i2d>:
  407964:	f090 0f00 	teq	r0, #0
  407968:	bf04      	itt	eq
  40796a:	2100      	moveq	r1, #0
  40796c:	4770      	bxeq	lr
  40796e:	b530      	push	{r4, r5, lr}
  407970:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407974:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407978:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40797c:	bf48      	it	mi
  40797e:	4240      	negmi	r0, r0
  407980:	f04f 0100 	mov.w	r1, #0
  407984:	e73e      	b.n	407804 <__adddf3+0x138>
  407986:	bf00      	nop

00407988 <__aeabi_f2d>:
  407988:	0042      	lsls	r2, r0, #1
  40798a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40798e:	ea4f 0131 	mov.w	r1, r1, rrx
  407992:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407996:	bf1f      	itttt	ne
  407998:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40799c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4079a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4079a4:	4770      	bxne	lr
  4079a6:	f092 0f00 	teq	r2, #0
  4079aa:	bf14      	ite	ne
  4079ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4079b0:	4770      	bxeq	lr
  4079b2:	b530      	push	{r4, r5, lr}
  4079b4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4079b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4079bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4079c0:	e720      	b.n	407804 <__adddf3+0x138>
  4079c2:	bf00      	nop

004079c4 <__aeabi_ul2d>:
  4079c4:	ea50 0201 	orrs.w	r2, r0, r1
  4079c8:	bf08      	it	eq
  4079ca:	4770      	bxeq	lr
  4079cc:	b530      	push	{r4, r5, lr}
  4079ce:	f04f 0500 	mov.w	r5, #0
  4079d2:	e00a      	b.n	4079ea <__aeabi_l2d+0x16>

004079d4 <__aeabi_l2d>:
  4079d4:	ea50 0201 	orrs.w	r2, r0, r1
  4079d8:	bf08      	it	eq
  4079da:	4770      	bxeq	lr
  4079dc:	b530      	push	{r4, r5, lr}
  4079de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4079e2:	d502      	bpl.n	4079ea <__aeabi_l2d+0x16>
  4079e4:	4240      	negs	r0, r0
  4079e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4079ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4079ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4079f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4079f6:	f43f aedc 	beq.w	4077b2 <__adddf3+0xe6>
  4079fa:	f04f 0203 	mov.w	r2, #3
  4079fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407a02:	bf18      	it	ne
  407a04:	3203      	addne	r2, #3
  407a06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407a0a:	bf18      	it	ne
  407a0c:	3203      	addne	r2, #3
  407a0e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407a12:	f1c2 0320 	rsb	r3, r2, #32
  407a16:	fa00 fc03 	lsl.w	ip, r0, r3
  407a1a:	fa20 f002 	lsr.w	r0, r0, r2
  407a1e:	fa01 fe03 	lsl.w	lr, r1, r3
  407a22:	ea40 000e 	orr.w	r0, r0, lr
  407a26:	fa21 f102 	lsr.w	r1, r1, r2
  407a2a:	4414      	add	r4, r2
  407a2c:	e6c1      	b.n	4077b2 <__adddf3+0xe6>
  407a2e:	bf00      	nop

00407a30 <__aeabi_dmul>:
  407a30:	b570      	push	{r4, r5, r6, lr}
  407a32:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407a36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407a3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407a3e:	bf1d      	ittte	ne
  407a40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407a44:	ea94 0f0c 	teqne	r4, ip
  407a48:	ea95 0f0c 	teqne	r5, ip
  407a4c:	f000 f8de 	bleq	407c0c <__aeabi_dmul+0x1dc>
  407a50:	442c      	add	r4, r5
  407a52:	ea81 0603 	eor.w	r6, r1, r3
  407a56:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407a5a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407a5e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407a62:	bf18      	it	ne
  407a64:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407a70:	d038      	beq.n	407ae4 <__aeabi_dmul+0xb4>
  407a72:	fba0 ce02 	umull	ip, lr, r0, r2
  407a76:	f04f 0500 	mov.w	r5, #0
  407a7a:	fbe1 e502 	umlal	lr, r5, r1, r2
  407a7e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407a82:	fbe0 e503 	umlal	lr, r5, r0, r3
  407a86:	f04f 0600 	mov.w	r6, #0
  407a8a:	fbe1 5603 	umlal	r5, r6, r1, r3
  407a8e:	f09c 0f00 	teq	ip, #0
  407a92:	bf18      	it	ne
  407a94:	f04e 0e01 	orrne.w	lr, lr, #1
  407a98:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407a9c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407aa0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407aa4:	d204      	bcs.n	407ab0 <__aeabi_dmul+0x80>
  407aa6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407aaa:	416d      	adcs	r5, r5
  407aac:	eb46 0606 	adc.w	r6, r6, r6
  407ab0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407ab4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407ab8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407abc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407ac0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407ac4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407ac8:	bf88      	it	hi
  407aca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407ace:	d81e      	bhi.n	407b0e <__aeabi_dmul+0xde>
  407ad0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407ad4:	bf08      	it	eq
  407ad6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407ada:	f150 0000 	adcs.w	r0, r0, #0
  407ade:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407ae2:	bd70      	pop	{r4, r5, r6, pc}
  407ae4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407ae8:	ea46 0101 	orr.w	r1, r6, r1
  407aec:	ea40 0002 	orr.w	r0, r0, r2
  407af0:	ea81 0103 	eor.w	r1, r1, r3
  407af4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407af8:	bfc2      	ittt	gt
  407afa:	ebd4 050c 	rsbsgt	r5, r4, ip
  407afe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407b02:	bd70      	popgt	{r4, r5, r6, pc}
  407b04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407b08:	f04f 0e00 	mov.w	lr, #0
  407b0c:	3c01      	subs	r4, #1
  407b0e:	f300 80ab 	bgt.w	407c68 <__aeabi_dmul+0x238>
  407b12:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407b16:	bfde      	ittt	le
  407b18:	2000      	movle	r0, #0
  407b1a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407b1e:	bd70      	pople	{r4, r5, r6, pc}
  407b20:	f1c4 0400 	rsb	r4, r4, #0
  407b24:	3c20      	subs	r4, #32
  407b26:	da35      	bge.n	407b94 <__aeabi_dmul+0x164>
  407b28:	340c      	adds	r4, #12
  407b2a:	dc1b      	bgt.n	407b64 <__aeabi_dmul+0x134>
  407b2c:	f104 0414 	add.w	r4, r4, #20
  407b30:	f1c4 0520 	rsb	r5, r4, #32
  407b34:	fa00 f305 	lsl.w	r3, r0, r5
  407b38:	fa20 f004 	lsr.w	r0, r0, r4
  407b3c:	fa01 f205 	lsl.w	r2, r1, r5
  407b40:	ea40 0002 	orr.w	r0, r0, r2
  407b44:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407b48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407b4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b50:	fa21 f604 	lsr.w	r6, r1, r4
  407b54:	eb42 0106 	adc.w	r1, r2, r6
  407b58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b5c:	bf08      	it	eq
  407b5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b62:	bd70      	pop	{r4, r5, r6, pc}
  407b64:	f1c4 040c 	rsb	r4, r4, #12
  407b68:	f1c4 0520 	rsb	r5, r4, #32
  407b6c:	fa00 f304 	lsl.w	r3, r0, r4
  407b70:	fa20 f005 	lsr.w	r0, r0, r5
  407b74:	fa01 f204 	lsl.w	r2, r1, r4
  407b78:	ea40 0002 	orr.w	r0, r0, r2
  407b7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b80:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b84:	f141 0100 	adc.w	r1, r1, #0
  407b88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b8c:	bf08      	it	eq
  407b8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b92:	bd70      	pop	{r4, r5, r6, pc}
  407b94:	f1c4 0520 	rsb	r5, r4, #32
  407b98:	fa00 f205 	lsl.w	r2, r0, r5
  407b9c:	ea4e 0e02 	orr.w	lr, lr, r2
  407ba0:	fa20 f304 	lsr.w	r3, r0, r4
  407ba4:	fa01 f205 	lsl.w	r2, r1, r5
  407ba8:	ea43 0302 	orr.w	r3, r3, r2
  407bac:	fa21 f004 	lsr.w	r0, r1, r4
  407bb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407bb4:	fa21 f204 	lsr.w	r2, r1, r4
  407bb8:	ea20 0002 	bic.w	r0, r0, r2
  407bbc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407bc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407bc4:	bf08      	it	eq
  407bc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407bca:	bd70      	pop	{r4, r5, r6, pc}
  407bcc:	f094 0f00 	teq	r4, #0
  407bd0:	d10f      	bne.n	407bf2 <__aeabi_dmul+0x1c2>
  407bd2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407bd6:	0040      	lsls	r0, r0, #1
  407bd8:	eb41 0101 	adc.w	r1, r1, r1
  407bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407be0:	bf08      	it	eq
  407be2:	3c01      	subeq	r4, #1
  407be4:	d0f7      	beq.n	407bd6 <__aeabi_dmul+0x1a6>
  407be6:	ea41 0106 	orr.w	r1, r1, r6
  407bea:	f095 0f00 	teq	r5, #0
  407bee:	bf18      	it	ne
  407bf0:	4770      	bxne	lr
  407bf2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407bf6:	0052      	lsls	r2, r2, #1
  407bf8:	eb43 0303 	adc.w	r3, r3, r3
  407bfc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407c00:	bf08      	it	eq
  407c02:	3d01      	subeq	r5, #1
  407c04:	d0f7      	beq.n	407bf6 <__aeabi_dmul+0x1c6>
  407c06:	ea43 0306 	orr.w	r3, r3, r6
  407c0a:	4770      	bx	lr
  407c0c:	ea94 0f0c 	teq	r4, ip
  407c10:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407c14:	bf18      	it	ne
  407c16:	ea95 0f0c 	teqne	r5, ip
  407c1a:	d00c      	beq.n	407c36 <__aeabi_dmul+0x206>
  407c1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c20:	bf18      	it	ne
  407c22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c26:	d1d1      	bne.n	407bcc <__aeabi_dmul+0x19c>
  407c28:	ea81 0103 	eor.w	r1, r1, r3
  407c2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c30:	f04f 0000 	mov.w	r0, #0
  407c34:	bd70      	pop	{r4, r5, r6, pc}
  407c36:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c3a:	bf06      	itte	eq
  407c3c:	4610      	moveq	r0, r2
  407c3e:	4619      	moveq	r1, r3
  407c40:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c44:	d019      	beq.n	407c7a <__aeabi_dmul+0x24a>
  407c46:	ea94 0f0c 	teq	r4, ip
  407c4a:	d102      	bne.n	407c52 <__aeabi_dmul+0x222>
  407c4c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407c50:	d113      	bne.n	407c7a <__aeabi_dmul+0x24a>
  407c52:	ea95 0f0c 	teq	r5, ip
  407c56:	d105      	bne.n	407c64 <__aeabi_dmul+0x234>
  407c58:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407c5c:	bf1c      	itt	ne
  407c5e:	4610      	movne	r0, r2
  407c60:	4619      	movne	r1, r3
  407c62:	d10a      	bne.n	407c7a <__aeabi_dmul+0x24a>
  407c64:	ea81 0103 	eor.w	r1, r1, r3
  407c68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c6c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407c74:	f04f 0000 	mov.w	r0, #0
  407c78:	bd70      	pop	{r4, r5, r6, pc}
  407c7a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c7e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407c82:	bd70      	pop	{r4, r5, r6, pc}

00407c84 <__aeabi_ddiv>:
  407c84:	b570      	push	{r4, r5, r6, lr}
  407c86:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407c8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407c8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407c92:	bf1d      	ittte	ne
  407c94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407c98:	ea94 0f0c 	teqne	r4, ip
  407c9c:	ea95 0f0c 	teqne	r5, ip
  407ca0:	f000 f8a7 	bleq	407df2 <__aeabi_ddiv+0x16e>
  407ca4:	eba4 0405 	sub.w	r4, r4, r5
  407ca8:	ea81 0e03 	eor.w	lr, r1, r3
  407cac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407cb0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407cb4:	f000 8088 	beq.w	407dc8 <__aeabi_ddiv+0x144>
  407cb8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407cbc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407cc0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407cc4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407cc8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407ccc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407cd0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407cd4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407cd8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407cdc:	429d      	cmp	r5, r3
  407cde:	bf08      	it	eq
  407ce0:	4296      	cmpeq	r6, r2
  407ce2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407ce6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407cea:	d202      	bcs.n	407cf2 <__aeabi_ddiv+0x6e>
  407cec:	085b      	lsrs	r3, r3, #1
  407cee:	ea4f 0232 	mov.w	r2, r2, rrx
  407cf2:	1ab6      	subs	r6, r6, r2
  407cf4:	eb65 0503 	sbc.w	r5, r5, r3
  407cf8:	085b      	lsrs	r3, r3, #1
  407cfa:	ea4f 0232 	mov.w	r2, r2, rrx
  407cfe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407d02:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407d06:	ebb6 0e02 	subs.w	lr, r6, r2
  407d0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d0e:	bf22      	ittt	cs
  407d10:	1ab6      	subcs	r6, r6, r2
  407d12:	4675      	movcs	r5, lr
  407d14:	ea40 000c 	orrcs.w	r0, r0, ip
  407d18:	085b      	lsrs	r3, r3, #1
  407d1a:	ea4f 0232 	mov.w	r2, r2, rrx
  407d1e:	ebb6 0e02 	subs.w	lr, r6, r2
  407d22:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d26:	bf22      	ittt	cs
  407d28:	1ab6      	subcs	r6, r6, r2
  407d2a:	4675      	movcs	r5, lr
  407d2c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407d30:	085b      	lsrs	r3, r3, #1
  407d32:	ea4f 0232 	mov.w	r2, r2, rrx
  407d36:	ebb6 0e02 	subs.w	lr, r6, r2
  407d3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d3e:	bf22      	ittt	cs
  407d40:	1ab6      	subcs	r6, r6, r2
  407d42:	4675      	movcs	r5, lr
  407d44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407d48:	085b      	lsrs	r3, r3, #1
  407d4a:	ea4f 0232 	mov.w	r2, r2, rrx
  407d4e:	ebb6 0e02 	subs.w	lr, r6, r2
  407d52:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d56:	bf22      	ittt	cs
  407d58:	1ab6      	subcs	r6, r6, r2
  407d5a:	4675      	movcs	r5, lr
  407d5c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407d60:	ea55 0e06 	orrs.w	lr, r5, r6
  407d64:	d018      	beq.n	407d98 <__aeabi_ddiv+0x114>
  407d66:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407d6a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407d6e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407d72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407d76:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407d7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407d7e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407d82:	d1c0      	bne.n	407d06 <__aeabi_ddiv+0x82>
  407d84:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d88:	d10b      	bne.n	407da2 <__aeabi_ddiv+0x11e>
  407d8a:	ea41 0100 	orr.w	r1, r1, r0
  407d8e:	f04f 0000 	mov.w	r0, #0
  407d92:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407d96:	e7b6      	b.n	407d06 <__aeabi_ddiv+0x82>
  407d98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d9c:	bf04      	itt	eq
  407d9e:	4301      	orreq	r1, r0
  407da0:	2000      	moveq	r0, #0
  407da2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407da6:	bf88      	it	hi
  407da8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407dac:	f63f aeaf 	bhi.w	407b0e <__aeabi_dmul+0xde>
  407db0:	ebb5 0c03 	subs.w	ip, r5, r3
  407db4:	bf04      	itt	eq
  407db6:	ebb6 0c02 	subseq.w	ip, r6, r2
  407dba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407dbe:	f150 0000 	adcs.w	r0, r0, #0
  407dc2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407dc6:	bd70      	pop	{r4, r5, r6, pc}
  407dc8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407dcc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407dd0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407dd4:	bfc2      	ittt	gt
  407dd6:	ebd4 050c 	rsbsgt	r5, r4, ip
  407dda:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407dde:	bd70      	popgt	{r4, r5, r6, pc}
  407de0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407de4:	f04f 0e00 	mov.w	lr, #0
  407de8:	3c01      	subs	r4, #1
  407dea:	e690      	b.n	407b0e <__aeabi_dmul+0xde>
  407dec:	ea45 0e06 	orr.w	lr, r5, r6
  407df0:	e68d      	b.n	407b0e <__aeabi_dmul+0xde>
  407df2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407df6:	ea94 0f0c 	teq	r4, ip
  407dfa:	bf08      	it	eq
  407dfc:	ea95 0f0c 	teqeq	r5, ip
  407e00:	f43f af3b 	beq.w	407c7a <__aeabi_dmul+0x24a>
  407e04:	ea94 0f0c 	teq	r4, ip
  407e08:	d10a      	bne.n	407e20 <__aeabi_ddiv+0x19c>
  407e0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407e0e:	f47f af34 	bne.w	407c7a <__aeabi_dmul+0x24a>
  407e12:	ea95 0f0c 	teq	r5, ip
  407e16:	f47f af25 	bne.w	407c64 <__aeabi_dmul+0x234>
  407e1a:	4610      	mov	r0, r2
  407e1c:	4619      	mov	r1, r3
  407e1e:	e72c      	b.n	407c7a <__aeabi_dmul+0x24a>
  407e20:	ea95 0f0c 	teq	r5, ip
  407e24:	d106      	bne.n	407e34 <__aeabi_ddiv+0x1b0>
  407e26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407e2a:	f43f aefd 	beq.w	407c28 <__aeabi_dmul+0x1f8>
  407e2e:	4610      	mov	r0, r2
  407e30:	4619      	mov	r1, r3
  407e32:	e722      	b.n	407c7a <__aeabi_dmul+0x24a>
  407e34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407e38:	bf18      	it	ne
  407e3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407e3e:	f47f aec5 	bne.w	407bcc <__aeabi_dmul+0x19c>
  407e42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407e46:	f47f af0d 	bne.w	407c64 <__aeabi_dmul+0x234>
  407e4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407e4e:	f47f aeeb 	bne.w	407c28 <__aeabi_dmul+0x1f8>
  407e52:	e712      	b.n	407c7a <__aeabi_dmul+0x24a>

00407e54 <__gedf2>:
  407e54:	f04f 3cff 	mov.w	ip, #4294967295
  407e58:	e006      	b.n	407e68 <__cmpdf2+0x4>
  407e5a:	bf00      	nop

00407e5c <__ledf2>:
  407e5c:	f04f 0c01 	mov.w	ip, #1
  407e60:	e002      	b.n	407e68 <__cmpdf2+0x4>
  407e62:	bf00      	nop

00407e64 <__cmpdf2>:
  407e64:	f04f 0c01 	mov.w	ip, #1
  407e68:	f84d cd04 	str.w	ip, [sp, #-4]!
  407e6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407e70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407e78:	bf18      	it	ne
  407e7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407e7e:	d01b      	beq.n	407eb8 <__cmpdf2+0x54>
  407e80:	b001      	add	sp, #4
  407e82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407e86:	bf0c      	ite	eq
  407e88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407e8c:	ea91 0f03 	teqne	r1, r3
  407e90:	bf02      	ittt	eq
  407e92:	ea90 0f02 	teqeq	r0, r2
  407e96:	2000      	moveq	r0, #0
  407e98:	4770      	bxeq	lr
  407e9a:	f110 0f00 	cmn.w	r0, #0
  407e9e:	ea91 0f03 	teq	r1, r3
  407ea2:	bf58      	it	pl
  407ea4:	4299      	cmppl	r1, r3
  407ea6:	bf08      	it	eq
  407ea8:	4290      	cmpeq	r0, r2
  407eaa:	bf2c      	ite	cs
  407eac:	17d8      	asrcs	r0, r3, #31
  407eae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407eb2:	f040 0001 	orr.w	r0, r0, #1
  407eb6:	4770      	bx	lr
  407eb8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407ebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ec0:	d102      	bne.n	407ec8 <__cmpdf2+0x64>
  407ec2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407ec6:	d107      	bne.n	407ed8 <__cmpdf2+0x74>
  407ec8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ecc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ed0:	d1d6      	bne.n	407e80 <__cmpdf2+0x1c>
  407ed2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407ed6:	d0d3      	beq.n	407e80 <__cmpdf2+0x1c>
  407ed8:	f85d 0b04 	ldr.w	r0, [sp], #4
  407edc:	4770      	bx	lr
  407ede:	bf00      	nop

00407ee0 <__aeabi_cdrcmple>:
  407ee0:	4684      	mov	ip, r0
  407ee2:	4610      	mov	r0, r2
  407ee4:	4662      	mov	r2, ip
  407ee6:	468c      	mov	ip, r1
  407ee8:	4619      	mov	r1, r3
  407eea:	4663      	mov	r3, ip
  407eec:	e000      	b.n	407ef0 <__aeabi_cdcmpeq>
  407eee:	bf00      	nop

00407ef0 <__aeabi_cdcmpeq>:
  407ef0:	b501      	push	{r0, lr}
  407ef2:	f7ff ffb7 	bl	407e64 <__cmpdf2>
  407ef6:	2800      	cmp	r0, #0
  407ef8:	bf48      	it	mi
  407efa:	f110 0f00 	cmnmi.w	r0, #0
  407efe:	bd01      	pop	{r0, pc}

00407f00 <__aeabi_dcmpeq>:
  407f00:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f04:	f7ff fff4 	bl	407ef0 <__aeabi_cdcmpeq>
  407f08:	bf0c      	ite	eq
  407f0a:	2001      	moveq	r0, #1
  407f0c:	2000      	movne	r0, #0
  407f0e:	f85d fb08 	ldr.w	pc, [sp], #8
  407f12:	bf00      	nop

00407f14 <__aeabi_dcmplt>:
  407f14:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f18:	f7ff ffea 	bl	407ef0 <__aeabi_cdcmpeq>
  407f1c:	bf34      	ite	cc
  407f1e:	2001      	movcc	r0, #1
  407f20:	2000      	movcs	r0, #0
  407f22:	f85d fb08 	ldr.w	pc, [sp], #8
  407f26:	bf00      	nop

00407f28 <__aeabi_dcmple>:
  407f28:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f2c:	f7ff ffe0 	bl	407ef0 <__aeabi_cdcmpeq>
  407f30:	bf94      	ite	ls
  407f32:	2001      	movls	r0, #1
  407f34:	2000      	movhi	r0, #0
  407f36:	f85d fb08 	ldr.w	pc, [sp], #8
  407f3a:	bf00      	nop

00407f3c <__aeabi_dcmpge>:
  407f3c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f40:	f7ff ffce 	bl	407ee0 <__aeabi_cdrcmple>
  407f44:	bf94      	ite	ls
  407f46:	2001      	movls	r0, #1
  407f48:	2000      	movhi	r0, #0
  407f4a:	f85d fb08 	ldr.w	pc, [sp], #8
  407f4e:	bf00      	nop

00407f50 <__aeabi_dcmpgt>:
  407f50:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f54:	f7ff ffc4 	bl	407ee0 <__aeabi_cdrcmple>
  407f58:	bf34      	ite	cc
  407f5a:	2001      	movcc	r0, #1
  407f5c:	2000      	movcs	r0, #0
  407f5e:	f85d fb08 	ldr.w	pc, [sp], #8
  407f62:	bf00      	nop

00407f64 <__aeabi_dcmpun>:
  407f64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407f68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407f6c:	d102      	bne.n	407f74 <__aeabi_dcmpun+0x10>
  407f6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407f72:	d10a      	bne.n	407f8a <__aeabi_dcmpun+0x26>
  407f74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407f78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407f7c:	d102      	bne.n	407f84 <__aeabi_dcmpun+0x20>
  407f7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407f82:	d102      	bne.n	407f8a <__aeabi_dcmpun+0x26>
  407f84:	f04f 0000 	mov.w	r0, #0
  407f88:	4770      	bx	lr
  407f8a:	f04f 0001 	mov.w	r0, #1
  407f8e:	4770      	bx	lr

00407f90 <__aeabi_d2uiz>:
  407f90:	004a      	lsls	r2, r1, #1
  407f92:	d211      	bcs.n	407fb8 <__aeabi_d2uiz+0x28>
  407f94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407f98:	d211      	bcs.n	407fbe <__aeabi_d2uiz+0x2e>
  407f9a:	d50d      	bpl.n	407fb8 <__aeabi_d2uiz+0x28>
  407f9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407fa0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407fa4:	d40e      	bmi.n	407fc4 <__aeabi_d2uiz+0x34>
  407fa6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407faa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407fae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407fb2:	fa23 f002 	lsr.w	r0, r3, r2
  407fb6:	4770      	bx	lr
  407fb8:	f04f 0000 	mov.w	r0, #0
  407fbc:	4770      	bx	lr
  407fbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407fc2:	d102      	bne.n	407fca <__aeabi_d2uiz+0x3a>
  407fc4:	f04f 30ff 	mov.w	r0, #4294967295
  407fc8:	4770      	bx	lr
  407fca:	f04f 0000 	mov.w	r0, #0
  407fce:	4770      	bx	lr

00407fd0 <__aeabi_d2f>:
  407fd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407fd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  407fd8:	bf24      	itt	cs
  407fda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  407fde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  407fe2:	d90d      	bls.n	408000 <__aeabi_d2f+0x30>
  407fe4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  407fe8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  407fec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  407ff0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  407ff4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  407ff8:	bf08      	it	eq
  407ffa:	f020 0001 	biceq.w	r0, r0, #1
  407ffe:	4770      	bx	lr
  408000:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  408004:	d121      	bne.n	40804a <__aeabi_d2f+0x7a>
  408006:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40800a:	bfbc      	itt	lt
  40800c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  408010:	4770      	bxlt	lr
  408012:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408016:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40801a:	f1c2 0218 	rsb	r2, r2, #24
  40801e:	f1c2 0c20 	rsb	ip, r2, #32
  408022:	fa10 f30c 	lsls.w	r3, r0, ip
  408026:	fa20 f002 	lsr.w	r0, r0, r2
  40802a:	bf18      	it	ne
  40802c:	f040 0001 	orrne.w	r0, r0, #1
  408030:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408034:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  408038:	fa03 fc0c 	lsl.w	ip, r3, ip
  40803c:	ea40 000c 	orr.w	r0, r0, ip
  408040:	fa23 f302 	lsr.w	r3, r3, r2
  408044:	ea4f 0343 	mov.w	r3, r3, lsl #1
  408048:	e7cc      	b.n	407fe4 <__aeabi_d2f+0x14>
  40804a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40804e:	d107      	bne.n	408060 <__aeabi_d2f+0x90>
  408050:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  408054:	bf1e      	ittt	ne
  408056:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40805a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40805e:	4770      	bxne	lr
  408060:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  408064:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  408068:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40806c:	4770      	bx	lr
  40806e:	bf00      	nop

00408070 <__aeabi_frsub>:
  408070:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  408074:	e002      	b.n	40807c <__addsf3>
  408076:	bf00      	nop

00408078 <__aeabi_fsub>:
  408078:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040807c <__addsf3>:
  40807c:	0042      	lsls	r2, r0, #1
  40807e:	bf1f      	itttt	ne
  408080:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  408084:	ea92 0f03 	teqne	r2, r3
  408088:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40808c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  408090:	d06a      	beq.n	408168 <__addsf3+0xec>
  408092:	ea4f 6212 	mov.w	r2, r2, lsr #24
  408096:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40809a:	bfc1      	itttt	gt
  40809c:	18d2      	addgt	r2, r2, r3
  40809e:	4041      	eorgt	r1, r0
  4080a0:	4048      	eorgt	r0, r1
  4080a2:	4041      	eorgt	r1, r0
  4080a4:	bfb8      	it	lt
  4080a6:	425b      	neglt	r3, r3
  4080a8:	2b19      	cmp	r3, #25
  4080aa:	bf88      	it	hi
  4080ac:	4770      	bxhi	lr
  4080ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4080b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4080b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4080ba:	bf18      	it	ne
  4080bc:	4240      	negne	r0, r0
  4080be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4080c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4080c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4080ca:	bf18      	it	ne
  4080cc:	4249      	negne	r1, r1
  4080ce:	ea92 0f03 	teq	r2, r3
  4080d2:	d03f      	beq.n	408154 <__addsf3+0xd8>
  4080d4:	f1a2 0201 	sub.w	r2, r2, #1
  4080d8:	fa41 fc03 	asr.w	ip, r1, r3
  4080dc:	eb10 000c 	adds.w	r0, r0, ip
  4080e0:	f1c3 0320 	rsb	r3, r3, #32
  4080e4:	fa01 f103 	lsl.w	r1, r1, r3
  4080e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4080ec:	d502      	bpl.n	4080f4 <__addsf3+0x78>
  4080ee:	4249      	negs	r1, r1
  4080f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4080f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4080f8:	d313      	bcc.n	408122 <__addsf3+0xa6>
  4080fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4080fe:	d306      	bcc.n	40810e <__addsf3+0x92>
  408100:	0840      	lsrs	r0, r0, #1
  408102:	ea4f 0131 	mov.w	r1, r1, rrx
  408106:	f102 0201 	add.w	r2, r2, #1
  40810a:	2afe      	cmp	r2, #254	; 0xfe
  40810c:	d251      	bcs.n	4081b2 <__addsf3+0x136>
  40810e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  408112:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  408116:	bf08      	it	eq
  408118:	f020 0001 	biceq.w	r0, r0, #1
  40811c:	ea40 0003 	orr.w	r0, r0, r3
  408120:	4770      	bx	lr
  408122:	0049      	lsls	r1, r1, #1
  408124:	eb40 0000 	adc.w	r0, r0, r0
  408128:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40812c:	f1a2 0201 	sub.w	r2, r2, #1
  408130:	d1ed      	bne.n	40810e <__addsf3+0x92>
  408132:	fab0 fc80 	clz	ip, r0
  408136:	f1ac 0c08 	sub.w	ip, ip, #8
  40813a:	ebb2 020c 	subs.w	r2, r2, ip
  40813e:	fa00 f00c 	lsl.w	r0, r0, ip
  408142:	bfaa      	itet	ge
  408144:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  408148:	4252      	neglt	r2, r2
  40814a:	4318      	orrge	r0, r3
  40814c:	bfbc      	itt	lt
  40814e:	40d0      	lsrlt	r0, r2
  408150:	4318      	orrlt	r0, r3
  408152:	4770      	bx	lr
  408154:	f092 0f00 	teq	r2, #0
  408158:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40815c:	bf06      	itte	eq
  40815e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  408162:	3201      	addeq	r2, #1
  408164:	3b01      	subne	r3, #1
  408166:	e7b5      	b.n	4080d4 <__addsf3+0x58>
  408168:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40816c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  408170:	bf18      	it	ne
  408172:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  408176:	d021      	beq.n	4081bc <__addsf3+0x140>
  408178:	ea92 0f03 	teq	r2, r3
  40817c:	d004      	beq.n	408188 <__addsf3+0x10c>
  40817e:	f092 0f00 	teq	r2, #0
  408182:	bf08      	it	eq
  408184:	4608      	moveq	r0, r1
  408186:	4770      	bx	lr
  408188:	ea90 0f01 	teq	r0, r1
  40818c:	bf1c      	itt	ne
  40818e:	2000      	movne	r0, #0
  408190:	4770      	bxne	lr
  408192:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  408196:	d104      	bne.n	4081a2 <__addsf3+0x126>
  408198:	0040      	lsls	r0, r0, #1
  40819a:	bf28      	it	cs
  40819c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4081a0:	4770      	bx	lr
  4081a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4081a6:	bf3c      	itt	cc
  4081a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4081ac:	4770      	bxcc	lr
  4081ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4081b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4081b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4081ba:	4770      	bx	lr
  4081bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4081c0:	bf16      	itet	ne
  4081c2:	4608      	movne	r0, r1
  4081c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4081c8:	4601      	movne	r1, r0
  4081ca:	0242      	lsls	r2, r0, #9
  4081cc:	bf06      	itte	eq
  4081ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4081d2:	ea90 0f01 	teqeq	r0, r1
  4081d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4081da:	4770      	bx	lr

004081dc <__aeabi_ui2f>:
  4081dc:	f04f 0300 	mov.w	r3, #0
  4081e0:	e004      	b.n	4081ec <__aeabi_i2f+0x8>
  4081e2:	bf00      	nop

004081e4 <__aeabi_i2f>:
  4081e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4081e8:	bf48      	it	mi
  4081ea:	4240      	negmi	r0, r0
  4081ec:	ea5f 0c00 	movs.w	ip, r0
  4081f0:	bf08      	it	eq
  4081f2:	4770      	bxeq	lr
  4081f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4081f8:	4601      	mov	r1, r0
  4081fa:	f04f 0000 	mov.w	r0, #0
  4081fe:	e01c      	b.n	40823a <__aeabi_l2f+0x2a>

00408200 <__aeabi_ul2f>:
  408200:	ea50 0201 	orrs.w	r2, r0, r1
  408204:	bf08      	it	eq
  408206:	4770      	bxeq	lr
  408208:	f04f 0300 	mov.w	r3, #0
  40820c:	e00a      	b.n	408224 <__aeabi_l2f+0x14>
  40820e:	bf00      	nop

00408210 <__aeabi_l2f>:
  408210:	ea50 0201 	orrs.w	r2, r0, r1
  408214:	bf08      	it	eq
  408216:	4770      	bxeq	lr
  408218:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40821c:	d502      	bpl.n	408224 <__aeabi_l2f+0x14>
  40821e:	4240      	negs	r0, r0
  408220:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408224:	ea5f 0c01 	movs.w	ip, r1
  408228:	bf02      	ittt	eq
  40822a:	4684      	moveq	ip, r0
  40822c:	4601      	moveq	r1, r0
  40822e:	2000      	moveq	r0, #0
  408230:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  408234:	bf08      	it	eq
  408236:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40823a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40823e:	fabc f28c 	clz	r2, ip
  408242:	3a08      	subs	r2, #8
  408244:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  408248:	db10      	blt.n	40826c <__aeabi_l2f+0x5c>
  40824a:	fa01 fc02 	lsl.w	ip, r1, r2
  40824e:	4463      	add	r3, ip
  408250:	fa00 fc02 	lsl.w	ip, r0, r2
  408254:	f1c2 0220 	rsb	r2, r2, #32
  408258:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40825c:	fa20 f202 	lsr.w	r2, r0, r2
  408260:	eb43 0002 	adc.w	r0, r3, r2
  408264:	bf08      	it	eq
  408266:	f020 0001 	biceq.w	r0, r0, #1
  40826a:	4770      	bx	lr
  40826c:	f102 0220 	add.w	r2, r2, #32
  408270:	fa01 fc02 	lsl.w	ip, r1, r2
  408274:	f1c2 0220 	rsb	r2, r2, #32
  408278:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40827c:	fa21 f202 	lsr.w	r2, r1, r2
  408280:	eb43 0002 	adc.w	r0, r3, r2
  408284:	bf08      	it	eq
  408286:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40828a:	4770      	bx	lr

0040828c <__aeabi_fmul>:
  40828c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408290:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  408294:	bf1e      	ittt	ne
  408296:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40829a:	ea92 0f0c 	teqne	r2, ip
  40829e:	ea93 0f0c 	teqne	r3, ip
  4082a2:	d06f      	beq.n	408384 <__aeabi_fmul+0xf8>
  4082a4:	441a      	add	r2, r3
  4082a6:	ea80 0c01 	eor.w	ip, r0, r1
  4082aa:	0240      	lsls	r0, r0, #9
  4082ac:	bf18      	it	ne
  4082ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4082b2:	d01e      	beq.n	4082f2 <__aeabi_fmul+0x66>
  4082b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4082b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4082bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4082c0:	fba0 3101 	umull	r3, r1, r0, r1
  4082c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4082c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4082cc:	bf3e      	ittt	cc
  4082ce:	0049      	lslcc	r1, r1, #1
  4082d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4082d4:	005b      	lslcc	r3, r3, #1
  4082d6:	ea40 0001 	orr.w	r0, r0, r1
  4082da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4082de:	2afd      	cmp	r2, #253	; 0xfd
  4082e0:	d81d      	bhi.n	40831e <__aeabi_fmul+0x92>
  4082e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4082e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4082ea:	bf08      	it	eq
  4082ec:	f020 0001 	biceq.w	r0, r0, #1
  4082f0:	4770      	bx	lr
  4082f2:	f090 0f00 	teq	r0, #0
  4082f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4082fa:	bf08      	it	eq
  4082fc:	0249      	lsleq	r1, r1, #9
  4082fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  408302:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  408306:	3a7f      	subs	r2, #127	; 0x7f
  408308:	bfc2      	ittt	gt
  40830a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40830e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  408312:	4770      	bxgt	lr
  408314:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  408318:	f04f 0300 	mov.w	r3, #0
  40831c:	3a01      	subs	r2, #1
  40831e:	dc5d      	bgt.n	4083dc <__aeabi_fmul+0x150>
  408320:	f112 0f19 	cmn.w	r2, #25
  408324:	bfdc      	itt	le
  408326:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40832a:	4770      	bxle	lr
  40832c:	f1c2 0200 	rsb	r2, r2, #0
  408330:	0041      	lsls	r1, r0, #1
  408332:	fa21 f102 	lsr.w	r1, r1, r2
  408336:	f1c2 0220 	rsb	r2, r2, #32
  40833a:	fa00 fc02 	lsl.w	ip, r0, r2
  40833e:	ea5f 0031 	movs.w	r0, r1, rrx
  408342:	f140 0000 	adc.w	r0, r0, #0
  408346:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40834a:	bf08      	it	eq
  40834c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  408350:	4770      	bx	lr
  408352:	f092 0f00 	teq	r2, #0
  408356:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40835a:	bf02      	ittt	eq
  40835c:	0040      	lsleq	r0, r0, #1
  40835e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  408362:	3a01      	subeq	r2, #1
  408364:	d0f9      	beq.n	40835a <__aeabi_fmul+0xce>
  408366:	ea40 000c 	orr.w	r0, r0, ip
  40836a:	f093 0f00 	teq	r3, #0
  40836e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  408372:	bf02      	ittt	eq
  408374:	0049      	lsleq	r1, r1, #1
  408376:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40837a:	3b01      	subeq	r3, #1
  40837c:	d0f9      	beq.n	408372 <__aeabi_fmul+0xe6>
  40837e:	ea41 010c 	orr.w	r1, r1, ip
  408382:	e78f      	b.n	4082a4 <__aeabi_fmul+0x18>
  408384:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  408388:	ea92 0f0c 	teq	r2, ip
  40838c:	bf18      	it	ne
  40838e:	ea93 0f0c 	teqne	r3, ip
  408392:	d00a      	beq.n	4083aa <__aeabi_fmul+0x11e>
  408394:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  408398:	bf18      	it	ne
  40839a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40839e:	d1d8      	bne.n	408352 <__aeabi_fmul+0xc6>
  4083a0:	ea80 0001 	eor.w	r0, r0, r1
  4083a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4083a8:	4770      	bx	lr
  4083aa:	f090 0f00 	teq	r0, #0
  4083ae:	bf17      	itett	ne
  4083b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4083b4:	4608      	moveq	r0, r1
  4083b6:	f091 0f00 	teqne	r1, #0
  4083ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4083be:	d014      	beq.n	4083ea <__aeabi_fmul+0x15e>
  4083c0:	ea92 0f0c 	teq	r2, ip
  4083c4:	d101      	bne.n	4083ca <__aeabi_fmul+0x13e>
  4083c6:	0242      	lsls	r2, r0, #9
  4083c8:	d10f      	bne.n	4083ea <__aeabi_fmul+0x15e>
  4083ca:	ea93 0f0c 	teq	r3, ip
  4083ce:	d103      	bne.n	4083d8 <__aeabi_fmul+0x14c>
  4083d0:	024b      	lsls	r3, r1, #9
  4083d2:	bf18      	it	ne
  4083d4:	4608      	movne	r0, r1
  4083d6:	d108      	bne.n	4083ea <__aeabi_fmul+0x15e>
  4083d8:	ea80 0001 	eor.w	r0, r0, r1
  4083dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4083e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4083e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4083e8:	4770      	bx	lr
  4083ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4083ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4083f2:	4770      	bx	lr

004083f4 <__aeabi_fdiv>:
  4083f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4083f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4083fc:	bf1e      	ittt	ne
  4083fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  408402:	ea92 0f0c 	teqne	r2, ip
  408406:	ea93 0f0c 	teqne	r3, ip
  40840a:	d069      	beq.n	4084e0 <__aeabi_fdiv+0xec>
  40840c:	eba2 0203 	sub.w	r2, r2, r3
  408410:	ea80 0c01 	eor.w	ip, r0, r1
  408414:	0249      	lsls	r1, r1, #9
  408416:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40841a:	d037      	beq.n	40848c <__aeabi_fdiv+0x98>
  40841c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  408420:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  408424:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  408428:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40842c:	428b      	cmp	r3, r1
  40842e:	bf38      	it	cc
  408430:	005b      	lslcc	r3, r3, #1
  408432:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  408436:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40843a:	428b      	cmp	r3, r1
  40843c:	bf24      	itt	cs
  40843e:	1a5b      	subcs	r3, r3, r1
  408440:	ea40 000c 	orrcs.w	r0, r0, ip
  408444:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  408448:	bf24      	itt	cs
  40844a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40844e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408452:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  408456:	bf24      	itt	cs
  408458:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40845c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408460:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  408464:	bf24      	itt	cs
  408466:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40846a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40846e:	011b      	lsls	r3, r3, #4
  408470:	bf18      	it	ne
  408472:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  408476:	d1e0      	bne.n	40843a <__aeabi_fdiv+0x46>
  408478:	2afd      	cmp	r2, #253	; 0xfd
  40847a:	f63f af50 	bhi.w	40831e <__aeabi_fmul+0x92>
  40847e:	428b      	cmp	r3, r1
  408480:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  408484:	bf08      	it	eq
  408486:	f020 0001 	biceq.w	r0, r0, #1
  40848a:	4770      	bx	lr
  40848c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  408490:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  408494:	327f      	adds	r2, #127	; 0x7f
  408496:	bfc2      	ittt	gt
  408498:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40849c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4084a0:	4770      	bxgt	lr
  4084a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4084a6:	f04f 0300 	mov.w	r3, #0
  4084aa:	3a01      	subs	r2, #1
  4084ac:	e737      	b.n	40831e <__aeabi_fmul+0x92>
  4084ae:	f092 0f00 	teq	r2, #0
  4084b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4084b6:	bf02      	ittt	eq
  4084b8:	0040      	lsleq	r0, r0, #1
  4084ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4084be:	3a01      	subeq	r2, #1
  4084c0:	d0f9      	beq.n	4084b6 <__aeabi_fdiv+0xc2>
  4084c2:	ea40 000c 	orr.w	r0, r0, ip
  4084c6:	f093 0f00 	teq	r3, #0
  4084ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4084ce:	bf02      	ittt	eq
  4084d0:	0049      	lsleq	r1, r1, #1
  4084d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4084d6:	3b01      	subeq	r3, #1
  4084d8:	d0f9      	beq.n	4084ce <__aeabi_fdiv+0xda>
  4084da:	ea41 010c 	orr.w	r1, r1, ip
  4084de:	e795      	b.n	40840c <__aeabi_fdiv+0x18>
  4084e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4084e4:	ea92 0f0c 	teq	r2, ip
  4084e8:	d108      	bne.n	4084fc <__aeabi_fdiv+0x108>
  4084ea:	0242      	lsls	r2, r0, #9
  4084ec:	f47f af7d 	bne.w	4083ea <__aeabi_fmul+0x15e>
  4084f0:	ea93 0f0c 	teq	r3, ip
  4084f4:	f47f af70 	bne.w	4083d8 <__aeabi_fmul+0x14c>
  4084f8:	4608      	mov	r0, r1
  4084fa:	e776      	b.n	4083ea <__aeabi_fmul+0x15e>
  4084fc:	ea93 0f0c 	teq	r3, ip
  408500:	d104      	bne.n	40850c <__aeabi_fdiv+0x118>
  408502:	024b      	lsls	r3, r1, #9
  408504:	f43f af4c 	beq.w	4083a0 <__aeabi_fmul+0x114>
  408508:	4608      	mov	r0, r1
  40850a:	e76e      	b.n	4083ea <__aeabi_fmul+0x15e>
  40850c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  408510:	bf18      	it	ne
  408512:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  408516:	d1ca      	bne.n	4084ae <__aeabi_fdiv+0xba>
  408518:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40851c:	f47f af5c 	bne.w	4083d8 <__aeabi_fmul+0x14c>
  408520:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  408524:	f47f af3c 	bne.w	4083a0 <__aeabi_fmul+0x114>
  408528:	e75f      	b.n	4083ea <__aeabi_fmul+0x15e>
  40852a:	bf00      	nop

0040852c <__gesf2>:
  40852c:	f04f 3cff 	mov.w	ip, #4294967295
  408530:	e006      	b.n	408540 <__cmpsf2+0x4>
  408532:	bf00      	nop

00408534 <__lesf2>:
  408534:	f04f 0c01 	mov.w	ip, #1
  408538:	e002      	b.n	408540 <__cmpsf2+0x4>
  40853a:	bf00      	nop

0040853c <__cmpsf2>:
  40853c:	f04f 0c01 	mov.w	ip, #1
  408540:	f84d cd04 	str.w	ip, [sp, #-4]!
  408544:	ea4f 0240 	mov.w	r2, r0, lsl #1
  408548:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40854c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  408550:	bf18      	it	ne
  408552:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  408556:	d011      	beq.n	40857c <__cmpsf2+0x40>
  408558:	b001      	add	sp, #4
  40855a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40855e:	bf18      	it	ne
  408560:	ea90 0f01 	teqne	r0, r1
  408564:	bf58      	it	pl
  408566:	ebb2 0003 	subspl.w	r0, r2, r3
  40856a:	bf88      	it	hi
  40856c:	17c8      	asrhi	r0, r1, #31
  40856e:	bf38      	it	cc
  408570:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  408574:	bf18      	it	ne
  408576:	f040 0001 	orrne.w	r0, r0, #1
  40857a:	4770      	bx	lr
  40857c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  408580:	d102      	bne.n	408588 <__cmpsf2+0x4c>
  408582:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  408586:	d105      	bne.n	408594 <__cmpsf2+0x58>
  408588:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40858c:	d1e4      	bne.n	408558 <__cmpsf2+0x1c>
  40858e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  408592:	d0e1      	beq.n	408558 <__cmpsf2+0x1c>
  408594:	f85d 0b04 	ldr.w	r0, [sp], #4
  408598:	4770      	bx	lr
  40859a:	bf00      	nop

0040859c <__aeabi_cfrcmple>:
  40859c:	4684      	mov	ip, r0
  40859e:	4608      	mov	r0, r1
  4085a0:	4661      	mov	r1, ip
  4085a2:	e7ff      	b.n	4085a4 <__aeabi_cfcmpeq>

004085a4 <__aeabi_cfcmpeq>:
  4085a4:	b50f      	push	{r0, r1, r2, r3, lr}
  4085a6:	f7ff ffc9 	bl	40853c <__cmpsf2>
  4085aa:	2800      	cmp	r0, #0
  4085ac:	bf48      	it	mi
  4085ae:	f110 0f00 	cmnmi.w	r0, #0
  4085b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

004085b4 <__aeabi_fcmpeq>:
  4085b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085b8:	f7ff fff4 	bl	4085a4 <__aeabi_cfcmpeq>
  4085bc:	bf0c      	ite	eq
  4085be:	2001      	moveq	r0, #1
  4085c0:	2000      	movne	r0, #0
  4085c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4085c6:	bf00      	nop

004085c8 <__aeabi_fcmplt>:
  4085c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085cc:	f7ff ffea 	bl	4085a4 <__aeabi_cfcmpeq>
  4085d0:	bf34      	ite	cc
  4085d2:	2001      	movcc	r0, #1
  4085d4:	2000      	movcs	r0, #0
  4085d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4085da:	bf00      	nop

004085dc <__aeabi_fcmple>:
  4085dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085e0:	f7ff ffe0 	bl	4085a4 <__aeabi_cfcmpeq>
  4085e4:	bf94      	ite	ls
  4085e6:	2001      	movls	r0, #1
  4085e8:	2000      	movhi	r0, #0
  4085ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4085ee:	bf00      	nop

004085f0 <__aeabi_fcmpge>:
  4085f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085f4:	f7ff ffd2 	bl	40859c <__aeabi_cfrcmple>
  4085f8:	bf94      	ite	ls
  4085fa:	2001      	movls	r0, #1
  4085fc:	2000      	movhi	r0, #0
  4085fe:	f85d fb08 	ldr.w	pc, [sp], #8
  408602:	bf00      	nop

00408604 <__aeabi_fcmpgt>:
  408604:	f84d ed08 	str.w	lr, [sp, #-8]!
  408608:	f7ff ffc8 	bl	40859c <__aeabi_cfrcmple>
  40860c:	bf34      	ite	cc
  40860e:	2001      	movcc	r0, #1
  408610:	2000      	movcs	r0, #0
  408612:	f85d fb08 	ldr.w	pc, [sp], #8
  408616:	bf00      	nop

00408618 <__aeabi_f2iz>:
  408618:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40861c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  408620:	d30f      	bcc.n	408642 <__aeabi_f2iz+0x2a>
  408622:	f04f 039e 	mov.w	r3, #158	; 0x9e
  408626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40862a:	d90d      	bls.n	408648 <__aeabi_f2iz+0x30>
  40862c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  408630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408634:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  408638:	fa23 f002 	lsr.w	r0, r3, r2
  40863c:	bf18      	it	ne
  40863e:	4240      	negne	r0, r0
  408640:	4770      	bx	lr
  408642:	f04f 0000 	mov.w	r0, #0
  408646:	4770      	bx	lr
  408648:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40864c:	d101      	bne.n	408652 <__aeabi_f2iz+0x3a>
  40864e:	0242      	lsls	r2, r0, #9
  408650:	d105      	bne.n	40865e <__aeabi_f2iz+0x46>
  408652:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  408656:	bf08      	it	eq
  408658:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40865c:	4770      	bx	lr
  40865e:	f04f 0000 	mov.w	r0, #0
  408662:	4770      	bx	lr

00408664 <__aeabi_f2uiz>:
  408664:	0042      	lsls	r2, r0, #1
  408666:	d20e      	bcs.n	408686 <__aeabi_f2uiz+0x22>
  408668:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40866c:	d30b      	bcc.n	408686 <__aeabi_f2uiz+0x22>
  40866e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  408672:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  408676:	d409      	bmi.n	40868c <__aeabi_f2uiz+0x28>
  408678:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40867c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408680:	fa23 f002 	lsr.w	r0, r3, r2
  408684:	4770      	bx	lr
  408686:	f04f 0000 	mov.w	r0, #0
  40868a:	4770      	bx	lr
  40868c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  408690:	d101      	bne.n	408696 <__aeabi_f2uiz+0x32>
  408692:	0242      	lsls	r2, r0, #9
  408694:	d102      	bne.n	40869c <__aeabi_f2uiz+0x38>
  408696:	f04f 30ff 	mov.w	r0, #4294967295
  40869a:	4770      	bx	lr
  40869c:	f04f 0000 	mov.w	r0, #0
  4086a0:	4770      	bx	lr
  4086a2:	bf00      	nop

004086a4 <__errno>:
  4086a4:	4b01      	ldr	r3, [pc, #4]	; (4086ac <__errno+0x8>)
  4086a6:	6818      	ldr	r0, [r3, #0]
  4086a8:	4770      	bx	lr
  4086aa:	bf00      	nop
  4086ac:	20000458 	.word	0x20000458

004086b0 <__libc_init_array>:
  4086b0:	b570      	push	{r4, r5, r6, lr}
  4086b2:	4e0f      	ldr	r6, [pc, #60]	; (4086f0 <__libc_init_array+0x40>)
  4086b4:	4d0f      	ldr	r5, [pc, #60]	; (4086f4 <__libc_init_array+0x44>)
  4086b6:	1b76      	subs	r6, r6, r5
  4086b8:	10b6      	asrs	r6, r6, #2
  4086ba:	bf18      	it	ne
  4086bc:	2400      	movne	r4, #0
  4086be:	d005      	beq.n	4086cc <__libc_init_array+0x1c>
  4086c0:	3401      	adds	r4, #1
  4086c2:	f855 3b04 	ldr.w	r3, [r5], #4
  4086c6:	4798      	blx	r3
  4086c8:	42a6      	cmp	r6, r4
  4086ca:	d1f9      	bne.n	4086c0 <__libc_init_array+0x10>
  4086cc:	4e0a      	ldr	r6, [pc, #40]	; (4086f8 <__libc_init_array+0x48>)
  4086ce:	4d0b      	ldr	r5, [pc, #44]	; (4086fc <__libc_init_array+0x4c>)
  4086d0:	1b76      	subs	r6, r6, r5
  4086d2:	f00a fb03 	bl	412cdc <_init>
  4086d6:	10b6      	asrs	r6, r6, #2
  4086d8:	bf18      	it	ne
  4086da:	2400      	movne	r4, #0
  4086dc:	d006      	beq.n	4086ec <__libc_init_array+0x3c>
  4086de:	3401      	adds	r4, #1
  4086e0:	f855 3b04 	ldr.w	r3, [r5], #4
  4086e4:	4798      	blx	r3
  4086e6:	42a6      	cmp	r6, r4
  4086e8:	d1f9      	bne.n	4086de <__libc_init_array+0x2e>
  4086ea:	bd70      	pop	{r4, r5, r6, pc}
  4086ec:	bd70      	pop	{r4, r5, r6, pc}
  4086ee:	bf00      	nop
  4086f0:	00412ce8 	.word	0x00412ce8
  4086f4:	00412ce8 	.word	0x00412ce8
  4086f8:	00412cf0 	.word	0x00412cf0
  4086fc:	00412ce8 	.word	0x00412ce8

00408700 <iprintf>:
  408700:	b40f      	push	{r0, r1, r2, r3}
  408702:	b500      	push	{lr}
  408704:	4907      	ldr	r1, [pc, #28]	; (408724 <iprintf+0x24>)
  408706:	b083      	sub	sp, #12
  408708:	ab04      	add	r3, sp, #16
  40870a:	6808      	ldr	r0, [r1, #0]
  40870c:	f853 2b04 	ldr.w	r2, [r3], #4
  408710:	6881      	ldr	r1, [r0, #8]
  408712:	9301      	str	r3, [sp, #4]
  408714:	f003 fdf8 	bl	40c308 <_vfiprintf_r>
  408718:	b003      	add	sp, #12
  40871a:	f85d eb04 	ldr.w	lr, [sp], #4
  40871e:	b004      	add	sp, #16
  408720:	4770      	bx	lr
  408722:	bf00      	nop
  408724:	20000458 	.word	0x20000458

00408728 <malloc>:
  408728:	4b02      	ldr	r3, [pc, #8]	; (408734 <malloc+0xc>)
  40872a:	4601      	mov	r1, r0
  40872c:	6818      	ldr	r0, [r3, #0]
  40872e:	f000 b80b 	b.w	408748 <_malloc_r>
  408732:	bf00      	nop
  408734:	20000458 	.word	0x20000458

00408738 <free>:
  408738:	4b02      	ldr	r3, [pc, #8]	; (408744 <free+0xc>)
  40873a:	4601      	mov	r1, r0
  40873c:	6818      	ldr	r0, [r3, #0]
  40873e:	f005 bf4d 	b.w	40e5dc <_free_r>
  408742:	bf00      	nop
  408744:	20000458 	.word	0x20000458

00408748 <_malloc_r>:
  408748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40874c:	f101 050b 	add.w	r5, r1, #11
  408750:	2d16      	cmp	r5, #22
  408752:	b083      	sub	sp, #12
  408754:	4606      	mov	r6, r0
  408756:	f240 809f 	bls.w	408898 <_malloc_r+0x150>
  40875a:	f035 0507 	bics.w	r5, r5, #7
  40875e:	f100 80bf 	bmi.w	4088e0 <_malloc_r+0x198>
  408762:	42a9      	cmp	r1, r5
  408764:	f200 80bc 	bhi.w	4088e0 <_malloc_r+0x198>
  408768:	f000 fb8e 	bl	408e88 <__malloc_lock>
  40876c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408770:	f0c0 829c 	bcc.w	408cac <_malloc_r+0x564>
  408774:	0a6b      	lsrs	r3, r5, #9
  408776:	f000 80ba 	beq.w	4088ee <_malloc_r+0x1a6>
  40877a:	2b04      	cmp	r3, #4
  40877c:	f200 8183 	bhi.w	408a86 <_malloc_r+0x33e>
  408780:	09a8      	lsrs	r0, r5, #6
  408782:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  408786:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40878a:	3038      	adds	r0, #56	; 0x38
  40878c:	4fc4      	ldr	r7, [pc, #784]	; (408aa0 <_malloc_r+0x358>)
  40878e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  408792:	f1a3 0108 	sub.w	r1, r3, #8
  408796:	685c      	ldr	r4, [r3, #4]
  408798:	42a1      	cmp	r1, r4
  40879a:	d107      	bne.n	4087ac <_malloc_r+0x64>
  40879c:	e0ac      	b.n	4088f8 <_malloc_r+0x1b0>
  40879e:	2a00      	cmp	r2, #0
  4087a0:	f280 80ac 	bge.w	4088fc <_malloc_r+0x1b4>
  4087a4:	68e4      	ldr	r4, [r4, #12]
  4087a6:	42a1      	cmp	r1, r4
  4087a8:	f000 80a6 	beq.w	4088f8 <_malloc_r+0x1b0>
  4087ac:	6863      	ldr	r3, [r4, #4]
  4087ae:	f023 0303 	bic.w	r3, r3, #3
  4087b2:	1b5a      	subs	r2, r3, r5
  4087b4:	2a0f      	cmp	r2, #15
  4087b6:	ddf2      	ble.n	40879e <_malloc_r+0x56>
  4087b8:	49b9      	ldr	r1, [pc, #740]	; (408aa0 <_malloc_r+0x358>)
  4087ba:	693c      	ldr	r4, [r7, #16]
  4087bc:	f101 0e08 	add.w	lr, r1, #8
  4087c0:	4574      	cmp	r4, lr
  4087c2:	f000 81b3 	beq.w	408b2c <_malloc_r+0x3e4>
  4087c6:	6863      	ldr	r3, [r4, #4]
  4087c8:	f023 0303 	bic.w	r3, r3, #3
  4087cc:	1b5a      	subs	r2, r3, r5
  4087ce:	2a0f      	cmp	r2, #15
  4087d0:	f300 8199 	bgt.w	408b06 <_malloc_r+0x3be>
  4087d4:	2a00      	cmp	r2, #0
  4087d6:	f8c1 e014 	str.w	lr, [r1, #20]
  4087da:	f8c1 e010 	str.w	lr, [r1, #16]
  4087de:	f280 809e 	bge.w	40891e <_malloc_r+0x1d6>
  4087e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4087e6:	f080 8167 	bcs.w	408ab8 <_malloc_r+0x370>
  4087ea:	08db      	lsrs	r3, r3, #3
  4087ec:	f103 0c01 	add.w	ip, r3, #1
  4087f0:	2201      	movs	r2, #1
  4087f2:	109b      	asrs	r3, r3, #2
  4087f4:	fa02 f303 	lsl.w	r3, r2, r3
  4087f8:	684a      	ldr	r2, [r1, #4]
  4087fa:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4087fe:	f8c4 8008 	str.w	r8, [r4, #8]
  408802:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  408806:	431a      	orrs	r2, r3
  408808:	f1a9 0308 	sub.w	r3, r9, #8
  40880c:	60e3      	str	r3, [r4, #12]
  40880e:	604a      	str	r2, [r1, #4]
  408810:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  408814:	f8c8 400c 	str.w	r4, [r8, #12]
  408818:	1083      	asrs	r3, r0, #2
  40881a:	2401      	movs	r4, #1
  40881c:	409c      	lsls	r4, r3
  40881e:	4294      	cmp	r4, r2
  408820:	f200 808a 	bhi.w	408938 <_malloc_r+0x1f0>
  408824:	4214      	tst	r4, r2
  408826:	d106      	bne.n	408836 <_malloc_r+0xee>
  408828:	f020 0003 	bic.w	r0, r0, #3
  40882c:	0064      	lsls	r4, r4, #1
  40882e:	4214      	tst	r4, r2
  408830:	f100 0004 	add.w	r0, r0, #4
  408834:	d0fa      	beq.n	40882c <_malloc_r+0xe4>
  408836:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40883a:	46cc      	mov	ip, r9
  40883c:	4680      	mov	r8, r0
  40883e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  408842:	458c      	cmp	ip, r1
  408844:	d107      	bne.n	408856 <_malloc_r+0x10e>
  408846:	e173      	b.n	408b30 <_malloc_r+0x3e8>
  408848:	2a00      	cmp	r2, #0
  40884a:	f280 8181 	bge.w	408b50 <_malloc_r+0x408>
  40884e:	68c9      	ldr	r1, [r1, #12]
  408850:	458c      	cmp	ip, r1
  408852:	f000 816d 	beq.w	408b30 <_malloc_r+0x3e8>
  408856:	684b      	ldr	r3, [r1, #4]
  408858:	f023 0303 	bic.w	r3, r3, #3
  40885c:	1b5a      	subs	r2, r3, r5
  40885e:	2a0f      	cmp	r2, #15
  408860:	ddf2      	ble.n	408848 <_malloc_r+0x100>
  408862:	460c      	mov	r4, r1
  408864:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  408868:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40886c:	194b      	adds	r3, r1, r5
  40886e:	f045 0501 	orr.w	r5, r5, #1
  408872:	604d      	str	r5, [r1, #4]
  408874:	f042 0101 	orr.w	r1, r2, #1
  408878:	f8c8 c00c 	str.w	ip, [r8, #12]
  40887c:	4630      	mov	r0, r6
  40887e:	f8cc 8008 	str.w	r8, [ip, #8]
  408882:	617b      	str	r3, [r7, #20]
  408884:	613b      	str	r3, [r7, #16]
  408886:	f8c3 e00c 	str.w	lr, [r3, #12]
  40888a:	f8c3 e008 	str.w	lr, [r3, #8]
  40888e:	6059      	str	r1, [r3, #4]
  408890:	509a      	str	r2, [r3, r2]
  408892:	f000 fafb 	bl	408e8c <__malloc_unlock>
  408896:	e01f      	b.n	4088d8 <_malloc_r+0x190>
  408898:	2910      	cmp	r1, #16
  40889a:	d821      	bhi.n	4088e0 <_malloc_r+0x198>
  40889c:	f000 faf4 	bl	408e88 <__malloc_lock>
  4088a0:	2510      	movs	r5, #16
  4088a2:	2306      	movs	r3, #6
  4088a4:	2002      	movs	r0, #2
  4088a6:	4f7e      	ldr	r7, [pc, #504]	; (408aa0 <_malloc_r+0x358>)
  4088a8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4088ac:	f1a3 0208 	sub.w	r2, r3, #8
  4088b0:	685c      	ldr	r4, [r3, #4]
  4088b2:	4294      	cmp	r4, r2
  4088b4:	f000 8145 	beq.w	408b42 <_malloc_r+0x3fa>
  4088b8:	6863      	ldr	r3, [r4, #4]
  4088ba:	68e1      	ldr	r1, [r4, #12]
  4088bc:	68a5      	ldr	r5, [r4, #8]
  4088be:	f023 0303 	bic.w	r3, r3, #3
  4088c2:	4423      	add	r3, r4
  4088c4:	4630      	mov	r0, r6
  4088c6:	685a      	ldr	r2, [r3, #4]
  4088c8:	60e9      	str	r1, [r5, #12]
  4088ca:	f042 0201 	orr.w	r2, r2, #1
  4088ce:	608d      	str	r5, [r1, #8]
  4088d0:	605a      	str	r2, [r3, #4]
  4088d2:	f000 fadb 	bl	408e8c <__malloc_unlock>
  4088d6:	3408      	adds	r4, #8
  4088d8:	4620      	mov	r0, r4
  4088da:	b003      	add	sp, #12
  4088dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4088e0:	2400      	movs	r4, #0
  4088e2:	230c      	movs	r3, #12
  4088e4:	4620      	mov	r0, r4
  4088e6:	6033      	str	r3, [r6, #0]
  4088e8:	b003      	add	sp, #12
  4088ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4088ee:	2380      	movs	r3, #128	; 0x80
  4088f0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4088f4:	203f      	movs	r0, #63	; 0x3f
  4088f6:	e749      	b.n	40878c <_malloc_r+0x44>
  4088f8:	4670      	mov	r0, lr
  4088fa:	e75d      	b.n	4087b8 <_malloc_r+0x70>
  4088fc:	4423      	add	r3, r4
  4088fe:	68e1      	ldr	r1, [r4, #12]
  408900:	685a      	ldr	r2, [r3, #4]
  408902:	68a5      	ldr	r5, [r4, #8]
  408904:	f042 0201 	orr.w	r2, r2, #1
  408908:	60e9      	str	r1, [r5, #12]
  40890a:	4630      	mov	r0, r6
  40890c:	608d      	str	r5, [r1, #8]
  40890e:	605a      	str	r2, [r3, #4]
  408910:	f000 fabc 	bl	408e8c <__malloc_unlock>
  408914:	3408      	adds	r4, #8
  408916:	4620      	mov	r0, r4
  408918:	b003      	add	sp, #12
  40891a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40891e:	4423      	add	r3, r4
  408920:	4630      	mov	r0, r6
  408922:	685a      	ldr	r2, [r3, #4]
  408924:	f042 0201 	orr.w	r2, r2, #1
  408928:	605a      	str	r2, [r3, #4]
  40892a:	f000 faaf 	bl	408e8c <__malloc_unlock>
  40892e:	3408      	adds	r4, #8
  408930:	4620      	mov	r0, r4
  408932:	b003      	add	sp, #12
  408934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408938:	68bc      	ldr	r4, [r7, #8]
  40893a:	6863      	ldr	r3, [r4, #4]
  40893c:	f023 0803 	bic.w	r8, r3, #3
  408940:	45a8      	cmp	r8, r5
  408942:	d304      	bcc.n	40894e <_malloc_r+0x206>
  408944:	ebc5 0308 	rsb	r3, r5, r8
  408948:	2b0f      	cmp	r3, #15
  40894a:	f300 808c 	bgt.w	408a66 <_malloc_r+0x31e>
  40894e:	4b55      	ldr	r3, [pc, #340]	; (408aa4 <_malloc_r+0x35c>)
  408950:	f8df 9160 	ldr.w	r9, [pc, #352]	; 408ab4 <_malloc_r+0x36c>
  408954:	681a      	ldr	r2, [r3, #0]
  408956:	f8d9 3000 	ldr.w	r3, [r9]
  40895a:	3301      	adds	r3, #1
  40895c:	442a      	add	r2, r5
  40895e:	eb04 0a08 	add.w	sl, r4, r8
  408962:	f000 8160 	beq.w	408c26 <_malloc_r+0x4de>
  408966:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40896a:	320f      	adds	r2, #15
  40896c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  408970:	f022 020f 	bic.w	r2, r2, #15
  408974:	4611      	mov	r1, r2
  408976:	4630      	mov	r0, r6
  408978:	9201      	str	r2, [sp, #4]
  40897a:	f000 fa89 	bl	408e90 <_sbrk_r>
  40897e:	f1b0 3fff 	cmp.w	r0, #4294967295
  408982:	4683      	mov	fp, r0
  408984:	9a01      	ldr	r2, [sp, #4]
  408986:	f000 8158 	beq.w	408c3a <_malloc_r+0x4f2>
  40898a:	4582      	cmp	sl, r0
  40898c:	f200 80fc 	bhi.w	408b88 <_malloc_r+0x440>
  408990:	4b45      	ldr	r3, [pc, #276]	; (408aa8 <_malloc_r+0x360>)
  408992:	6819      	ldr	r1, [r3, #0]
  408994:	45da      	cmp	sl, fp
  408996:	4411      	add	r1, r2
  408998:	6019      	str	r1, [r3, #0]
  40899a:	f000 8153 	beq.w	408c44 <_malloc_r+0x4fc>
  40899e:	f8d9 0000 	ldr.w	r0, [r9]
  4089a2:	f8df e110 	ldr.w	lr, [pc, #272]	; 408ab4 <_malloc_r+0x36c>
  4089a6:	3001      	adds	r0, #1
  4089a8:	bf1b      	ittet	ne
  4089aa:	ebca 0a0b 	rsbne	sl, sl, fp
  4089ae:	4451      	addne	r1, sl
  4089b0:	f8ce b000 	streq.w	fp, [lr]
  4089b4:	6019      	strne	r1, [r3, #0]
  4089b6:	f01b 0107 	ands.w	r1, fp, #7
  4089ba:	f000 8117 	beq.w	408bec <_malloc_r+0x4a4>
  4089be:	f1c1 0008 	rsb	r0, r1, #8
  4089c2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4089c6:	4483      	add	fp, r0
  4089c8:	3108      	adds	r1, #8
  4089ca:	445a      	add	r2, fp
  4089cc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4089d0:	ebc2 0901 	rsb	r9, r2, r1
  4089d4:	4649      	mov	r1, r9
  4089d6:	4630      	mov	r0, r6
  4089d8:	9301      	str	r3, [sp, #4]
  4089da:	f000 fa59 	bl	408e90 <_sbrk_r>
  4089de:	1c43      	adds	r3, r0, #1
  4089e0:	9b01      	ldr	r3, [sp, #4]
  4089e2:	f000 813f 	beq.w	408c64 <_malloc_r+0x51c>
  4089e6:	ebcb 0200 	rsb	r2, fp, r0
  4089ea:	444a      	add	r2, r9
  4089ec:	f042 0201 	orr.w	r2, r2, #1
  4089f0:	6819      	ldr	r1, [r3, #0]
  4089f2:	f8c7 b008 	str.w	fp, [r7, #8]
  4089f6:	4449      	add	r1, r9
  4089f8:	42bc      	cmp	r4, r7
  4089fa:	f8cb 2004 	str.w	r2, [fp, #4]
  4089fe:	6019      	str	r1, [r3, #0]
  408a00:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 408aa8 <_malloc_r+0x360>
  408a04:	d016      	beq.n	408a34 <_malloc_r+0x2ec>
  408a06:	f1b8 0f0f 	cmp.w	r8, #15
  408a0a:	f240 80fd 	bls.w	408c08 <_malloc_r+0x4c0>
  408a0e:	6862      	ldr	r2, [r4, #4]
  408a10:	f1a8 030c 	sub.w	r3, r8, #12
  408a14:	f023 0307 	bic.w	r3, r3, #7
  408a18:	18e0      	adds	r0, r4, r3
  408a1a:	f002 0201 	and.w	r2, r2, #1
  408a1e:	f04f 0e05 	mov.w	lr, #5
  408a22:	431a      	orrs	r2, r3
  408a24:	2b0f      	cmp	r3, #15
  408a26:	6062      	str	r2, [r4, #4]
  408a28:	f8c0 e004 	str.w	lr, [r0, #4]
  408a2c:	f8c0 e008 	str.w	lr, [r0, #8]
  408a30:	f200 811c 	bhi.w	408c6c <_malloc_r+0x524>
  408a34:	4b1d      	ldr	r3, [pc, #116]	; (408aac <_malloc_r+0x364>)
  408a36:	68bc      	ldr	r4, [r7, #8]
  408a38:	681a      	ldr	r2, [r3, #0]
  408a3a:	4291      	cmp	r1, r2
  408a3c:	bf88      	it	hi
  408a3e:	6019      	strhi	r1, [r3, #0]
  408a40:	4b1b      	ldr	r3, [pc, #108]	; (408ab0 <_malloc_r+0x368>)
  408a42:	681a      	ldr	r2, [r3, #0]
  408a44:	4291      	cmp	r1, r2
  408a46:	6862      	ldr	r2, [r4, #4]
  408a48:	bf88      	it	hi
  408a4a:	6019      	strhi	r1, [r3, #0]
  408a4c:	f022 0203 	bic.w	r2, r2, #3
  408a50:	4295      	cmp	r5, r2
  408a52:	eba2 0305 	sub.w	r3, r2, r5
  408a56:	d801      	bhi.n	408a5c <_malloc_r+0x314>
  408a58:	2b0f      	cmp	r3, #15
  408a5a:	dc04      	bgt.n	408a66 <_malloc_r+0x31e>
  408a5c:	4630      	mov	r0, r6
  408a5e:	f000 fa15 	bl	408e8c <__malloc_unlock>
  408a62:	2400      	movs	r4, #0
  408a64:	e738      	b.n	4088d8 <_malloc_r+0x190>
  408a66:	1962      	adds	r2, r4, r5
  408a68:	f043 0301 	orr.w	r3, r3, #1
  408a6c:	f045 0501 	orr.w	r5, r5, #1
  408a70:	6065      	str	r5, [r4, #4]
  408a72:	4630      	mov	r0, r6
  408a74:	60ba      	str	r2, [r7, #8]
  408a76:	6053      	str	r3, [r2, #4]
  408a78:	f000 fa08 	bl	408e8c <__malloc_unlock>
  408a7c:	3408      	adds	r4, #8
  408a7e:	4620      	mov	r0, r4
  408a80:	b003      	add	sp, #12
  408a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a86:	2b14      	cmp	r3, #20
  408a88:	d971      	bls.n	408b6e <_malloc_r+0x426>
  408a8a:	2b54      	cmp	r3, #84	; 0x54
  408a8c:	f200 80a4 	bhi.w	408bd8 <_malloc_r+0x490>
  408a90:	0b28      	lsrs	r0, r5, #12
  408a92:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  408a96:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408a9a:	306e      	adds	r0, #110	; 0x6e
  408a9c:	e676      	b.n	40878c <_malloc_r+0x44>
  408a9e:	bf00      	nop
  408aa0:	2000045c 	.word	0x2000045c
  408aa4:	2000ad2c 	.word	0x2000ad2c
  408aa8:	2000ad30 	.word	0x2000ad30
  408aac:	2000ad28 	.word	0x2000ad28
  408ab0:	2000ad24 	.word	0x2000ad24
  408ab4:	20000868 	.word	0x20000868
  408ab8:	0a5a      	lsrs	r2, r3, #9
  408aba:	2a04      	cmp	r2, #4
  408abc:	d95e      	bls.n	408b7c <_malloc_r+0x434>
  408abe:	2a14      	cmp	r2, #20
  408ac0:	f200 80b3 	bhi.w	408c2a <_malloc_r+0x4e2>
  408ac4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  408ac8:	0049      	lsls	r1, r1, #1
  408aca:	325b      	adds	r2, #91	; 0x5b
  408acc:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  408ad0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  408ad4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 408cb4 <_malloc_r+0x56c>
  408ad8:	f1ac 0c08 	sub.w	ip, ip, #8
  408adc:	458c      	cmp	ip, r1
  408ade:	f000 8088 	beq.w	408bf2 <_malloc_r+0x4aa>
  408ae2:	684a      	ldr	r2, [r1, #4]
  408ae4:	f022 0203 	bic.w	r2, r2, #3
  408ae8:	4293      	cmp	r3, r2
  408aea:	d202      	bcs.n	408af2 <_malloc_r+0x3aa>
  408aec:	6889      	ldr	r1, [r1, #8]
  408aee:	458c      	cmp	ip, r1
  408af0:	d1f7      	bne.n	408ae2 <_malloc_r+0x39a>
  408af2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  408af6:	687a      	ldr	r2, [r7, #4]
  408af8:	f8c4 c00c 	str.w	ip, [r4, #12]
  408afc:	60a1      	str	r1, [r4, #8]
  408afe:	f8cc 4008 	str.w	r4, [ip, #8]
  408b02:	60cc      	str	r4, [r1, #12]
  408b04:	e688      	b.n	408818 <_malloc_r+0xd0>
  408b06:	1963      	adds	r3, r4, r5
  408b08:	f042 0701 	orr.w	r7, r2, #1
  408b0c:	f045 0501 	orr.w	r5, r5, #1
  408b10:	6065      	str	r5, [r4, #4]
  408b12:	4630      	mov	r0, r6
  408b14:	614b      	str	r3, [r1, #20]
  408b16:	610b      	str	r3, [r1, #16]
  408b18:	f8c3 e00c 	str.w	lr, [r3, #12]
  408b1c:	f8c3 e008 	str.w	lr, [r3, #8]
  408b20:	605f      	str	r7, [r3, #4]
  408b22:	509a      	str	r2, [r3, r2]
  408b24:	3408      	adds	r4, #8
  408b26:	f000 f9b1 	bl	408e8c <__malloc_unlock>
  408b2a:	e6d5      	b.n	4088d8 <_malloc_r+0x190>
  408b2c:	684a      	ldr	r2, [r1, #4]
  408b2e:	e673      	b.n	408818 <_malloc_r+0xd0>
  408b30:	f108 0801 	add.w	r8, r8, #1
  408b34:	f018 0f03 	tst.w	r8, #3
  408b38:	f10c 0c08 	add.w	ip, ip, #8
  408b3c:	f47f ae7f 	bne.w	40883e <_malloc_r+0xf6>
  408b40:	e030      	b.n	408ba4 <_malloc_r+0x45c>
  408b42:	68dc      	ldr	r4, [r3, #12]
  408b44:	42a3      	cmp	r3, r4
  408b46:	bf08      	it	eq
  408b48:	3002      	addeq	r0, #2
  408b4a:	f43f ae35 	beq.w	4087b8 <_malloc_r+0x70>
  408b4e:	e6b3      	b.n	4088b8 <_malloc_r+0x170>
  408b50:	440b      	add	r3, r1
  408b52:	460c      	mov	r4, r1
  408b54:	685a      	ldr	r2, [r3, #4]
  408b56:	68c9      	ldr	r1, [r1, #12]
  408b58:	f854 5f08 	ldr.w	r5, [r4, #8]!
  408b5c:	f042 0201 	orr.w	r2, r2, #1
  408b60:	605a      	str	r2, [r3, #4]
  408b62:	4630      	mov	r0, r6
  408b64:	60e9      	str	r1, [r5, #12]
  408b66:	608d      	str	r5, [r1, #8]
  408b68:	f000 f990 	bl	408e8c <__malloc_unlock>
  408b6c:	e6b4      	b.n	4088d8 <_malloc_r+0x190>
  408b6e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  408b72:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  408b76:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408b7a:	e607      	b.n	40878c <_malloc_r+0x44>
  408b7c:	099a      	lsrs	r2, r3, #6
  408b7e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  408b82:	0049      	lsls	r1, r1, #1
  408b84:	3238      	adds	r2, #56	; 0x38
  408b86:	e7a1      	b.n	408acc <_malloc_r+0x384>
  408b88:	42bc      	cmp	r4, r7
  408b8a:	4b4a      	ldr	r3, [pc, #296]	; (408cb4 <_malloc_r+0x56c>)
  408b8c:	f43f af00 	beq.w	408990 <_malloc_r+0x248>
  408b90:	689c      	ldr	r4, [r3, #8]
  408b92:	6862      	ldr	r2, [r4, #4]
  408b94:	f022 0203 	bic.w	r2, r2, #3
  408b98:	e75a      	b.n	408a50 <_malloc_r+0x308>
  408b9a:	f859 3908 	ldr.w	r3, [r9], #-8
  408b9e:	4599      	cmp	r9, r3
  408ba0:	f040 8082 	bne.w	408ca8 <_malloc_r+0x560>
  408ba4:	f010 0f03 	tst.w	r0, #3
  408ba8:	f100 30ff 	add.w	r0, r0, #4294967295
  408bac:	d1f5      	bne.n	408b9a <_malloc_r+0x452>
  408bae:	687b      	ldr	r3, [r7, #4]
  408bb0:	ea23 0304 	bic.w	r3, r3, r4
  408bb4:	607b      	str	r3, [r7, #4]
  408bb6:	0064      	lsls	r4, r4, #1
  408bb8:	429c      	cmp	r4, r3
  408bba:	f63f aebd 	bhi.w	408938 <_malloc_r+0x1f0>
  408bbe:	2c00      	cmp	r4, #0
  408bc0:	f43f aeba 	beq.w	408938 <_malloc_r+0x1f0>
  408bc4:	421c      	tst	r4, r3
  408bc6:	4640      	mov	r0, r8
  408bc8:	f47f ae35 	bne.w	408836 <_malloc_r+0xee>
  408bcc:	0064      	lsls	r4, r4, #1
  408bce:	421c      	tst	r4, r3
  408bd0:	f100 0004 	add.w	r0, r0, #4
  408bd4:	d0fa      	beq.n	408bcc <_malloc_r+0x484>
  408bd6:	e62e      	b.n	408836 <_malloc_r+0xee>
  408bd8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  408bdc:	d818      	bhi.n	408c10 <_malloc_r+0x4c8>
  408bde:	0be8      	lsrs	r0, r5, #15
  408be0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  408be4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408be8:	3077      	adds	r0, #119	; 0x77
  408bea:	e5cf      	b.n	40878c <_malloc_r+0x44>
  408bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  408bf0:	e6eb      	b.n	4089ca <_malloc_r+0x282>
  408bf2:	2101      	movs	r1, #1
  408bf4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  408bf8:	1092      	asrs	r2, r2, #2
  408bfa:	fa01 f202 	lsl.w	r2, r1, r2
  408bfe:	431a      	orrs	r2, r3
  408c00:	f8c8 2004 	str.w	r2, [r8, #4]
  408c04:	4661      	mov	r1, ip
  408c06:	e777      	b.n	408af8 <_malloc_r+0x3b0>
  408c08:	2301      	movs	r3, #1
  408c0a:	f8cb 3004 	str.w	r3, [fp, #4]
  408c0e:	e725      	b.n	408a5c <_malloc_r+0x314>
  408c10:	f240 5254 	movw	r2, #1364	; 0x554
  408c14:	4293      	cmp	r3, r2
  408c16:	d820      	bhi.n	408c5a <_malloc_r+0x512>
  408c18:	0ca8      	lsrs	r0, r5, #18
  408c1a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  408c1e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408c22:	307c      	adds	r0, #124	; 0x7c
  408c24:	e5b2      	b.n	40878c <_malloc_r+0x44>
  408c26:	3210      	adds	r2, #16
  408c28:	e6a4      	b.n	408974 <_malloc_r+0x22c>
  408c2a:	2a54      	cmp	r2, #84	; 0x54
  408c2c:	d826      	bhi.n	408c7c <_malloc_r+0x534>
  408c2e:	0b1a      	lsrs	r2, r3, #12
  408c30:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  408c34:	0049      	lsls	r1, r1, #1
  408c36:	326e      	adds	r2, #110	; 0x6e
  408c38:	e748      	b.n	408acc <_malloc_r+0x384>
  408c3a:	68bc      	ldr	r4, [r7, #8]
  408c3c:	6862      	ldr	r2, [r4, #4]
  408c3e:	f022 0203 	bic.w	r2, r2, #3
  408c42:	e705      	b.n	408a50 <_malloc_r+0x308>
  408c44:	f3ca 000b 	ubfx	r0, sl, #0, #12
  408c48:	2800      	cmp	r0, #0
  408c4a:	f47f aea8 	bne.w	40899e <_malloc_r+0x256>
  408c4e:	4442      	add	r2, r8
  408c50:	68bb      	ldr	r3, [r7, #8]
  408c52:	f042 0201 	orr.w	r2, r2, #1
  408c56:	605a      	str	r2, [r3, #4]
  408c58:	e6ec      	b.n	408a34 <_malloc_r+0x2ec>
  408c5a:	23fe      	movs	r3, #254	; 0xfe
  408c5c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  408c60:	207e      	movs	r0, #126	; 0x7e
  408c62:	e593      	b.n	40878c <_malloc_r+0x44>
  408c64:	2201      	movs	r2, #1
  408c66:	f04f 0900 	mov.w	r9, #0
  408c6a:	e6c1      	b.n	4089f0 <_malloc_r+0x2a8>
  408c6c:	f104 0108 	add.w	r1, r4, #8
  408c70:	4630      	mov	r0, r6
  408c72:	f005 fcb3 	bl	40e5dc <_free_r>
  408c76:	f8d9 1000 	ldr.w	r1, [r9]
  408c7a:	e6db      	b.n	408a34 <_malloc_r+0x2ec>
  408c7c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408c80:	d805      	bhi.n	408c8e <_malloc_r+0x546>
  408c82:	0bda      	lsrs	r2, r3, #15
  408c84:	f102 0178 	add.w	r1, r2, #120	; 0x78
  408c88:	0049      	lsls	r1, r1, #1
  408c8a:	3277      	adds	r2, #119	; 0x77
  408c8c:	e71e      	b.n	408acc <_malloc_r+0x384>
  408c8e:	f240 5154 	movw	r1, #1364	; 0x554
  408c92:	428a      	cmp	r2, r1
  408c94:	d805      	bhi.n	408ca2 <_malloc_r+0x55a>
  408c96:	0c9a      	lsrs	r2, r3, #18
  408c98:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  408c9c:	0049      	lsls	r1, r1, #1
  408c9e:	327c      	adds	r2, #124	; 0x7c
  408ca0:	e714      	b.n	408acc <_malloc_r+0x384>
  408ca2:	21fe      	movs	r1, #254	; 0xfe
  408ca4:	227e      	movs	r2, #126	; 0x7e
  408ca6:	e711      	b.n	408acc <_malloc_r+0x384>
  408ca8:	687b      	ldr	r3, [r7, #4]
  408caa:	e784      	b.n	408bb6 <_malloc_r+0x46e>
  408cac:	08e8      	lsrs	r0, r5, #3
  408cae:	1c43      	adds	r3, r0, #1
  408cb0:	005b      	lsls	r3, r3, #1
  408cb2:	e5f8      	b.n	4088a6 <_malloc_r+0x15e>
  408cb4:	2000045c 	.word	0x2000045c

00408cb8 <memcpy>:
  408cb8:	4684      	mov	ip, r0
  408cba:	ea41 0300 	orr.w	r3, r1, r0
  408cbe:	f013 0303 	ands.w	r3, r3, #3
  408cc2:	d16d      	bne.n	408da0 <memcpy+0xe8>
  408cc4:	3a40      	subs	r2, #64	; 0x40
  408cc6:	d341      	bcc.n	408d4c <memcpy+0x94>
  408cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  408ccc:	f840 3b04 	str.w	r3, [r0], #4
  408cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  408cd4:	f840 3b04 	str.w	r3, [r0], #4
  408cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  408cdc:	f840 3b04 	str.w	r3, [r0], #4
  408ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ce4:	f840 3b04 	str.w	r3, [r0], #4
  408ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  408cec:	f840 3b04 	str.w	r3, [r0], #4
  408cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  408cf4:	f840 3b04 	str.w	r3, [r0], #4
  408cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  408cfc:	f840 3b04 	str.w	r3, [r0], #4
  408d00:	f851 3b04 	ldr.w	r3, [r1], #4
  408d04:	f840 3b04 	str.w	r3, [r0], #4
  408d08:	f851 3b04 	ldr.w	r3, [r1], #4
  408d0c:	f840 3b04 	str.w	r3, [r0], #4
  408d10:	f851 3b04 	ldr.w	r3, [r1], #4
  408d14:	f840 3b04 	str.w	r3, [r0], #4
  408d18:	f851 3b04 	ldr.w	r3, [r1], #4
  408d1c:	f840 3b04 	str.w	r3, [r0], #4
  408d20:	f851 3b04 	ldr.w	r3, [r1], #4
  408d24:	f840 3b04 	str.w	r3, [r0], #4
  408d28:	f851 3b04 	ldr.w	r3, [r1], #4
  408d2c:	f840 3b04 	str.w	r3, [r0], #4
  408d30:	f851 3b04 	ldr.w	r3, [r1], #4
  408d34:	f840 3b04 	str.w	r3, [r0], #4
  408d38:	f851 3b04 	ldr.w	r3, [r1], #4
  408d3c:	f840 3b04 	str.w	r3, [r0], #4
  408d40:	f851 3b04 	ldr.w	r3, [r1], #4
  408d44:	f840 3b04 	str.w	r3, [r0], #4
  408d48:	3a40      	subs	r2, #64	; 0x40
  408d4a:	d2bd      	bcs.n	408cc8 <memcpy+0x10>
  408d4c:	3230      	adds	r2, #48	; 0x30
  408d4e:	d311      	bcc.n	408d74 <memcpy+0xbc>
  408d50:	f851 3b04 	ldr.w	r3, [r1], #4
  408d54:	f840 3b04 	str.w	r3, [r0], #4
  408d58:	f851 3b04 	ldr.w	r3, [r1], #4
  408d5c:	f840 3b04 	str.w	r3, [r0], #4
  408d60:	f851 3b04 	ldr.w	r3, [r1], #4
  408d64:	f840 3b04 	str.w	r3, [r0], #4
  408d68:	f851 3b04 	ldr.w	r3, [r1], #4
  408d6c:	f840 3b04 	str.w	r3, [r0], #4
  408d70:	3a10      	subs	r2, #16
  408d72:	d2ed      	bcs.n	408d50 <memcpy+0x98>
  408d74:	320c      	adds	r2, #12
  408d76:	d305      	bcc.n	408d84 <memcpy+0xcc>
  408d78:	f851 3b04 	ldr.w	r3, [r1], #4
  408d7c:	f840 3b04 	str.w	r3, [r0], #4
  408d80:	3a04      	subs	r2, #4
  408d82:	d2f9      	bcs.n	408d78 <memcpy+0xc0>
  408d84:	3204      	adds	r2, #4
  408d86:	d008      	beq.n	408d9a <memcpy+0xe2>
  408d88:	07d2      	lsls	r2, r2, #31
  408d8a:	bf1c      	itt	ne
  408d8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408d90:	f800 3b01 	strbne.w	r3, [r0], #1
  408d94:	d301      	bcc.n	408d9a <memcpy+0xe2>
  408d96:	880b      	ldrh	r3, [r1, #0]
  408d98:	8003      	strh	r3, [r0, #0]
  408d9a:	4660      	mov	r0, ip
  408d9c:	4770      	bx	lr
  408d9e:	bf00      	nop
  408da0:	2a08      	cmp	r2, #8
  408da2:	d313      	bcc.n	408dcc <memcpy+0x114>
  408da4:	078b      	lsls	r3, r1, #30
  408da6:	d08d      	beq.n	408cc4 <memcpy+0xc>
  408da8:	f010 0303 	ands.w	r3, r0, #3
  408dac:	d08a      	beq.n	408cc4 <memcpy+0xc>
  408dae:	f1c3 0304 	rsb	r3, r3, #4
  408db2:	1ad2      	subs	r2, r2, r3
  408db4:	07db      	lsls	r3, r3, #31
  408db6:	bf1c      	itt	ne
  408db8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408dbc:	f800 3b01 	strbne.w	r3, [r0], #1
  408dc0:	d380      	bcc.n	408cc4 <memcpy+0xc>
  408dc2:	f831 3b02 	ldrh.w	r3, [r1], #2
  408dc6:	f820 3b02 	strh.w	r3, [r0], #2
  408dca:	e77b      	b.n	408cc4 <memcpy+0xc>
  408dcc:	3a04      	subs	r2, #4
  408dce:	d3d9      	bcc.n	408d84 <memcpy+0xcc>
  408dd0:	3a01      	subs	r2, #1
  408dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
  408dd6:	f800 3b01 	strb.w	r3, [r0], #1
  408dda:	d2f9      	bcs.n	408dd0 <memcpy+0x118>
  408ddc:	780b      	ldrb	r3, [r1, #0]
  408dde:	7003      	strb	r3, [r0, #0]
  408de0:	784b      	ldrb	r3, [r1, #1]
  408de2:	7043      	strb	r3, [r0, #1]
  408de4:	788b      	ldrb	r3, [r1, #2]
  408de6:	7083      	strb	r3, [r0, #2]
  408de8:	4660      	mov	r0, ip
  408dea:	4770      	bx	lr

00408dec <memset>:
  408dec:	b470      	push	{r4, r5, r6}
  408dee:	0784      	lsls	r4, r0, #30
  408df0:	d046      	beq.n	408e80 <memset+0x94>
  408df2:	1e54      	subs	r4, r2, #1
  408df4:	2a00      	cmp	r2, #0
  408df6:	d041      	beq.n	408e7c <memset+0x90>
  408df8:	b2cd      	uxtb	r5, r1
  408dfa:	4603      	mov	r3, r0
  408dfc:	e002      	b.n	408e04 <memset+0x18>
  408dfe:	1e62      	subs	r2, r4, #1
  408e00:	b3e4      	cbz	r4, 408e7c <memset+0x90>
  408e02:	4614      	mov	r4, r2
  408e04:	f803 5b01 	strb.w	r5, [r3], #1
  408e08:	079a      	lsls	r2, r3, #30
  408e0a:	d1f8      	bne.n	408dfe <memset+0x12>
  408e0c:	2c03      	cmp	r4, #3
  408e0e:	d92e      	bls.n	408e6e <memset+0x82>
  408e10:	b2cd      	uxtb	r5, r1
  408e12:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  408e16:	2c0f      	cmp	r4, #15
  408e18:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  408e1c:	d919      	bls.n	408e52 <memset+0x66>
  408e1e:	f103 0210 	add.w	r2, r3, #16
  408e22:	4626      	mov	r6, r4
  408e24:	3e10      	subs	r6, #16
  408e26:	2e0f      	cmp	r6, #15
  408e28:	f842 5c10 	str.w	r5, [r2, #-16]
  408e2c:	f842 5c0c 	str.w	r5, [r2, #-12]
  408e30:	f842 5c08 	str.w	r5, [r2, #-8]
  408e34:	f842 5c04 	str.w	r5, [r2, #-4]
  408e38:	f102 0210 	add.w	r2, r2, #16
  408e3c:	d8f2      	bhi.n	408e24 <memset+0x38>
  408e3e:	f1a4 0210 	sub.w	r2, r4, #16
  408e42:	f022 020f 	bic.w	r2, r2, #15
  408e46:	f004 040f 	and.w	r4, r4, #15
  408e4a:	3210      	adds	r2, #16
  408e4c:	2c03      	cmp	r4, #3
  408e4e:	4413      	add	r3, r2
  408e50:	d90d      	bls.n	408e6e <memset+0x82>
  408e52:	461e      	mov	r6, r3
  408e54:	4622      	mov	r2, r4
  408e56:	3a04      	subs	r2, #4
  408e58:	2a03      	cmp	r2, #3
  408e5a:	f846 5b04 	str.w	r5, [r6], #4
  408e5e:	d8fa      	bhi.n	408e56 <memset+0x6a>
  408e60:	1f22      	subs	r2, r4, #4
  408e62:	f022 0203 	bic.w	r2, r2, #3
  408e66:	3204      	adds	r2, #4
  408e68:	4413      	add	r3, r2
  408e6a:	f004 0403 	and.w	r4, r4, #3
  408e6e:	b12c      	cbz	r4, 408e7c <memset+0x90>
  408e70:	b2c9      	uxtb	r1, r1
  408e72:	441c      	add	r4, r3
  408e74:	f803 1b01 	strb.w	r1, [r3], #1
  408e78:	42a3      	cmp	r3, r4
  408e7a:	d1fb      	bne.n	408e74 <memset+0x88>
  408e7c:	bc70      	pop	{r4, r5, r6}
  408e7e:	4770      	bx	lr
  408e80:	4614      	mov	r4, r2
  408e82:	4603      	mov	r3, r0
  408e84:	e7c2      	b.n	408e0c <memset+0x20>
  408e86:	bf00      	nop

00408e88 <__malloc_lock>:
  408e88:	4770      	bx	lr
  408e8a:	bf00      	nop

00408e8c <__malloc_unlock>:
  408e8c:	4770      	bx	lr
  408e8e:	bf00      	nop

00408e90 <_sbrk_r>:
  408e90:	b538      	push	{r3, r4, r5, lr}
  408e92:	4c07      	ldr	r4, [pc, #28]	; (408eb0 <_sbrk_r+0x20>)
  408e94:	2300      	movs	r3, #0
  408e96:	4605      	mov	r5, r0
  408e98:	4608      	mov	r0, r1
  408e9a:	6023      	str	r3, [r4, #0]
  408e9c:	f7fc fcd4 	bl	405848 <_sbrk>
  408ea0:	1c43      	adds	r3, r0, #1
  408ea2:	d000      	beq.n	408ea6 <_sbrk_r+0x16>
  408ea4:	bd38      	pop	{r3, r4, r5, pc}
  408ea6:	6823      	ldr	r3, [r4, #0]
  408ea8:	2b00      	cmp	r3, #0
  408eaa:	d0fb      	beq.n	408ea4 <_sbrk_r+0x14>
  408eac:	602b      	str	r3, [r5, #0]
  408eae:	bd38      	pop	{r3, r4, r5, pc}
  408eb0:	2000bf08 	.word	0x2000bf08

00408eb4 <setbuf>:
  408eb4:	2900      	cmp	r1, #0
  408eb6:	bf0c      	ite	eq
  408eb8:	2202      	moveq	r2, #2
  408eba:	2200      	movne	r2, #0
  408ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408ec0:	f000 b800 	b.w	408ec4 <setvbuf>

00408ec4 <setvbuf>:
  408ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  408ec8:	4c51      	ldr	r4, [pc, #324]	; (409010 <setvbuf+0x14c>)
  408eca:	6825      	ldr	r5, [r4, #0]
  408ecc:	b083      	sub	sp, #12
  408ece:	4604      	mov	r4, r0
  408ed0:	460f      	mov	r7, r1
  408ed2:	4690      	mov	r8, r2
  408ed4:	461e      	mov	r6, r3
  408ed6:	b115      	cbz	r5, 408ede <setvbuf+0x1a>
  408ed8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  408eda:	2b00      	cmp	r3, #0
  408edc:	d079      	beq.n	408fd2 <setvbuf+0x10e>
  408ede:	f1b8 0f02 	cmp.w	r8, #2
  408ee2:	d004      	beq.n	408eee <setvbuf+0x2a>
  408ee4:	f1b8 0f01 	cmp.w	r8, #1
  408ee8:	d87f      	bhi.n	408fea <setvbuf+0x126>
  408eea:	2e00      	cmp	r6, #0
  408eec:	db7d      	blt.n	408fea <setvbuf+0x126>
  408eee:	4621      	mov	r1, r4
  408ef0:	4628      	mov	r0, r5
  408ef2:	f005 fa15 	bl	40e320 <_fflush_r>
  408ef6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408ef8:	b141      	cbz	r1, 408f0c <setvbuf+0x48>
  408efa:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408efe:	4299      	cmp	r1, r3
  408f00:	d002      	beq.n	408f08 <setvbuf+0x44>
  408f02:	4628      	mov	r0, r5
  408f04:	f005 fb6a 	bl	40e5dc <_free_r>
  408f08:	2300      	movs	r3, #0
  408f0a:	6323      	str	r3, [r4, #48]	; 0x30
  408f0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408f10:	2200      	movs	r2, #0
  408f12:	61a2      	str	r2, [r4, #24]
  408f14:	6062      	str	r2, [r4, #4]
  408f16:	061a      	lsls	r2, r3, #24
  408f18:	d454      	bmi.n	408fc4 <setvbuf+0x100>
  408f1a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  408f1e:	f023 0303 	bic.w	r3, r3, #3
  408f22:	f1b8 0f02 	cmp.w	r8, #2
  408f26:	81a3      	strh	r3, [r4, #12]
  408f28:	d039      	beq.n	408f9e <setvbuf+0xda>
  408f2a:	ab01      	add	r3, sp, #4
  408f2c:	466a      	mov	r2, sp
  408f2e:	4621      	mov	r1, r4
  408f30:	4628      	mov	r0, r5
  408f32:	f006 f9a9 	bl	40f288 <__swhatbuf_r>
  408f36:	89a3      	ldrh	r3, [r4, #12]
  408f38:	4318      	orrs	r0, r3
  408f3a:	81a0      	strh	r0, [r4, #12]
  408f3c:	b326      	cbz	r6, 408f88 <setvbuf+0xc4>
  408f3e:	b327      	cbz	r7, 408f8a <setvbuf+0xc6>
  408f40:	6bab      	ldr	r3, [r5, #56]	; 0x38
  408f42:	2b00      	cmp	r3, #0
  408f44:	d04d      	beq.n	408fe2 <setvbuf+0x11e>
  408f46:	9b00      	ldr	r3, [sp, #0]
  408f48:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  408f4c:	6027      	str	r7, [r4, #0]
  408f4e:	429e      	cmp	r6, r3
  408f50:	bf1c      	itt	ne
  408f52:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  408f56:	81a0      	strhne	r0, [r4, #12]
  408f58:	f1b8 0f01 	cmp.w	r8, #1
  408f5c:	bf08      	it	eq
  408f5e:	f040 0001 	orreq.w	r0, r0, #1
  408f62:	b283      	uxth	r3, r0
  408f64:	bf08      	it	eq
  408f66:	81a0      	strheq	r0, [r4, #12]
  408f68:	f003 0008 	and.w	r0, r3, #8
  408f6c:	b280      	uxth	r0, r0
  408f6e:	6127      	str	r7, [r4, #16]
  408f70:	6166      	str	r6, [r4, #20]
  408f72:	b318      	cbz	r0, 408fbc <setvbuf+0xf8>
  408f74:	f013 0001 	ands.w	r0, r3, #1
  408f78:	d02f      	beq.n	408fda <setvbuf+0x116>
  408f7a:	2000      	movs	r0, #0
  408f7c:	4276      	negs	r6, r6
  408f7e:	61a6      	str	r6, [r4, #24]
  408f80:	60a0      	str	r0, [r4, #8]
  408f82:	b003      	add	sp, #12
  408f84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408f88:	9e00      	ldr	r6, [sp, #0]
  408f8a:	4630      	mov	r0, r6
  408f8c:	f7ff fbcc 	bl	408728 <malloc>
  408f90:	4607      	mov	r7, r0
  408f92:	b368      	cbz	r0, 408ff0 <setvbuf+0x12c>
  408f94:	89a3      	ldrh	r3, [r4, #12]
  408f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408f9a:	81a3      	strh	r3, [r4, #12]
  408f9c:	e7d0      	b.n	408f40 <setvbuf+0x7c>
  408f9e:	2000      	movs	r0, #0
  408fa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408fa4:	f043 0302 	orr.w	r3, r3, #2
  408fa8:	2500      	movs	r5, #0
  408faa:	2101      	movs	r1, #1
  408fac:	81a3      	strh	r3, [r4, #12]
  408fae:	60a5      	str	r5, [r4, #8]
  408fb0:	6022      	str	r2, [r4, #0]
  408fb2:	6122      	str	r2, [r4, #16]
  408fb4:	6161      	str	r1, [r4, #20]
  408fb6:	b003      	add	sp, #12
  408fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408fbc:	60a0      	str	r0, [r4, #8]
  408fbe:	b003      	add	sp, #12
  408fc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408fc4:	6921      	ldr	r1, [r4, #16]
  408fc6:	4628      	mov	r0, r5
  408fc8:	f005 fb08 	bl	40e5dc <_free_r>
  408fcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fd0:	e7a3      	b.n	408f1a <setvbuf+0x56>
  408fd2:	4628      	mov	r0, r5
  408fd4:	f005 fa38 	bl	40e448 <__sinit>
  408fd8:	e781      	b.n	408ede <setvbuf+0x1a>
  408fda:	60a6      	str	r6, [r4, #8]
  408fdc:	b003      	add	sp, #12
  408fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408fe2:	4628      	mov	r0, r5
  408fe4:	f005 fa30 	bl	40e448 <__sinit>
  408fe8:	e7ad      	b.n	408f46 <setvbuf+0x82>
  408fea:	f04f 30ff 	mov.w	r0, #4294967295
  408fee:	e7e2      	b.n	408fb6 <setvbuf+0xf2>
  408ff0:	f8dd 9000 	ldr.w	r9, [sp]
  408ff4:	45b1      	cmp	r9, r6
  408ff6:	d006      	beq.n	409006 <setvbuf+0x142>
  408ff8:	4648      	mov	r0, r9
  408ffa:	f7ff fb95 	bl	408728 <malloc>
  408ffe:	4607      	mov	r7, r0
  409000:	b108      	cbz	r0, 409006 <setvbuf+0x142>
  409002:	464e      	mov	r6, r9
  409004:	e7c6      	b.n	408f94 <setvbuf+0xd0>
  409006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40900a:	f04f 30ff 	mov.w	r0, #4294967295
  40900e:	e7c7      	b.n	408fa0 <setvbuf+0xdc>
  409010:	20000458 	.word	0x20000458

00409014 <sprintf>:
  409014:	b40e      	push	{r1, r2, r3}
  409016:	b5f0      	push	{r4, r5, r6, r7, lr}
  409018:	b09c      	sub	sp, #112	; 0x70
  40901a:	ab21      	add	r3, sp, #132	; 0x84
  40901c:	490f      	ldr	r1, [pc, #60]	; (40905c <sprintf+0x48>)
  40901e:	f853 2b04 	ldr.w	r2, [r3], #4
  409022:	9301      	str	r3, [sp, #4]
  409024:	4605      	mov	r5, r0
  409026:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40902a:	6808      	ldr	r0, [r1, #0]
  40902c:	9502      	str	r5, [sp, #8]
  40902e:	f44f 7702 	mov.w	r7, #520	; 0x208
  409032:	f64f 76ff 	movw	r6, #65535	; 0xffff
  409036:	a902      	add	r1, sp, #8
  409038:	9506      	str	r5, [sp, #24]
  40903a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40903e:	9404      	str	r4, [sp, #16]
  409040:	9407      	str	r4, [sp, #28]
  409042:	f8ad 6016 	strh.w	r6, [sp, #22]
  409046:	f001 fdd5 	bl	40abf4 <_svfprintf_r>
  40904a:	9b02      	ldr	r3, [sp, #8]
  40904c:	2200      	movs	r2, #0
  40904e:	701a      	strb	r2, [r3, #0]
  409050:	b01c      	add	sp, #112	; 0x70
  409052:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  409056:	b003      	add	sp, #12
  409058:	4770      	bx	lr
  40905a:	bf00      	nop
  40905c:	20000458 	.word	0x20000458

00409060 <strchr>:
  409060:	b470      	push	{r4, r5, r6}
  409062:	f011 04ff 	ands.w	r4, r1, #255	; 0xff
  409066:	d034      	beq.n	4090d2 <strchr+0x72>
  409068:	0785      	lsls	r5, r0, #30
  40906a:	d00f      	beq.n	40908c <strchr+0x2c>
  40906c:	7803      	ldrb	r3, [r0, #0]
  40906e:	2b00      	cmp	r3, #0
  409070:	d05a      	beq.n	409128 <strchr+0xc8>
  409072:	429c      	cmp	r4, r3
  409074:	d02b      	beq.n	4090ce <strchr+0x6e>
  409076:	1c43      	adds	r3, r0, #1
  409078:	e005      	b.n	409086 <strchr+0x26>
  40907a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40907e:	2a00      	cmp	r2, #0
  409080:	d04f      	beq.n	409122 <strchr+0xc2>
  409082:	4294      	cmp	r4, r2
  409084:	d023      	beq.n	4090ce <strchr+0x6e>
  409086:	079a      	lsls	r2, r3, #30
  409088:	4618      	mov	r0, r3
  40908a:	d1f6      	bne.n	40907a <strchr+0x1a>
  40908c:	020e      	lsls	r6, r1, #8
  40908e:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  409092:	4326      	orrs	r6, r4
  409094:	6803      	ldr	r3, [r0, #0]
  409096:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40909a:	e001      	b.n	4090a0 <strchr+0x40>
  40909c:	f850 3f04 	ldr.w	r3, [r0, #4]!
  4090a0:	ea86 0503 	eor.w	r5, r6, r3
  4090a4:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4090a8:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
  4090ac:	ea22 0205 	bic.w	r2, r2, r5
  4090b0:	ea21 0303 	bic.w	r3, r1, r3
  4090b4:	4313      	orrs	r3, r2
  4090b6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4090ba:	d0ef      	beq.n	40909c <strchr+0x3c>
  4090bc:	7803      	ldrb	r3, [r0, #0]
  4090be:	b923      	cbnz	r3, 4090ca <strchr+0x6a>
  4090c0:	e032      	b.n	409128 <strchr+0xc8>
  4090c2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4090c6:	2b00      	cmp	r3, #0
  4090c8:	d02e      	beq.n	409128 <strchr+0xc8>
  4090ca:	429c      	cmp	r4, r3
  4090cc:	d1f9      	bne.n	4090c2 <strchr+0x62>
  4090ce:	bc70      	pop	{r4, r5, r6}
  4090d0:	4770      	bx	lr
  4090d2:	0784      	lsls	r4, r0, #30
  4090d4:	d00b      	beq.n	4090ee <strchr+0x8e>
  4090d6:	7803      	ldrb	r3, [r0, #0]
  4090d8:	2b00      	cmp	r3, #0
  4090da:	d0f8      	beq.n	4090ce <strchr+0x6e>
  4090dc:	1c43      	adds	r3, r0, #1
  4090de:	e003      	b.n	4090e8 <strchr+0x88>
  4090e0:	7802      	ldrb	r2, [r0, #0]
  4090e2:	3301      	adds	r3, #1
  4090e4:	2a00      	cmp	r2, #0
  4090e6:	d0f2      	beq.n	4090ce <strchr+0x6e>
  4090e8:	0799      	lsls	r1, r3, #30
  4090ea:	4618      	mov	r0, r3
  4090ec:	d1f8      	bne.n	4090e0 <strchr+0x80>
  4090ee:	6802      	ldr	r2, [r0, #0]
  4090f0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  4090f4:	ea23 0302 	bic.w	r3, r3, r2
  4090f8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4090fc:	d108      	bne.n	409110 <strchr+0xb0>
  4090fe:	f850 2f04 	ldr.w	r2, [r0, #4]!
  409102:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  409106:	ea23 0302 	bic.w	r3, r3, r2
  40910a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40910e:	d0f6      	beq.n	4090fe <strchr+0x9e>
  409110:	7803      	ldrb	r3, [r0, #0]
  409112:	2b00      	cmp	r3, #0
  409114:	d0db      	beq.n	4090ce <strchr+0x6e>
  409116:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40911a:	2b00      	cmp	r3, #0
  40911c:	d1fb      	bne.n	409116 <strchr+0xb6>
  40911e:	bc70      	pop	{r4, r5, r6}
  409120:	4770      	bx	lr
  409122:	4610      	mov	r0, r2
  409124:	bc70      	pop	{r4, r5, r6}
  409126:	4770      	bx	lr
  409128:	4618      	mov	r0, r3
  40912a:	bc70      	pop	{r4, r5, r6}
  40912c:	4770      	bx	lr
  40912e:	bf00      	nop
	...
  409140:	eba2 0003 	sub.w	r0, r2, r3
  409144:	4770      	bx	lr
  409146:	bf00      	nop

00409148 <strcmp>:
  409148:	7802      	ldrb	r2, [r0, #0]
  40914a:	780b      	ldrb	r3, [r1, #0]
  40914c:	2a01      	cmp	r2, #1
  40914e:	bf28      	it	cs
  409150:	429a      	cmpcs	r2, r3
  409152:	d1f5      	bne.n	409140 <strchr+0xe0>
  409154:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  409158:	ea40 0401 	orr.w	r4, r0, r1
  40915c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  409160:	f06f 0c00 	mvn.w	ip, #0
  409164:	ea4f 7244 	mov.w	r2, r4, lsl #29
  409168:	b312      	cbz	r2, 4091b0 <strcmp+0x68>
  40916a:	ea80 0401 	eor.w	r4, r0, r1
  40916e:	f014 0f07 	tst.w	r4, #7
  409172:	d16a      	bne.n	40924a <strcmp+0x102>
  409174:	f000 0407 	and.w	r4, r0, #7
  409178:	f020 0007 	bic.w	r0, r0, #7
  40917c:	f004 0503 	and.w	r5, r4, #3
  409180:	f021 0107 	bic.w	r1, r1, #7
  409184:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  409188:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  40918c:	f014 0f04 	tst.w	r4, #4
  409190:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  409194:	fa0c f405 	lsl.w	r4, ip, r5
  409198:	ea62 0204 	orn	r2, r2, r4
  40919c:	ea66 0604 	orn	r6, r6, r4
  4091a0:	d00a      	beq.n	4091b8 <strcmp+0x70>
  4091a2:	ea63 0304 	orn	r3, r3, r4
  4091a6:	4662      	mov	r2, ip
  4091a8:	ea67 0704 	orn	r7, r7, r4
  4091ac:	4666      	mov	r6, ip
  4091ae:	e003      	b.n	4091b8 <strcmp+0x70>
  4091b0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4091b4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4091b8:	fa82 f54c 	uadd8	r5, r2, ip
  4091bc:	ea82 0406 	eor.w	r4, r2, r6
  4091c0:	faa4 f48c 	sel	r4, r4, ip
  4091c4:	bb6c      	cbnz	r4, 409222 <strcmp+0xda>
  4091c6:	fa83 f54c 	uadd8	r5, r3, ip
  4091ca:	ea83 0507 	eor.w	r5, r3, r7
  4091ce:	faa5 f58c 	sel	r5, r5, ip
  4091d2:	b995      	cbnz	r5, 4091fa <strcmp+0xb2>
  4091d4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  4091d8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  4091dc:	fa82 f54c 	uadd8	r5, r2, ip
  4091e0:	ea82 0406 	eor.w	r4, r2, r6
  4091e4:	faa4 f48c 	sel	r4, r4, ip
  4091e8:	fa83 f54c 	uadd8	r5, r3, ip
  4091ec:	ea83 0507 	eor.w	r5, r3, r7
  4091f0:	faa5 f58c 	sel	r5, r5, ip
  4091f4:	4325      	orrs	r5, r4
  4091f6:	d0db      	beq.n	4091b0 <strcmp+0x68>
  4091f8:	b99c      	cbnz	r4, 409222 <strcmp+0xda>
  4091fa:	ba2d      	rev	r5, r5
  4091fc:	fab5 f485 	clz	r4, r5
  409200:	f024 0407 	bic.w	r4, r4, #7
  409204:	fa27 f104 	lsr.w	r1, r7, r4
  409208:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40920c:	fa23 f304 	lsr.w	r3, r3, r4
  409210:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  409214:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409218:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  40921c:	eba0 0001 	sub.w	r0, r0, r1
  409220:	4770      	bx	lr
  409222:	ba24      	rev	r4, r4
  409224:	fab4 f484 	clz	r4, r4
  409228:	f024 0407 	bic.w	r4, r4, #7
  40922c:	fa26 f104 	lsr.w	r1, r6, r4
  409230:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  409234:	fa22 f204 	lsr.w	r2, r2, r4
  409238:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40923c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409240:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409244:	eba0 0001 	sub.w	r0, r0, r1
  409248:	4770      	bx	lr
  40924a:	f014 0f03 	tst.w	r4, #3
  40924e:	d13c      	bne.n	4092ca <strcmp+0x182>
  409250:	f010 0403 	ands.w	r4, r0, #3
  409254:	d128      	bne.n	4092a8 <strcmp+0x160>
  409256:	f850 2b08 	ldr.w	r2, [r0], #8
  40925a:	f851 3b08 	ldr.w	r3, [r1], #8
  40925e:	fa82 f54c 	uadd8	r5, r2, ip
  409262:	ea82 0503 	eor.w	r5, r2, r3
  409266:	faa5 f58c 	sel	r5, r5, ip
  40926a:	b95d      	cbnz	r5, 409284 <strcmp+0x13c>
  40926c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409270:	f851 3c04 	ldr.w	r3, [r1, #-4]
  409274:	fa82 f54c 	uadd8	r5, r2, ip
  409278:	ea82 0503 	eor.w	r5, r2, r3
  40927c:	faa5 f58c 	sel	r5, r5, ip
  409280:	2d00      	cmp	r5, #0
  409282:	d0e8      	beq.n	409256 <strcmp+0x10e>
  409284:	ba2d      	rev	r5, r5
  409286:	fab5 f485 	clz	r4, r5
  40928a:	f024 0407 	bic.w	r4, r4, #7
  40928e:	fa23 f104 	lsr.w	r1, r3, r4
  409292:	fa22 f204 	lsr.w	r2, r2, r4
  409296:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40929a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40929e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4092a2:	eba0 0001 	sub.w	r0, r0, r1
  4092a6:	4770      	bx	lr
  4092a8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  4092ac:	f020 0003 	bic.w	r0, r0, #3
  4092b0:	f850 2b08 	ldr.w	r2, [r0], #8
  4092b4:	f021 0103 	bic.w	r1, r1, #3
  4092b8:	f851 3b08 	ldr.w	r3, [r1], #8
  4092bc:	fa0c f404 	lsl.w	r4, ip, r4
  4092c0:	ea62 0204 	orn	r2, r2, r4
  4092c4:	ea63 0304 	orn	r3, r3, r4
  4092c8:	e7c9      	b.n	40925e <strcmp+0x116>
  4092ca:	f010 0403 	ands.w	r4, r0, #3
  4092ce:	d01a      	beq.n	409306 <strcmp+0x1be>
  4092d0:	eba1 0104 	sub.w	r1, r1, r4
  4092d4:	f020 0003 	bic.w	r0, r0, #3
  4092d8:	07e4      	lsls	r4, r4, #31
  4092da:	f850 2b04 	ldr.w	r2, [r0], #4
  4092de:	d006      	beq.n	4092ee <strcmp+0x1a6>
  4092e0:	d20f      	bcs.n	409302 <strcmp+0x1ba>
  4092e2:	788b      	ldrb	r3, [r1, #2]
  4092e4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  4092e8:	1ae4      	subs	r4, r4, r3
  4092ea:	d106      	bne.n	4092fa <strcmp+0x1b2>
  4092ec:	b12b      	cbz	r3, 4092fa <strcmp+0x1b2>
  4092ee:	78cb      	ldrb	r3, [r1, #3]
  4092f0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  4092f4:	1ae4      	subs	r4, r4, r3
  4092f6:	d100      	bne.n	4092fa <strcmp+0x1b2>
  4092f8:	b91b      	cbnz	r3, 409302 <strcmp+0x1ba>
  4092fa:	4620      	mov	r0, r4
  4092fc:	f85d 4b10 	ldr.w	r4, [sp], #16
  409300:	4770      	bx	lr
  409302:	f101 0104 	add.w	r1, r1, #4
  409306:	f850 2b04 	ldr.w	r2, [r0], #4
  40930a:	07cc      	lsls	r4, r1, #31
  40930c:	f021 0103 	bic.w	r1, r1, #3
  409310:	f851 3b04 	ldr.w	r3, [r1], #4
  409314:	d848      	bhi.n	4093a8 <strcmp+0x260>
  409316:	d224      	bcs.n	409362 <strcmp+0x21a>
  409318:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  40931c:	fa82 f54c 	uadd8	r5, r2, ip
  409320:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  409324:	faa5 f58c 	sel	r5, r5, ip
  409328:	d10a      	bne.n	409340 <strcmp+0x1f8>
  40932a:	b965      	cbnz	r5, 409346 <strcmp+0x1fe>
  40932c:	f851 3b04 	ldr.w	r3, [r1], #4
  409330:	ea84 0402 	eor.w	r4, r4, r2
  409334:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  409338:	d10e      	bne.n	409358 <strcmp+0x210>
  40933a:	f850 2b04 	ldr.w	r2, [r0], #4
  40933e:	e7eb      	b.n	409318 <strcmp+0x1d0>
  409340:	ea4f 2313 	mov.w	r3, r3, lsr #8
  409344:	e055      	b.n	4093f2 <strcmp+0x2aa>
  409346:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  40934a:	d14d      	bne.n	4093e8 <strcmp+0x2a0>
  40934c:	7808      	ldrb	r0, [r1, #0]
  40934e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409352:	f1c0 0000 	rsb	r0, r0, #0
  409356:	4770      	bx	lr
  409358:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40935c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  409360:	e047      	b.n	4093f2 <strcmp+0x2aa>
  409362:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  409366:	fa82 f54c 	uadd8	r5, r2, ip
  40936a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  40936e:	faa5 f58c 	sel	r5, r5, ip
  409372:	d10a      	bne.n	40938a <strcmp+0x242>
  409374:	b965      	cbnz	r5, 409390 <strcmp+0x248>
  409376:	f851 3b04 	ldr.w	r3, [r1], #4
  40937a:	ea84 0402 	eor.w	r4, r4, r2
  40937e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  409382:	d10c      	bne.n	40939e <strcmp+0x256>
  409384:	f850 2b04 	ldr.w	r2, [r0], #4
  409388:	e7eb      	b.n	409362 <strcmp+0x21a>
  40938a:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40938e:	e030      	b.n	4093f2 <strcmp+0x2aa>
  409390:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  409394:	d128      	bne.n	4093e8 <strcmp+0x2a0>
  409396:	880b      	ldrh	r3, [r1, #0]
  409398:	ea4f 4212 	mov.w	r2, r2, lsr #16
  40939c:	e029      	b.n	4093f2 <strcmp+0x2aa>
  40939e:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4093a2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  4093a6:	e024      	b.n	4093f2 <strcmp+0x2aa>
  4093a8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  4093ac:	fa82 f54c 	uadd8	r5, r2, ip
  4093b0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  4093b4:	faa5 f58c 	sel	r5, r5, ip
  4093b8:	d10a      	bne.n	4093d0 <strcmp+0x288>
  4093ba:	b965      	cbnz	r5, 4093d6 <strcmp+0x28e>
  4093bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4093c0:	ea84 0402 	eor.w	r4, r4, r2
  4093c4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  4093c8:	d109      	bne.n	4093de <strcmp+0x296>
  4093ca:	f850 2b04 	ldr.w	r2, [r0], #4
  4093ce:	e7eb      	b.n	4093a8 <strcmp+0x260>
  4093d0:	ea4f 6313 	mov.w	r3, r3, lsr #24
  4093d4:	e00d      	b.n	4093f2 <strcmp+0x2aa>
  4093d6:	f015 0fff 	tst.w	r5, #255	; 0xff
  4093da:	d105      	bne.n	4093e8 <strcmp+0x2a0>
  4093dc:	680b      	ldr	r3, [r1, #0]
  4093de:	ea4f 2212 	mov.w	r2, r2, lsr #8
  4093e2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4093e6:	e004      	b.n	4093f2 <strcmp+0x2aa>
  4093e8:	f04f 0000 	mov.w	r0, #0
  4093ec:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4093f0:	4770      	bx	lr
  4093f2:	ba12      	rev	r2, r2
  4093f4:	ba1b      	rev	r3, r3
  4093f6:	fa82 f44c 	uadd8	r4, r2, ip
  4093fa:	ea82 0403 	eor.w	r4, r2, r3
  4093fe:	faa4 f58c 	sel	r5, r4, ip
  409402:	fab5 f485 	clz	r4, r5
  409406:	fa02 f204 	lsl.w	r2, r2, r4
  40940a:	fa03 f304 	lsl.w	r3, r3, r4
  40940e:	ea4f 6012 	mov.w	r0, r2, lsr #24
  409412:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409416:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  40941a:	4770      	bx	lr
	...

00409440 <strlen>:
  409440:	f890 f000 	pld	[r0]
  409444:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  409448:	f020 0107 	bic.w	r1, r0, #7
  40944c:	f06f 0c00 	mvn.w	ip, #0
  409450:	f010 0407 	ands.w	r4, r0, #7
  409454:	f891 f020 	pld	[r1, #32]
  409458:	f040 8049 	bne.w	4094ee <strlen+0xae>
  40945c:	f04f 0400 	mov.w	r4, #0
  409460:	f06f 0007 	mvn.w	r0, #7
  409464:	e9d1 2300 	ldrd	r2, r3, [r1]
  409468:	f891 f040 	pld	[r1, #64]	; 0x40
  40946c:	f100 0008 	add.w	r0, r0, #8
  409470:	fa82 f24c 	uadd8	r2, r2, ip
  409474:	faa4 f28c 	sel	r2, r4, ip
  409478:	fa83 f34c 	uadd8	r3, r3, ip
  40947c:	faa2 f38c 	sel	r3, r2, ip
  409480:	bb4b      	cbnz	r3, 4094d6 <strlen+0x96>
  409482:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  409486:	fa82 f24c 	uadd8	r2, r2, ip
  40948a:	f100 0008 	add.w	r0, r0, #8
  40948e:	faa4 f28c 	sel	r2, r4, ip
  409492:	fa83 f34c 	uadd8	r3, r3, ip
  409496:	faa2 f38c 	sel	r3, r2, ip
  40949a:	b9e3      	cbnz	r3, 4094d6 <strlen+0x96>
  40949c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4094a0:	fa82 f24c 	uadd8	r2, r2, ip
  4094a4:	f100 0008 	add.w	r0, r0, #8
  4094a8:	faa4 f28c 	sel	r2, r4, ip
  4094ac:	fa83 f34c 	uadd8	r3, r3, ip
  4094b0:	faa2 f38c 	sel	r3, r2, ip
  4094b4:	b97b      	cbnz	r3, 4094d6 <strlen+0x96>
  4094b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4094ba:	f101 0120 	add.w	r1, r1, #32
  4094be:	fa82 f24c 	uadd8	r2, r2, ip
  4094c2:	f100 0008 	add.w	r0, r0, #8
  4094c6:	faa4 f28c 	sel	r2, r4, ip
  4094ca:	fa83 f34c 	uadd8	r3, r3, ip
  4094ce:	faa2 f38c 	sel	r3, r2, ip
  4094d2:	2b00      	cmp	r3, #0
  4094d4:	d0c6      	beq.n	409464 <strlen+0x24>
  4094d6:	2a00      	cmp	r2, #0
  4094d8:	bf04      	itt	eq
  4094da:	3004      	addeq	r0, #4
  4094dc:	461a      	moveq	r2, r3
  4094de:	ba12      	rev	r2, r2
  4094e0:	fab2 f282 	clz	r2, r2
  4094e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4094e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4094ec:	4770      	bx	lr
  4094ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4094f2:	f004 0503 	and.w	r5, r4, #3
  4094f6:	f1c4 0000 	rsb	r0, r4, #0
  4094fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4094fe:	f014 0f04 	tst.w	r4, #4
  409502:	f891 f040 	pld	[r1, #64]	; 0x40
  409506:	fa0c f505 	lsl.w	r5, ip, r5
  40950a:	ea62 0205 	orn	r2, r2, r5
  40950e:	bf1c      	itt	ne
  409510:	ea63 0305 	ornne	r3, r3, r5
  409514:	4662      	movne	r2, ip
  409516:	f04f 0400 	mov.w	r4, #0
  40951a:	e7a9      	b.n	409470 <strlen+0x30>

0040951c <strncmp>:
  40951c:	2a00      	cmp	r2, #0
  40951e:	d041      	beq.n	4095a4 <strncmp+0x88>
  409520:	ea40 0301 	orr.w	r3, r0, r1
  409524:	f013 0303 	ands.w	r3, r3, #3
  409528:	b4f0      	push	{r4, r5, r6, r7}
  40952a:	d125      	bne.n	409578 <strncmp+0x5c>
  40952c:	2a03      	cmp	r2, #3
  40952e:	d923      	bls.n	409578 <strncmp+0x5c>
  409530:	6804      	ldr	r4, [r0, #0]
  409532:	680d      	ldr	r5, [r1, #0]
  409534:	42ac      	cmp	r4, r5
  409536:	d11f      	bne.n	409578 <strncmp+0x5c>
  409538:	3a04      	subs	r2, #4
  40953a:	d035      	beq.n	4095a8 <strncmp+0x8c>
  40953c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  409540:	ea25 0404 	bic.w	r4, r5, r4
  409544:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  409548:	d131      	bne.n	4095ae <strncmp+0x92>
  40954a:	1d07      	adds	r7, r0, #4
  40954c:	1d0d      	adds	r5, r1, #4
  40954e:	e00d      	b.n	40956c <strncmp+0x50>
  409550:	f857 3b04 	ldr.w	r3, [r7], #4
  409554:	680e      	ldr	r6, [r1, #0]
  409556:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40955a:	42b3      	cmp	r3, r6
  40955c:	ea24 0403 	bic.w	r4, r4, r3
  409560:	d10a      	bne.n	409578 <strncmp+0x5c>
  409562:	3a04      	subs	r2, #4
  409564:	d020      	beq.n	4095a8 <strncmp+0x8c>
  409566:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40956a:	d123      	bne.n	4095b4 <strncmp+0x98>
  40956c:	2a03      	cmp	r2, #3
  40956e:	4629      	mov	r1, r5
  409570:	4638      	mov	r0, r7
  409572:	f105 0504 	add.w	r5, r5, #4
  409576:	d8eb      	bhi.n	409550 <strncmp+0x34>
  409578:	7803      	ldrb	r3, [r0, #0]
  40957a:	780c      	ldrb	r4, [r1, #0]
  40957c:	429c      	cmp	r4, r3
  40957e:	f102 32ff 	add.w	r2, r2, #4294967295
  409582:	d10c      	bne.n	40959e <strncmp+0x82>
  409584:	b182      	cbz	r2, 4095a8 <strncmp+0x8c>
  409586:	b914      	cbnz	r4, 40958e <strncmp+0x72>
  409588:	e016      	b.n	4095b8 <strncmp+0x9c>
  40958a:	b16a      	cbz	r2, 4095a8 <strncmp+0x8c>
  40958c:	b17b      	cbz	r3, 4095ae <strncmp+0x92>
  40958e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  409592:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  409596:	42a3      	cmp	r3, r4
  409598:	f102 32ff 	add.w	r2, r2, #4294967295
  40959c:	d0f5      	beq.n	40958a <strncmp+0x6e>
  40959e:	1b18      	subs	r0, r3, r4
  4095a0:	bcf0      	pop	{r4, r5, r6, r7}
  4095a2:	4770      	bx	lr
  4095a4:	4610      	mov	r0, r2
  4095a6:	4770      	bx	lr
  4095a8:	4610      	mov	r0, r2
  4095aa:	bcf0      	pop	{r4, r5, r6, r7}
  4095ac:	4770      	bx	lr
  4095ae:	4618      	mov	r0, r3
  4095b0:	bcf0      	pop	{r4, r5, r6, r7}
  4095b2:	4770      	bx	lr
  4095b4:	2000      	movs	r0, #0
  4095b6:	e7f3      	b.n	4095a0 <strncmp+0x84>
  4095b8:	4620      	mov	r0, r4
  4095ba:	e7f1      	b.n	4095a0 <strncmp+0x84>

004095bc <strncpy>:
  4095bc:	ea40 0301 	orr.w	r3, r0, r1
  4095c0:	079b      	lsls	r3, r3, #30
  4095c2:	b470      	push	{r4, r5, r6}
  4095c4:	d12b      	bne.n	40961e <strncpy+0x62>
  4095c6:	2a03      	cmp	r2, #3
  4095c8:	d929      	bls.n	40961e <strncpy+0x62>
  4095ca:	460c      	mov	r4, r1
  4095cc:	4603      	mov	r3, r0
  4095ce:	4621      	mov	r1, r4
  4095d0:	f854 6b04 	ldr.w	r6, [r4], #4
  4095d4:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  4095d8:	ea25 0506 	bic.w	r5, r5, r6
  4095dc:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  4095e0:	d106      	bne.n	4095f0 <strncpy+0x34>
  4095e2:	3a04      	subs	r2, #4
  4095e4:	2a03      	cmp	r2, #3
  4095e6:	f843 6b04 	str.w	r6, [r3], #4
  4095ea:	4621      	mov	r1, r4
  4095ec:	d8ef      	bhi.n	4095ce <strncpy+0x12>
  4095ee:	b1a2      	cbz	r2, 40961a <strncpy+0x5e>
  4095f0:	780c      	ldrb	r4, [r1, #0]
  4095f2:	701c      	strb	r4, [r3, #0]
  4095f4:	3a01      	subs	r2, #1
  4095f6:	3301      	adds	r3, #1
  4095f8:	3101      	adds	r1, #1
  4095fa:	b13c      	cbz	r4, 40960c <strncpy+0x50>
  4095fc:	b16a      	cbz	r2, 40961a <strncpy+0x5e>
  4095fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  409602:	f803 4b01 	strb.w	r4, [r3], #1
  409606:	3a01      	subs	r2, #1
  409608:	2c00      	cmp	r4, #0
  40960a:	d1f7      	bne.n	4095fc <strncpy+0x40>
  40960c:	b12a      	cbz	r2, 40961a <strncpy+0x5e>
  40960e:	441a      	add	r2, r3
  409610:	2100      	movs	r1, #0
  409612:	f803 1b01 	strb.w	r1, [r3], #1
  409616:	429a      	cmp	r2, r3
  409618:	d1fb      	bne.n	409612 <strncpy+0x56>
  40961a:	bc70      	pop	{r4, r5, r6}
  40961c:	4770      	bx	lr
  40961e:	4603      	mov	r3, r0
  409620:	e7e5      	b.n	4095ee <strncpy+0x32>
  409622:	bf00      	nop

00409624 <critical_factorization>:
  409624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409628:	f04f 0e01 	mov.w	lr, #1
  40962c:	4674      	mov	r4, lr
  40962e:	2500      	movs	r5, #0
  409630:	f04f 36ff 	mov.w	r6, #4294967295
  409634:	192b      	adds	r3, r5, r4
  409636:	428b      	cmp	r3, r1
  409638:	eb00 0706 	add.w	r7, r0, r6
  40963c:	d20d      	bcs.n	40965a <critical_factorization+0x36>
  40963e:	5d3f      	ldrb	r7, [r7, r4]
  409640:	f810 c003 	ldrb.w	ip, [r0, r3]
  409644:	45bc      	cmp	ip, r7
  409646:	d22d      	bcs.n	4096a4 <critical_factorization+0x80>
  409648:	461d      	mov	r5, r3
  40964a:	2401      	movs	r4, #1
  40964c:	ebc6 0e03 	rsb	lr, r6, r3
  409650:	192b      	adds	r3, r5, r4
  409652:	428b      	cmp	r3, r1
  409654:	eb00 0706 	add.w	r7, r0, r6
  409658:	d3f1      	bcc.n	40963e <critical_factorization+0x1a>
  40965a:	f04f 0801 	mov.w	r8, #1
  40965e:	f8c2 e000 	str.w	lr, [r2]
  409662:	4644      	mov	r4, r8
  409664:	2500      	movs	r5, #0
  409666:	f04f 37ff 	mov.w	r7, #4294967295
  40966a:	192b      	adds	r3, r5, r4
  40966c:	4299      	cmp	r1, r3
  40966e:	eb00 0e07 	add.w	lr, r0, r7
  409672:	d90e      	bls.n	409692 <critical_factorization+0x6e>
  409674:	f81e e004 	ldrb.w	lr, [lr, r4]
  409678:	f810 c003 	ldrb.w	ip, [r0, r3]
  40967c:	45f4      	cmp	ip, lr
  40967e:	d918      	bls.n	4096b2 <critical_factorization+0x8e>
  409680:	461d      	mov	r5, r3
  409682:	2401      	movs	r4, #1
  409684:	ebc7 0803 	rsb	r8, r7, r3
  409688:	192b      	adds	r3, r5, r4
  40968a:	4299      	cmp	r1, r3
  40968c:	eb00 0e07 	add.w	lr, r0, r7
  409690:	d8f0      	bhi.n	409674 <critical_factorization+0x50>
  409692:	3701      	adds	r7, #1
  409694:	1c70      	adds	r0, r6, #1
  409696:	4287      	cmp	r7, r0
  409698:	bf24      	itt	cs
  40969a:	f8c2 8000 	strcs.w	r8, [r2]
  40969e:	4638      	movcs	r0, r7
  4096a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4096a4:	d00c      	beq.n	4096c0 <critical_factorization+0x9c>
  4096a6:	f04f 0e01 	mov.w	lr, #1
  4096aa:	462e      	mov	r6, r5
  4096ac:	4674      	mov	r4, lr
  4096ae:	4475      	add	r5, lr
  4096b0:	e7c0      	b.n	409634 <critical_factorization+0x10>
  4096b2:	d00c      	beq.n	4096ce <critical_factorization+0xaa>
  4096b4:	f04f 0801 	mov.w	r8, #1
  4096b8:	462f      	mov	r7, r5
  4096ba:	4644      	mov	r4, r8
  4096bc:	4445      	add	r5, r8
  4096be:	e7d4      	b.n	40966a <critical_factorization+0x46>
  4096c0:	4574      	cmp	r4, lr
  4096c2:	bf09      	itett	eq
  4096c4:	46a6      	moveq	lr, r4
  4096c6:	3401      	addne	r4, #1
  4096c8:	461d      	moveq	r5, r3
  4096ca:	2401      	moveq	r4, #1
  4096cc:	e7b2      	b.n	409634 <critical_factorization+0x10>
  4096ce:	4544      	cmp	r4, r8
  4096d0:	bf09      	itett	eq
  4096d2:	46a0      	moveq	r8, r4
  4096d4:	3401      	addne	r4, #1
  4096d6:	461d      	moveq	r5, r3
  4096d8:	2401      	moveq	r4, #1
  4096da:	e7c6      	b.n	40966a <critical_factorization+0x46>

004096dc <two_way_long_needle>:
  4096dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4096e0:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  4096e4:	4616      	mov	r6, r2
  4096e6:	4605      	mov	r5, r0
  4096e8:	468b      	mov	fp, r1
  4096ea:	4610      	mov	r0, r2
  4096ec:	4619      	mov	r1, r3
  4096ee:	aa03      	add	r2, sp, #12
  4096f0:	461c      	mov	r4, r3
  4096f2:	f7ff ff97 	bl	409624 <critical_factorization>
  4096f6:	ab03      	add	r3, sp, #12
  4096f8:	4681      	mov	r9, r0
  4096fa:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  4096fe:	f843 4f04 	str.w	r4, [r3, #4]!
  409702:	4293      	cmp	r3, r2
  409704:	d1fb      	bne.n	4096fe <two_way_long_needle+0x22>
  409706:	b14c      	cbz	r4, 40971c <two_way_long_needle+0x40>
  409708:	1e63      	subs	r3, r4, #1
  40970a:	4632      	mov	r2, r6
  40970c:	a804      	add	r0, sp, #16
  40970e:	f812 1b01 	ldrb.w	r1, [r2], #1
  409712:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  409716:	f113 33ff 	adds.w	r3, r3, #4294967295
  40971a:	d2f8      	bcs.n	40970e <two_way_long_needle+0x32>
  40971c:	9903      	ldr	r1, [sp, #12]
  40971e:	464a      	mov	r2, r9
  409720:	4431      	add	r1, r6
  409722:	4630      	mov	r0, r6
  409724:	f005 fe74 	bl	40f410 <memcmp>
  409728:	2800      	cmp	r0, #0
  40972a:	d171      	bne.n	409810 <two_way_long_needle+0x134>
  40972c:	f109 33ff 	add.w	r3, r9, #4294967295
  409730:	9300      	str	r3, [sp, #0]
  409732:	18f3      	adds	r3, r6, r3
  409734:	4682      	mov	sl, r0
  409736:	9301      	str	r3, [sp, #4]
  409738:	4623      	mov	r3, r4
  40973a:	4680      	mov	r8, r0
  40973c:	4654      	mov	r4, sl
  40973e:	4658      	mov	r0, fp
  409740:	469a      	mov	sl, r3
  409742:	eb08 070a 	add.w	r7, r8, sl
  409746:	1a3a      	subs	r2, r7, r0
  409748:	2100      	movs	r1, #0
  40974a:	4428      	add	r0, r5
  40974c:	f005 fe10 	bl	40f370 <memchr>
  409750:	2800      	cmp	r0, #0
  409752:	d158      	bne.n	409806 <two_way_long_needle+0x12a>
  409754:	2f00      	cmp	r7, #0
  409756:	d056      	beq.n	409806 <two_way_long_needle+0x12a>
  409758:	19eb      	adds	r3, r5, r7
  40975a:	aa04      	add	r2, sp, #16
  40975c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  409760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409764:	b14b      	cbz	r3, 40977a <two_way_long_needle+0x9e>
  409766:	b124      	cbz	r4, 409772 <two_way_long_needle+0x96>
  409768:	9a03      	ldr	r2, [sp, #12]
  40976a:	4293      	cmp	r3, r2
  40976c:	d201      	bcs.n	409772 <two_way_long_needle+0x96>
  40976e:	ebc2 030a 	rsb	r3, r2, sl
  409772:	4498      	add	r8, r3
  409774:	2400      	movs	r4, #0
  409776:	4638      	mov	r0, r7
  409778:	e7e3      	b.n	409742 <two_way_long_needle+0x66>
  40977a:	454c      	cmp	r4, r9
  40977c:	4623      	mov	r3, r4
  40977e:	f10a 3eff 	add.w	lr, sl, #4294967295
  409782:	bf38      	it	cc
  409784:	464b      	movcc	r3, r9
  409786:	4573      	cmp	r3, lr
  409788:	d213      	bcs.n	4097b2 <two_way_long_needle+0xd6>
  40978a:	eb08 0203 	add.w	r2, r8, r3
  40978e:	f816 c003 	ldrb.w	ip, [r6, r3]
  409792:	5ca8      	ldrb	r0, [r5, r2]
  409794:	4584      	cmp	ip, r0
  409796:	442a      	add	r2, r5
  409798:	eb06 0103 	add.w	r1, r6, r3
  40979c:	d006      	beq.n	4097ac <two_way_long_needle+0xd0>
  40979e:	e02e      	b.n	4097fe <two_way_long_needle+0x122>
  4097a0:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  4097a4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  4097a8:	4584      	cmp	ip, r0
  4097aa:	d128      	bne.n	4097fe <two_way_long_needle+0x122>
  4097ac:	3301      	adds	r3, #1
  4097ae:	4573      	cmp	r3, lr
  4097b0:	d3f6      	bcc.n	4097a0 <two_way_long_needle+0xc4>
  4097b2:	454c      	cmp	r4, r9
  4097b4:	9900      	ldr	r1, [sp, #0]
  4097b6:	f080 808b 	bcs.w	4098d0 <two_way_long_needle+0x1f4>
  4097ba:	9b00      	ldr	r3, [sp, #0]
  4097bc:	9801      	ldr	r0, [sp, #4]
  4097be:	eb08 0203 	add.w	r2, r8, r3
  4097c2:	7803      	ldrb	r3, [r0, #0]
  4097c4:	5ca8      	ldrb	r0, [r5, r2]
  4097c6:	4283      	cmp	r3, r0
  4097c8:	442a      	add	r2, r5
  4097ca:	f040 8081 	bne.w	4098d0 <two_way_long_needle+0x1f4>
  4097ce:	9b01      	ldr	r3, [sp, #4]
  4097d0:	eb06 0b04 	add.w	fp, r6, r4
  4097d4:	e006      	b.n	4097e4 <two_way_long_needle+0x108>
  4097d6:	f813 ed01 	ldrb.w	lr, [r3, #-1]!
  4097da:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
  4097de:	4586      	cmp	lr, r0
  4097e0:	d104      	bne.n	4097ec <two_way_long_needle+0x110>
  4097e2:	4661      	mov	r1, ip
  4097e4:	459b      	cmp	fp, r3
  4097e6:	f101 3cff 	add.w	ip, r1, #4294967295
  4097ea:	d1f4      	bne.n	4097d6 <two_way_long_needle+0xfa>
  4097ec:	3401      	adds	r4, #1
  4097ee:	428c      	cmp	r4, r1
  4097f0:	d870      	bhi.n	4098d4 <two_way_long_needle+0x1f8>
  4097f2:	9c03      	ldr	r4, [sp, #12]
  4097f4:	4638      	mov	r0, r7
  4097f6:	44a0      	add	r8, r4
  4097f8:	ebc4 040a 	rsb	r4, r4, sl
  4097fc:	e7a1      	b.n	409742 <two_way_long_needle+0x66>
  4097fe:	f1c9 0201 	rsb	r2, r9, #1
  409802:	4490      	add	r8, r2
  409804:	e7b5      	b.n	409772 <two_way_long_needle+0x96>
  409806:	2000      	movs	r0, #0
  409808:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40980c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409810:	ebc9 0304 	rsb	r3, r9, r4
  409814:	454b      	cmp	r3, r9
  409816:	bf38      	it	cc
  409818:	464b      	movcc	r3, r9
  40981a:	3301      	adds	r3, #1
  40981c:	f109 38ff 	add.w	r8, r9, #4294967295
  409820:	9303      	str	r3, [sp, #12]
  409822:	eb06 0308 	add.w	r3, r6, r8
  409826:	4658      	mov	r0, fp
  409828:	f04f 0a00 	mov.w	sl, #0
  40982c:	46cb      	mov	fp, r9
  40982e:	4699      	mov	r9, r3
  409830:	eb0a 0704 	add.w	r7, sl, r4
  409834:	1a3a      	subs	r2, r7, r0
  409836:	2100      	movs	r1, #0
  409838:	4428      	add	r0, r5
  40983a:	f005 fd99 	bl	40f370 <memchr>
  40983e:	2800      	cmp	r0, #0
  409840:	d1e1      	bne.n	409806 <two_way_long_needle+0x12a>
  409842:	2f00      	cmp	r7, #0
  409844:	d0df      	beq.n	409806 <two_way_long_needle+0x12a>
  409846:	19eb      	adds	r3, r5, r7
  409848:	aa04      	add	r2, sp, #16
  40984a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40984e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  409852:	bba3      	cbnz	r3, 4098be <two_way_long_needle+0x1e2>
  409854:	1e61      	subs	r1, r4, #1
  409856:	458b      	cmp	fp, r1
  409858:	d215      	bcs.n	409886 <two_way_long_needle+0x1aa>
  40985a:	eb0a 020b 	add.w	r2, sl, fp
  40985e:	f816 300b 	ldrb.w	r3, [r6, fp]
  409862:	f815 e002 	ldrb.w	lr, [r5, r2]
  409866:	459e      	cmp	lr, r3
  409868:	442a      	add	r2, r5
  40986a:	eb06 000b 	add.w	r0, r6, fp
  40986e:	465b      	mov	r3, fp
  409870:	d006      	beq.n	409880 <two_way_long_needle+0x1a4>
  409872:	e027      	b.n	4098c4 <two_way_long_needle+0x1e8>
  409874:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  409878:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  40987c:	45f4      	cmp	ip, lr
  40987e:	d121      	bne.n	4098c4 <two_way_long_needle+0x1e8>
  409880:	3301      	adds	r3, #1
  409882:	428b      	cmp	r3, r1
  409884:	d3f6      	bcc.n	409874 <two_way_long_needle+0x198>
  409886:	f1b8 3fff 	cmp.w	r8, #4294967295
  40988a:	d011      	beq.n	4098b0 <two_way_long_needle+0x1d4>
  40988c:	eb0a 0208 	add.w	r2, sl, r8
  409890:	f899 1000 	ldrb.w	r1, [r9]
  409894:	5cab      	ldrb	r3, [r5, r2]
  409896:	4299      	cmp	r1, r3
  409898:	442a      	add	r2, r5
  40989a:	d10f      	bne.n	4098bc <two_way_long_needle+0x1e0>
  40989c:	464b      	mov	r3, r9
  40989e:	e005      	b.n	4098ac <two_way_long_needle+0x1d0>
  4098a0:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  4098a4:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  4098a8:	4288      	cmp	r0, r1
  4098aa:	d107      	bne.n	4098bc <two_way_long_needle+0x1e0>
  4098ac:	42b3      	cmp	r3, r6
  4098ae:	d1f7      	bne.n	4098a0 <two_way_long_needle+0x1c4>
  4098b0:	eb05 000a 	add.w	r0, r5, sl
  4098b4:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4098b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4098bc:	9b03      	ldr	r3, [sp, #12]
  4098be:	449a      	add	sl, r3
  4098c0:	4638      	mov	r0, r7
  4098c2:	e7b5      	b.n	409830 <two_way_long_needle+0x154>
  4098c4:	f1cb 0201 	rsb	r2, fp, #1
  4098c8:	4492      	add	sl, r2
  4098ca:	449a      	add	sl, r3
  4098cc:	4638      	mov	r0, r7
  4098ce:	e7af      	b.n	409830 <two_way_long_needle+0x154>
  4098d0:	4649      	mov	r1, r9
  4098d2:	e78b      	b.n	4097ec <two_way_long_needle+0x110>
  4098d4:	eb05 0008 	add.w	r0, r5, r8
  4098d8:	e796      	b.n	409808 <two_way_long_needle+0x12c>
  4098da:	bf00      	nop

004098dc <strstr>:
  4098dc:	7803      	ldrb	r3, [r0, #0]
  4098de:	2b00      	cmp	r3, #0
  4098e0:	f000 8104 	beq.w	409aec <strstr+0x210>
  4098e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4098e8:	f891 8000 	ldrb.w	r8, [r1]
  4098ec:	b085      	sub	sp, #20
  4098ee:	4644      	mov	r4, r8
  4098f0:	f1b8 0f00 	cmp.w	r8, #0
  4098f4:	d016      	beq.n	409924 <strstr+0x48>
  4098f6:	4686      	mov	lr, r0
  4098f8:	f101 0c01 	add.w	ip, r1, #1
  4098fc:	2701      	movs	r7, #1
  4098fe:	e003      	b.n	409908 <strstr+0x2c>
  409900:	f812 4b01 	ldrb.w	r4, [r2], #1
  409904:	b16c      	cbz	r4, 409922 <strstr+0x46>
  409906:	4694      	mov	ip, r2
  409908:	429c      	cmp	r4, r3
  40990a:	bf14      	ite	ne
  40990c:	2700      	movne	r7, #0
  40990e:	f007 0701 	andeq.w	r7, r7, #1
  409912:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  409916:	4662      	mov	r2, ip
  409918:	2b00      	cmp	r3, #0
  40991a:	d1f1      	bne.n	409900 <strstr+0x24>
  40991c:	f89c 3000 	ldrb.w	r3, [ip]
  409920:	bb0b      	cbnz	r3, 409966 <strstr+0x8a>
  409922:	b117      	cbz	r7, 40992a <strstr+0x4e>
  409924:	b005      	add	sp, #20
  409926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40992a:	460e      	mov	r6, r1
  40992c:	4605      	mov	r5, r0
  40992e:	4641      	mov	r1, r8
  409930:	3001      	adds	r0, #1
  409932:	ebc6 040c 	rsb	r4, r6, ip
  409936:	f7ff fb93 	bl	409060 <strchr>
  40993a:	4607      	mov	r7, r0
  40993c:	b198      	cbz	r0, 409966 <strstr+0x8a>
  40993e:	2c01      	cmp	r4, #1
  409940:	d0f0      	beq.n	409924 <strstr+0x48>
  409942:	1928      	adds	r0, r5, r4
  409944:	4287      	cmp	r7, r0
  409946:	bf94      	ite	ls
  409948:	ebc7 0b00 	rsbls	fp, r7, r0
  40994c:	f04f 0b01 	movhi.w	fp, #1
  409950:	2c1f      	cmp	r4, #31
  409952:	d90c      	bls.n	40996e <strstr+0x92>
  409954:	4623      	mov	r3, r4
  409956:	4632      	mov	r2, r6
  409958:	4659      	mov	r1, fp
  40995a:	4638      	mov	r0, r7
  40995c:	f7ff febe 	bl	4096dc <two_way_long_needle>
  409960:	b005      	add	sp, #20
  409962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409966:	2000      	movs	r0, #0
  409968:	b005      	add	sp, #20
  40996a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40996e:	aa03      	add	r2, sp, #12
  409970:	4621      	mov	r1, r4
  409972:	4630      	mov	r0, r6
  409974:	f7ff fe56 	bl	409624 <critical_factorization>
  409978:	9903      	ldr	r1, [sp, #12]
  40997a:	4680      	mov	r8, r0
  40997c:	4602      	mov	r2, r0
  40997e:	4431      	add	r1, r6
  409980:	4630      	mov	r0, r6
  409982:	f005 fd45 	bl	40f410 <memcmp>
  409986:	2800      	cmp	r0, #0
  409988:	d158      	bne.n	409a3c <strstr+0x160>
  40998a:	f108 33ff 	add.w	r3, r8, #4294967295
  40998e:	9301      	str	r3, [sp, #4]
  409990:	18f3      	adds	r3, r6, r3
  409992:	4681      	mov	r9, r0
  409994:	4605      	mov	r5, r0
  409996:	9300      	str	r3, [sp, #0]
  409998:	4658      	mov	r0, fp
  40999a:	46b2      	mov	sl, r6
  40999c:	1966      	adds	r6, r4, r5
  40999e:	1a32      	subs	r2, r6, r0
  4099a0:	2100      	movs	r1, #0
  4099a2:	4438      	add	r0, r7
  4099a4:	f005 fce4 	bl	40f370 <memchr>
  4099a8:	2800      	cmp	r0, #0
  4099aa:	d1dc      	bne.n	409966 <strstr+0x8a>
  4099ac:	2e00      	cmp	r6, #0
  4099ae:	d0da      	beq.n	409966 <strstr+0x8a>
  4099b0:	45c8      	cmp	r8, r9
  4099b2:	4643      	mov	r3, r8
  4099b4:	bf38      	it	cc
  4099b6:	464b      	movcc	r3, r9
  4099b8:	429c      	cmp	r4, r3
  4099ba:	d912      	bls.n	4099e2 <strstr+0x106>
  4099bc:	195a      	adds	r2, r3, r5
  4099be:	f81a 1003 	ldrb.w	r1, [sl, r3]
  4099c2:	5cb8      	ldrb	r0, [r7, r2]
  4099c4:	4288      	cmp	r0, r1
  4099c6:	443a      	add	r2, r7
  4099c8:	eb0a 0e03 	add.w	lr, sl, r3
  4099cc:	d006      	beq.n	4099dc <strstr+0x100>
  4099ce:	e02d      	b.n	409a2c <strstr+0x150>
  4099d0:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  4099d4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4099d8:	4288      	cmp	r0, r1
  4099da:	d127      	bne.n	409a2c <strstr+0x150>
  4099dc:	3301      	adds	r3, #1
  4099de:	429c      	cmp	r4, r3
  4099e0:	d8f6      	bhi.n	4099d0 <strstr+0xf4>
  4099e2:	9b01      	ldr	r3, [sp, #4]
  4099e4:	45c8      	cmp	r8, r9
  4099e6:	4619      	mov	r1, r3
  4099e8:	f240 8083 	bls.w	409af2 <strstr+0x216>
  4099ec:	18ea      	adds	r2, r5, r3
  4099ee:	9800      	ldr	r0, [sp, #0]
  4099f0:	7803      	ldrb	r3, [r0, #0]
  4099f2:	5cb8      	ldrb	r0, [r7, r2]
  4099f4:	4283      	cmp	r3, r0
  4099f6:	443a      	add	r2, r7
  4099f8:	d17b      	bne.n	409af2 <strstr+0x216>
  4099fa:	9b00      	ldr	r3, [sp, #0]
  4099fc:	eb0a 0b09 	add.w	fp, sl, r9
  409a00:	e006      	b.n	409a10 <strstr+0x134>
  409a02:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
  409a06:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  409a0a:	45f4      	cmp	ip, lr
  409a0c:	d104      	bne.n	409a18 <strstr+0x13c>
  409a0e:	4601      	mov	r1, r0
  409a10:	455b      	cmp	r3, fp
  409a12:	f101 30ff 	add.w	r0, r1, #4294967295
  409a16:	d1f4      	bne.n	409a02 <strstr+0x126>
  409a18:	f109 0901 	add.w	r9, r9, #1
  409a1c:	4589      	cmp	r9, r1
  409a1e:	d857      	bhi.n	409ad0 <strstr+0x1f4>
  409a20:	9b03      	ldr	r3, [sp, #12]
  409a22:	4630      	mov	r0, r6
  409a24:	441d      	add	r5, r3
  409a26:	ebc3 0904 	rsb	r9, r3, r4
  409a2a:	e7b7      	b.n	40999c <strstr+0xc0>
  409a2c:	f1c8 0201 	rsb	r2, r8, #1
  409a30:	4415      	add	r5, r2
  409a32:	441d      	add	r5, r3
  409a34:	f04f 0900 	mov.w	r9, #0
  409a38:	4630      	mov	r0, r6
  409a3a:	e7af      	b.n	40999c <strstr+0xc0>
  409a3c:	ebc8 0304 	rsb	r3, r8, r4
  409a40:	4543      	cmp	r3, r8
  409a42:	bf38      	it	cc
  409a44:	4643      	movcc	r3, r8
  409a46:	3301      	adds	r3, #1
  409a48:	f108 39ff 	add.w	r9, r8, #4294967295
  409a4c:	9303      	str	r3, [sp, #12]
  409a4e:	eb06 0309 	add.w	r3, r6, r9
  409a52:	4658      	mov	r0, fp
  409a54:	2500      	movs	r5, #0
  409a56:	46bb      	mov	fp, r7
  409a58:	469a      	mov	sl, r3
  409a5a:	1967      	adds	r7, r4, r5
  409a5c:	1a3a      	subs	r2, r7, r0
  409a5e:	2100      	movs	r1, #0
  409a60:	4458      	add	r0, fp
  409a62:	f005 fc85 	bl	40f370 <memchr>
  409a66:	2800      	cmp	r0, #0
  409a68:	f47f af7d 	bne.w	409966 <strstr+0x8a>
  409a6c:	2f00      	cmp	r7, #0
  409a6e:	f43f af7a 	beq.w	409966 <strstr+0x8a>
  409a72:	4544      	cmp	r4, r8
  409a74:	d915      	bls.n	409aa2 <strstr+0x1c6>
  409a76:	eb08 0205 	add.w	r2, r8, r5
  409a7a:	f816 3008 	ldrb.w	r3, [r6, r8]
  409a7e:	f81b 0002 	ldrb.w	r0, [fp, r2]
  409a82:	4298      	cmp	r0, r3
  409a84:	445a      	add	r2, fp
  409a86:	eb06 0108 	add.w	r1, r6, r8
  409a8a:	4643      	mov	r3, r8
  409a8c:	d006      	beq.n	409a9c <strstr+0x1c0>
  409a8e:	e023      	b.n	409ad8 <strstr+0x1fc>
  409a90:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  409a94:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  409a98:	4586      	cmp	lr, r0
  409a9a:	d11d      	bne.n	409ad8 <strstr+0x1fc>
  409a9c:	3301      	adds	r3, #1
  409a9e:	429c      	cmp	r4, r3
  409aa0:	d8f6      	bhi.n	409a90 <strstr+0x1b4>
  409aa2:	f1b9 3fff 	cmp.w	r9, #4294967295
  409aa6:	d012      	beq.n	409ace <strstr+0x1f2>
  409aa8:	eb05 0209 	add.w	r2, r5, r9
  409aac:	f89a 1000 	ldrb.w	r1, [sl]
  409ab0:	f81b 3002 	ldrb.w	r3, [fp, r2]
  409ab4:	4299      	cmp	r1, r3
  409ab6:	445a      	add	r2, fp
  409ab8:	d114      	bne.n	409ae4 <strstr+0x208>
  409aba:	4653      	mov	r3, sl
  409abc:	e005      	b.n	409aca <strstr+0x1ee>
  409abe:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  409ac2:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  409ac6:	4288      	cmp	r0, r1
  409ac8:	d10c      	bne.n	409ae4 <strstr+0x208>
  409aca:	42b3      	cmp	r3, r6
  409acc:	d1f7      	bne.n	409abe <strstr+0x1e2>
  409ace:	465f      	mov	r7, fp
  409ad0:	1978      	adds	r0, r7, r5
  409ad2:	b005      	add	sp, #20
  409ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ad8:	f1c8 0201 	rsb	r2, r8, #1
  409adc:	4415      	add	r5, r2
  409ade:	441d      	add	r5, r3
  409ae0:	4638      	mov	r0, r7
  409ae2:	e7ba      	b.n	409a5a <strstr+0x17e>
  409ae4:	9b03      	ldr	r3, [sp, #12]
  409ae6:	4638      	mov	r0, r7
  409ae8:	441d      	add	r5, r3
  409aea:	e7b6      	b.n	409a5a <strstr+0x17e>
  409aec:	780b      	ldrb	r3, [r1, #0]
  409aee:	b913      	cbnz	r3, 409af6 <strstr+0x21a>
  409af0:	4770      	bx	lr
  409af2:	4641      	mov	r1, r8
  409af4:	e790      	b.n	409a18 <strstr+0x13c>
  409af6:	2000      	movs	r0, #0
  409af8:	4770      	bx	lr
  409afa:	bf00      	nop

00409afc <sulp>:
  409afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409b00:	460f      	mov	r7, r1
  409b02:	4690      	mov	r8, r2
  409b04:	f006 f818 	bl	40fb38 <__ulp>
  409b08:	4604      	mov	r4, r0
  409b0a:	460d      	mov	r5, r1
  409b0c:	f1b8 0f00 	cmp.w	r8, #0
  409b10:	d011      	beq.n	409b36 <sulp+0x3a>
  409b12:	f3c7 530a 	ubfx	r3, r7, #20, #11
  409b16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  409b1a:	2b00      	cmp	r3, #0
  409b1c:	dd0b      	ble.n	409b36 <sulp+0x3a>
  409b1e:	051b      	lsls	r3, r3, #20
  409b20:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
  409b24:	2400      	movs	r4, #0
  409b26:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
  409b2a:	4622      	mov	r2, r4
  409b2c:	462b      	mov	r3, r5
  409b2e:	f7fd ff7f 	bl	407a30 <__aeabi_dmul>
  409b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409b36:	4620      	mov	r0, r4
  409b38:	4629      	mov	r1, r5
  409b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409b3e:	bf00      	nop

00409b40 <_strtod_r>:
  409b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409b44:	b09f      	sub	sp, #124	; 0x7c
  409b46:	460e      	mov	r6, r1
  409b48:	2100      	movs	r1, #0
  409b4a:	9205      	str	r2, [sp, #20]
  409b4c:	911a      	str	r1, [sp, #104]	; 0x68
  409b4e:	2200      	movs	r2, #0
  409b50:	2100      	movs	r1, #0
  409b52:	e9cd 1202 	strd	r1, r2, [sp, #8]
  409b56:	9619      	str	r6, [sp, #100]	; 0x64
  409b58:	4683      	mov	fp, r0
  409b5a:	4633      	mov	r3, r6
  409b5c:	461a      	mov	r2, r3
  409b5e:	f813 7b01 	ldrb.w	r7, [r3], #1
  409b62:	2f2d      	cmp	r7, #45	; 0x2d
  409b64:	f200 80ee 	bhi.w	409d44 <_strtod_r+0x204>
  409b68:	e8df f017 	tbh	[pc, r7, lsl #1]
  409b6c:	00ec002e 	.word	0x00ec002e
  409b70:	00ec00ec 	.word	0x00ec00ec
  409b74:	00ec00ec 	.word	0x00ec00ec
  409b78:	00ec00ec 	.word	0x00ec00ec
  409b7c:	00db00ec 	.word	0x00db00ec
  409b80:	00db00db 	.word	0x00db00db
  409b84:	00db00db 	.word	0x00db00db
  409b88:	00ec00ec 	.word	0x00ec00ec
  409b8c:	00ec00ec 	.word	0x00ec00ec
  409b90:	00ec00ec 	.word	0x00ec00ec
  409b94:	00ec00ec 	.word	0x00ec00ec
  409b98:	00ec00ec 	.word	0x00ec00ec
  409b9c:	00ec00ec 	.word	0x00ec00ec
  409ba0:	00ec00ec 	.word	0x00ec00ec
  409ba4:	00ec00ec 	.word	0x00ec00ec
  409ba8:	00ec00ec 	.word	0x00ec00ec
  409bac:	00ec00db 	.word	0x00ec00db
  409bb0:	00ec00ec 	.word	0x00ec00ec
  409bb4:	00ec00ec 	.word	0x00ec00ec
  409bb8:	00ec00ec 	.word	0x00ec00ec
  409bbc:	00ec00ec 	.word	0x00ec00ec
  409bc0:	004400ec 	.word	0x004400ec
  409bc4:	00d800ec 	.word	0x00d800ec
  409bc8:	9b05      	ldr	r3, [sp, #20]
  409bca:	f04f 0900 	mov.w	r9, #0
  409bce:	f04f 0a00 	mov.w	sl, #0
  409bd2:	b153      	cbz	r3, 409bea <_strtod_r+0xaa>
  409bd4:	2300      	movs	r3, #0
  409bd6:	9306      	str	r3, [sp, #24]
  409bd8:	9b05      	ldr	r3, [sp, #20]
  409bda:	601e      	str	r6, [r3, #0]
  409bdc:	9b06      	ldr	r3, [sp, #24]
  409bde:	b123      	cbz	r3, 409bea <_strtod_r+0xaa>
  409be0:	4649      	mov	r1, r9
  409be2:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
  409be6:	4689      	mov	r9, r1
  409be8:	469a      	mov	sl, r3
  409bea:	4648      	mov	r0, r9
  409bec:	4651      	mov	r1, sl
  409bee:	b01f      	add	sp, #124	; 0x7c
  409bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409bf4:	2300      	movs	r3, #0
  409bf6:	9306      	str	r3, [sp, #24]
  409bf8:	1c54      	adds	r4, r2, #1
  409bfa:	9419      	str	r4, [sp, #100]	; 0x64
  409bfc:	7857      	ldrb	r7, [r2, #1]
  409bfe:	2f00      	cmp	r7, #0
  409c00:	d0e2      	beq.n	409bc8 <_strtod_r+0x88>
  409c02:	2f30      	cmp	r7, #48	; 0x30
  409c04:	f000 80a4 	beq.w	409d50 <_strtod_r+0x210>
  409c08:	9408      	str	r4, [sp, #32]
  409c0a:	f04f 0a00 	mov.w	sl, #0
  409c0e:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  409c12:	f04f 0800 	mov.w	r8, #0
  409c16:	2b09      	cmp	r3, #9
  409c18:	4645      	mov	r5, r8
  409c1a:	4623      	mov	r3, r4
  409c1c:	4644      	mov	r4, r8
  409c1e:	d819      	bhi.n	409c54 <_strtod_r+0x114>
  409c20:	2c08      	cmp	r4, #8
  409c22:	bfc8      	it	gt
  409c24:	eb08 0888 	addgt.w	r8, r8, r8, lsl #2
  409c28:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  409c2c:	f103 0301 	add.w	r3, r3, #1
  409c30:	eb07 0242 	add.w	r2, r7, r2, lsl #1
  409c34:	9319      	str	r3, [sp, #100]	; 0x64
  409c36:	bfc4      	itt	gt
  409c38:	eb07 0748 	addgt.w	r7, r7, r8, lsl #1
  409c3c:	f1a7 0830 	subgt.w	r8, r7, #48	; 0x30
  409c40:	781f      	ldrb	r7, [r3, #0]
  409c42:	bfd8      	it	le
  409c44:	f1a2 0530 	suble.w	r5, r2, #48	; 0x30
  409c48:	f1a7 0230 	sub.w	r2, r7, #48	; 0x30
  409c4c:	2a09      	cmp	r2, #9
  409c4e:	f104 0401 	add.w	r4, r4, #1
  409c52:	d9e5      	bls.n	409c20 <_strtod_r+0xe0>
  409c54:	4658      	mov	r0, fp
  409c56:	9307      	str	r3, [sp, #28]
  409c58:	f005 fb12 	bl	40f280 <_localeconv_r>
  409c5c:	f8d0 9000 	ldr.w	r9, [r0]
  409c60:	4658      	mov	r0, fp
  409c62:	f005 fb0d 	bl	40f280 <_localeconv_r>
  409c66:	6800      	ldr	r0, [r0, #0]
  409c68:	f7ff fbea 	bl	409440 <strlen>
  409c6c:	9b07      	ldr	r3, [sp, #28]
  409c6e:	4602      	mov	r2, r0
  409c70:	4649      	mov	r1, r9
  409c72:	4618      	mov	r0, r3
  409c74:	f7ff fc52 	bl	40951c <strncmp>
  409c78:	4681      	mov	r9, r0
  409c7a:	2800      	cmp	r0, #0
  409c7c:	f000 80e2 	beq.w	409e44 <_strtod_r+0x304>
  409c80:	2000      	movs	r0, #0
  409c82:	4684      	mov	ip, r0
  409c84:	4686      	mov	lr, r0
  409c86:	46a1      	mov	r9, r4
  409c88:	2f65      	cmp	r7, #101	; 0x65
  409c8a:	d073      	beq.n	409d74 <_strtod_r+0x234>
  409c8c:	2f45      	cmp	r7, #69	; 0x45
  409c8e:	d071      	beq.n	409d74 <_strtod_r+0x234>
  409c90:	2300      	movs	r3, #0
  409c92:	f1b9 0f00 	cmp.w	r9, #0
  409c96:	d046      	beq.n	409d26 <_strtod_r+0x1e6>
  409c98:	f1b9 0f10 	cmp.w	r9, #16
  409c9c:	ebcc 0303 	rsb	r3, ip, r3
  409ca0:	4628      	mov	r0, r5
  409ca2:	46ca      	mov	sl, r9
  409ca4:	930a      	str	r3, [sp, #40]	; 0x28
  409ca6:	bfa8      	it	ge
  409ca8:	f04f 0a10 	movge.w	sl, #16
  409cac:	f7fd fe4a 	bl	407944 <__aeabi_ui2d>
  409cb0:	2c00      	cmp	r4, #0
  409cb2:	bf08      	it	eq
  409cb4:	464c      	moveq	r4, r9
  409cb6:	f1ba 0f09 	cmp.w	sl, #9
  409cba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409cbe:	dd13      	ble.n	409ce8 <_strtod_r+0x1a8>
  409cc0:	4b73      	ldr	r3, [pc, #460]	; (409e90 <_strtod_r+0x350>)
  409cc2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
  409cc6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  409cca:	f7fd feb1 	bl	407a30 <__aeabi_dmul>
  409cce:	4606      	mov	r6, r0
  409cd0:	4640      	mov	r0, r8
  409cd2:	460f      	mov	r7, r1
  409cd4:	f7fd fe36 	bl	407944 <__aeabi_ui2d>
  409cd8:	4602      	mov	r2, r0
  409cda:	460b      	mov	r3, r1
  409cdc:	4630      	mov	r0, r6
  409cde:	4639      	mov	r1, r7
  409ce0:	f7fd fcf4 	bl	4076cc <__adddf3>
  409ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409ce8:	f1b9 0f0f 	cmp.w	r9, #15
  409cec:	f300 80d8 	bgt.w	409ea0 <_strtod_r+0x360>
  409cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409cf2:	2b00      	cmp	r3, #0
  409cf4:	f000 80a3 	beq.w	409e3e <_strtod_r+0x2fe>
  409cf8:	f340 855a 	ble.w	40a7b0 <_strtod_r+0xc70>
  409cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409cfe:	2b16      	cmp	r3, #22
  409d00:	f300 8497 	bgt.w	40a632 <_strtod_r+0xaf2>
  409d04:	4962      	ldr	r1, [pc, #392]	; (409e90 <_strtod_r+0x350>)
  409d06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409d0a:	e9d1 0100 	ldrd	r0, r1, [r1]
  409d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409d12:	f7fd fe8d 	bl	407a30 <__aeabi_dmul>
  409d16:	4681      	mov	r9, r0
  409d18:	468a      	mov	sl, r1
  409d1a:	e00d      	b.n	409d38 <_strtod_r+0x1f8>
  409d1c:	2301      	movs	r3, #1
  409d1e:	9306      	str	r3, [sp, #24]
  409d20:	e76a      	b.n	409bf8 <_strtod_r+0xb8>
  409d22:	9319      	str	r3, [sp, #100]	; 0x64
  409d24:	e71a      	b.n	409b5c <_strtod_r+0x1c>
  409d26:	b918      	cbnz	r0, 409d30 <_strtod_r+0x1f0>
  409d28:	f1ba 0f00 	cmp.w	sl, #0
  409d2c:	f000 82a0 	beq.w	40a270 <_strtod_r+0x730>
  409d30:	f04f 0900 	mov.w	r9, #0
  409d34:	f04f 0a00 	mov.w	sl, #0
  409d38:	9b05      	ldr	r3, [sp, #20]
  409d3a:	2b00      	cmp	r3, #0
  409d3c:	f43f af4e 	beq.w	409bdc <_strtod_r+0x9c>
  409d40:	9e19      	ldr	r6, [sp, #100]	; 0x64
  409d42:	e749      	b.n	409bd8 <_strtod_r+0x98>
  409d44:	2300      	movs	r3, #0
  409d46:	2f30      	cmp	r7, #48	; 0x30
  409d48:	4614      	mov	r4, r2
  409d4a:	9306      	str	r3, [sp, #24]
  409d4c:	f47f af5c 	bne.w	409c08 <_strtod_r+0xc8>
  409d50:	7863      	ldrb	r3, [r4, #1]
  409d52:	2b58      	cmp	r3, #88	; 0x58
  409d54:	f000 8346 	beq.w	40a3e4 <_strtod_r+0x8a4>
  409d58:	2b78      	cmp	r3, #120	; 0x78
  409d5a:	f000 8343 	beq.w	40a3e4 <_strtod_r+0x8a4>
  409d5e:	3401      	adds	r4, #1
  409d60:	9419      	str	r4, [sp, #100]	; 0x64
  409d62:	7827      	ldrb	r7, [r4, #0]
  409d64:	2f30      	cmp	r7, #48	; 0x30
  409d66:	d0fa      	beq.n	409d5e <_strtod_r+0x21e>
  409d68:	2f00      	cmp	r7, #0
  409d6a:	d0e1      	beq.n	409d30 <_strtod_r+0x1f0>
  409d6c:	9408      	str	r4, [sp, #32]
  409d6e:	f04f 0a01 	mov.w	sl, #1
  409d72:	e74c      	b.n	409c0e <_strtod_r+0xce>
  409d74:	f1b9 0f00 	cmp.w	r9, #0
  409d78:	f000 8216 	beq.w	40a1a8 <_strtod_r+0x668>
  409d7c:	9e19      	ldr	r6, [sp, #100]	; 0x64
  409d7e:	1c73      	adds	r3, r6, #1
  409d80:	9319      	str	r3, [sp, #100]	; 0x64
  409d82:	7877      	ldrb	r7, [r6, #1]
  409d84:	2f2b      	cmp	r7, #43	; 0x2b
  409d86:	f000 826a 	beq.w	40a25e <_strtod_r+0x71e>
  409d8a:	2f2d      	cmp	r7, #45	; 0x2d
  409d8c:	f000 8261 	beq.w	40a252 <_strtod_r+0x712>
  409d90:	2300      	movs	r3, #0
  409d92:	9307      	str	r3, [sp, #28]
  409d94:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  409d98:	2b09      	cmp	r3, #9
  409d9a:	f200 8219 	bhi.w	40a1d0 <_strtod_r+0x690>
  409d9e:	2f30      	cmp	r7, #48	; 0x30
  409da0:	d105      	bne.n	409dae <_strtod_r+0x26e>
  409da2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409da4:	3301      	adds	r3, #1
  409da6:	9319      	str	r3, [sp, #100]	; 0x64
  409da8:	781f      	ldrb	r7, [r3, #0]
  409daa:	2f30      	cmp	r7, #48	; 0x30
  409dac:	d0fa      	beq.n	409da4 <_strtod_r+0x264>
  409dae:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  409db2:	2b08      	cmp	r3, #8
  409db4:	f63f af6c 	bhi.w	409c90 <_strtod_r+0x150>
  409db8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409dba:	930a      	str	r3, [sp, #40]	; 0x28
  409dbc:	4619      	mov	r1, r3
  409dbe:	1c5a      	adds	r2, r3, #1
  409dc0:	9219      	str	r2, [sp, #100]	; 0x64
  409dc2:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  409dc6:	784f      	ldrb	r7, [r1, #1]
  409dc8:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  409dcc:	2909      	cmp	r1, #9
  409dce:	d80c      	bhi.n	409dea <_strtod_r+0x2aa>
  409dd0:	3201      	adds	r2, #1
  409dd2:	9219      	str	r2, [sp, #100]	; 0x64
  409dd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  409dd8:	eb07 0343 	add.w	r3, r7, r3, lsl #1
  409ddc:	7817      	ldrb	r7, [r2, #0]
  409dde:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
  409de2:	2909      	cmp	r1, #9
  409de4:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
  409de8:	d9f2      	bls.n	409dd0 <_strtod_r+0x290>
  409dea:	990a      	ldr	r1, [sp, #40]	; 0x28
  409dec:	1a52      	subs	r2, r2, r1
  409dee:	2a08      	cmp	r2, #8
  409df0:	f300 8416 	bgt.w	40a620 <_strtod_r+0xae0>
  409df4:	f644 621f 	movw	r2, #19999	; 0x4e1f
  409df8:	4293      	cmp	r3, r2
  409dfa:	bfa8      	it	ge
  409dfc:	4613      	movge	r3, r2
  409dfe:	9a07      	ldr	r2, [sp, #28]
  409e00:	2a00      	cmp	r2, #0
  409e02:	f43f af46 	beq.w	409c92 <_strtod_r+0x152>
  409e06:	425b      	negs	r3, r3
  409e08:	f1b9 0f00 	cmp.w	r9, #0
  409e0c:	f47f af44 	bne.w	409c98 <_strtod_r+0x158>
  409e10:	e789      	b.n	409d26 <_strtod_r+0x1e6>
  409e12:	a819      	add	r0, sp, #100	; 0x64
  409e14:	491f      	ldr	r1, [pc, #124]	; (409e94 <_strtod_r+0x354>)
  409e16:	f005 f951 	bl	40f0bc <__match>
  409e1a:	2800      	cmp	r0, #0
  409e1c:	f43f aed4 	beq.w	409bc8 <_strtod_r+0x88>
  409e20:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409e22:	491d      	ldr	r1, [pc, #116]	; (409e98 <_strtod_r+0x358>)
  409e24:	3b01      	subs	r3, #1
  409e26:	a819      	add	r0, sp, #100	; 0x64
  409e28:	9319      	str	r3, [sp, #100]	; 0x64
  409e2a:	f005 f947 	bl	40f0bc <__match>
  409e2e:	b910      	cbnz	r0, 409e36 <_strtod_r+0x2f6>
  409e30:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409e32:	3301      	adds	r3, #1
  409e34:	9319      	str	r3, [sp, #100]	; 0x64
  409e36:	4b19      	ldr	r3, [pc, #100]	; (409e9c <_strtod_r+0x35c>)
  409e38:	9303      	str	r3, [sp, #12]
  409e3a:	2300      	movs	r3, #0
  409e3c:	9302      	str	r3, [sp, #8]
  409e3e:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  409e42:	e779      	b.n	409d38 <_strtod_r+0x1f8>
  409e44:	4658      	mov	r0, fp
  409e46:	f005 fa1b 	bl	40f280 <_localeconv_r>
  409e4a:	6800      	ldr	r0, [r0, #0]
  409e4c:	f7ff faf8 	bl	409440 <strlen>
  409e50:	9a19      	ldr	r2, [sp, #100]	; 0x64
  409e52:	1813      	adds	r3, r2, r0
  409e54:	9319      	str	r3, [sp, #100]	; 0x64
  409e56:	5c17      	ldrb	r7, [r2, r0]
  409e58:	2c00      	cmp	r4, #0
  409e5a:	f040 81e8 	bne.w	40a22e <_strtod_r+0x6ee>
  409e5e:	2f30      	cmp	r7, #48	; 0x30
  409e60:	4620      	mov	r0, r4
  409e62:	d106      	bne.n	409e72 <_strtod_r+0x332>
  409e64:	3301      	adds	r3, #1
  409e66:	9319      	str	r3, [sp, #100]	; 0x64
  409e68:	781f      	ldrb	r7, [r3, #0]
  409e6a:	2f30      	cmp	r7, #48	; 0x30
  409e6c:	f100 0001 	add.w	r0, r0, #1
  409e70:	d0f8      	beq.n	409e64 <_strtod_r+0x324>
  409e72:	f1a7 0331 	sub.w	r3, r7, #49	; 0x31
  409e76:	2b08      	cmp	r3, #8
  409e78:	f240 843b 	bls.w	40a6f2 <_strtod_r+0xbb2>
  409e7c:	2f65      	cmp	r7, #101	; 0x65
  409e7e:	f000 818f 	beq.w	40a1a0 <_strtod_r+0x660>
  409e82:	f04f 0900 	mov.w	r9, #0
  409e86:	46cc      	mov	ip, r9
  409e88:	f04f 0e01 	mov.w	lr, #1
  409e8c:	e6fe      	b.n	409c8c <_strtod_r+0x14c>
  409e8e:	bf00      	nop
  409e90:	00412be0 	.word	0x00412be0
  409e94:	004128f0 	.word	0x004128f0
  409e98:	004128f4 	.word	0x004128f4
  409e9c:	7ff00000 	.word	0x7ff00000
  409ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409ea2:	ebca 0a09 	rsb	sl, sl, r9
  409ea6:	449a      	add	sl, r3
  409ea8:	f1ba 0f00 	cmp.w	sl, #0
  409eac:	f340 835f 	ble.w	40a56e <_strtod_r+0xa2e>
  409eb0:	f01a 010f 	ands.w	r1, sl, #15
  409eb4:	d00a      	beq.n	409ecc <_strtod_r+0x38c>
  409eb6:	4bb4      	ldr	r3, [pc, #720]	; (40a188 <_strtod_r+0x648>)
  409eb8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  409ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
  409ec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409ec4:	f7fd fdb4 	bl	407a30 <__aeabi_dmul>
  409ec8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409ecc:	f03a 060f 	bics.w	r6, sl, #15
  409ed0:	f040 8226 	bne.w	40a320 <_strtod_r+0x7e0>
  409ed4:	2300      	movs	r3, #0
  409ed6:	9307      	str	r3, [sp, #28]
  409ed8:	9500      	str	r5, [sp, #0]
  409eda:	464b      	mov	r3, r9
  409edc:	4622      	mov	r2, r4
  409ede:	9908      	ldr	r1, [sp, #32]
  409ee0:	4658      	mov	r0, fp
  409ee2:	f005 fb9b 	bl	40f61c <__s2b>
  409ee6:	900e      	str	r0, [sp, #56]	; 0x38
  409ee8:	2800      	cmp	r0, #0
  409eea:	f000 82c0 	beq.w	40a46e <_strtod_r+0x92e>
  409eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409ef0:	2100      	movs	r1, #0
  409ef2:	2a00      	cmp	r2, #0
  409ef4:	f1c2 0300 	rsb	r3, r2, #0
  409ef8:	bfa8      	it	ge
  409efa:	460b      	movge	r3, r1
  409efc:	930b      	str	r3, [sp, #44]	; 0x2c
  409efe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  409f02:	930a      	str	r3, [sp, #40]	; 0x28
  409f04:	460f      	mov	r7, r1
  409f06:	468a      	mov	sl, r1
  409f08:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  409f0a:	4658      	mov	r0, fp
  409f0c:	6861      	ldr	r1, [r4, #4]
  409f0e:	f005 fb15 	bl	40f53c <_Balloc>
  409f12:	4680      	mov	r8, r0
  409f14:	2800      	cmp	r0, #0
  409f16:	f000 82d0 	beq.w	40a4ba <_strtod_r+0x97a>
  409f1a:	6922      	ldr	r2, [r4, #16]
  409f1c:	3202      	adds	r2, #2
  409f1e:	f104 010c 	add.w	r1, r4, #12
  409f22:	0092      	lsls	r2, r2, #2
  409f24:	300c      	adds	r0, #12
  409f26:	f7fe fec7 	bl	408cb8 <memcpy>
  409f2a:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  409f2e:	a81c      	add	r0, sp, #112	; 0x70
  409f30:	a91b      	add	r1, sp, #108	; 0x6c
  409f32:	e9cd 3408 	strd	r3, r4, [sp, #32]
  409f36:	461a      	mov	r2, r3
  409f38:	9001      	str	r0, [sp, #4]
  409f3a:	4623      	mov	r3, r4
  409f3c:	9100      	str	r1, [sp, #0]
  409f3e:	4658      	mov	r0, fp
  409f40:	f005 fe86 	bl	40fc50 <__d2b>
  409f44:	901a      	str	r0, [sp, #104]	; 0x68
  409f46:	2800      	cmp	r0, #0
  409f48:	f000 8444 	beq.w	40a7d4 <_strtod_r+0xc94>
  409f4c:	2101      	movs	r1, #1
  409f4e:	4658      	mov	r0, fp
  409f50:	f005 fbfe 	bl	40f750 <__i2b>
  409f54:	4607      	mov	r7, r0
  409f56:	2800      	cmp	r0, #0
  409f58:	f000 82af 	beq.w	40a4ba <_strtod_r+0x97a>
  409f5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  409f5e:	2b00      	cmp	r3, #0
  409f60:	f2c0 812a 	blt.w	40a1b8 <_strtod_r+0x678>
  409f64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409f66:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409f68:	18d6      	adds	r6, r2, r3
  409f6a:	9907      	ldr	r1, [sp, #28]
  409f6c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
  409f6e:	4a87      	ldr	r2, [pc, #540]	; (40a18c <_strtod_r+0x64c>)
  409f70:	1a5b      	subs	r3, r3, r1
  409f72:	4423      	add	r3, r4
  409f74:	3b01      	subs	r3, #1
  409f76:	4293      	cmp	r3, r2
  409f78:	f1c4 0436 	rsb	r4, r4, #54	; 0x36
  409f7c:	f280 80e7 	bge.w	40a14e <_strtod_r+0x60e>
  409f80:	1ad2      	subs	r2, r2, r3
  409f82:	2a1f      	cmp	r2, #31
  409f84:	eba4 0402 	sub.w	r4, r4, r2
  409f88:	f300 811a 	bgt.w	40a1c0 <_strtod_r+0x680>
  409f8c:	2301      	movs	r3, #1
  409f8e:	4093      	lsls	r3, r2
  409f90:	930d      	str	r3, [sp, #52]	; 0x34
  409f92:	2300      	movs	r3, #0
  409f94:	930f      	str	r3, [sp, #60]	; 0x3c
  409f96:	4425      	add	r5, r4
  409f98:	9b07      	ldr	r3, [sp, #28]
  409f9a:	4434      	add	r4, r6
  409f9c:	42a6      	cmp	r6, r4
  409f9e:	441d      	add	r5, r3
  409fa0:	4633      	mov	r3, r6
  409fa2:	bfa8      	it	ge
  409fa4:	4623      	movge	r3, r4
  409fa6:	42ab      	cmp	r3, r5
  409fa8:	bfa8      	it	ge
  409faa:	462b      	movge	r3, r5
  409fac:	2b00      	cmp	r3, #0
  409fae:	dd02      	ble.n	409fb6 <_strtod_r+0x476>
  409fb0:	1ae4      	subs	r4, r4, r3
  409fb2:	1aed      	subs	r5, r5, r3
  409fb4:	1af6      	subs	r6, r6, r3
  409fb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409fb8:	b1bb      	cbz	r3, 409fea <_strtod_r+0x4aa>
  409fba:	4639      	mov	r1, r7
  409fbc:	461a      	mov	r2, r3
  409fbe:	4658      	mov	r0, fp
  409fc0:	f005 fc68 	bl	40f894 <__pow5mult>
  409fc4:	4607      	mov	r7, r0
  409fc6:	2800      	cmp	r0, #0
  409fc8:	f000 8277 	beq.w	40a4ba <_strtod_r+0x97a>
  409fcc:	4601      	mov	r1, r0
  409fce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  409fd0:	4658      	mov	r0, fp
  409fd2:	f005 fbc7 	bl	40f764 <__multiply>
  409fd6:	2800      	cmp	r0, #0
  409fd8:	f000 826f 	beq.w	40a4ba <_strtod_r+0x97a>
  409fdc:	900c      	str	r0, [sp, #48]	; 0x30
  409fde:	991a      	ldr	r1, [sp, #104]	; 0x68
  409fe0:	4658      	mov	r0, fp
  409fe2:	f005 fad1 	bl	40f588 <_Bfree>
  409fe6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409fe8:	931a      	str	r3, [sp, #104]	; 0x68
  409fea:	2c00      	cmp	r4, #0
  409fec:	dd08      	ble.n	40a000 <_strtod_r+0x4c0>
  409fee:	4622      	mov	r2, r4
  409ff0:	991a      	ldr	r1, [sp, #104]	; 0x68
  409ff2:	4658      	mov	r0, fp
  409ff4:	f005 fc9e 	bl	40f934 <__lshift>
  409ff8:	901a      	str	r0, [sp, #104]	; 0x68
  409ffa:	2800      	cmp	r0, #0
  409ffc:	f000 83ea 	beq.w	40a7d4 <_strtod_r+0xc94>
  40a000:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a002:	b143      	cbz	r3, 40a016 <_strtod_r+0x4d6>
  40a004:	4641      	mov	r1, r8
  40a006:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a008:	4658      	mov	r0, fp
  40a00a:	f005 fc43 	bl	40f894 <__pow5mult>
  40a00e:	4680      	mov	r8, r0
  40a010:	2800      	cmp	r0, #0
  40a012:	f000 8252 	beq.w	40a4ba <_strtod_r+0x97a>
  40a016:	2d00      	cmp	r5, #0
  40a018:	dd08      	ble.n	40a02c <_strtod_r+0x4ec>
  40a01a:	4641      	mov	r1, r8
  40a01c:	462a      	mov	r2, r5
  40a01e:	4658      	mov	r0, fp
  40a020:	f005 fc88 	bl	40f934 <__lshift>
  40a024:	4680      	mov	r8, r0
  40a026:	2800      	cmp	r0, #0
  40a028:	f000 8247 	beq.w	40a4ba <_strtod_r+0x97a>
  40a02c:	2e00      	cmp	r6, #0
  40a02e:	dd08      	ble.n	40a042 <_strtod_r+0x502>
  40a030:	4639      	mov	r1, r7
  40a032:	4632      	mov	r2, r6
  40a034:	4658      	mov	r0, fp
  40a036:	f005 fc7d 	bl	40f934 <__lshift>
  40a03a:	4607      	mov	r7, r0
  40a03c:	2800      	cmp	r0, #0
  40a03e:	f000 823c 	beq.w	40a4ba <_strtod_r+0x97a>
  40a042:	4642      	mov	r2, r8
  40a044:	991a      	ldr	r1, [sp, #104]	; 0x68
  40a046:	4658      	mov	r0, fp
  40a048:	f005 fcec 	bl	40fa24 <__mdiff>
  40a04c:	4682      	mov	sl, r0
  40a04e:	2800      	cmp	r0, #0
  40a050:	f000 8233 	beq.w	40a4ba <_strtod_r+0x97a>
  40a054:	2600      	movs	r6, #0
  40a056:	68c3      	ldr	r3, [r0, #12]
  40a058:	60c6      	str	r6, [r0, #12]
  40a05a:	4639      	mov	r1, r7
  40a05c:	930c      	str	r3, [sp, #48]	; 0x30
  40a05e:	f005 fcc1 	bl	40f9e4 <__mcmp>
  40a062:	42b0      	cmp	r0, r6
  40a064:	f2c0 83b9 	blt.w	40a7da <_strtod_r+0xc9a>
  40a068:	f000 840a 	beq.w	40a880 <_strtod_r+0xd40>
  40a06c:	4639      	mov	r1, r7
  40a06e:	4650      	mov	r0, sl
  40a070:	f005 fe4a 	bl	40fd08 <__ratio>
  40a074:	2200      	movs	r2, #0
  40a076:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40a07a:	4604      	mov	r4, r0
  40a07c:	460d      	mov	r5, r1
  40a07e:	f7fd ff53 	bl	407f28 <__aeabi_dcmple>
  40a082:	2800      	cmp	r0, #0
  40a084:	d068      	beq.n	40a158 <_strtod_r+0x618>
  40a086:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a088:	2b00      	cmp	r3, #0
  40a08a:	f000 80ad 	beq.w	40a1e8 <_strtod_r+0x6a8>
  40a08e:	9b03      	ldr	r3, [sp, #12]
  40a090:	4d3f      	ldr	r5, [pc, #252]	; (40a190 <_strtod_r+0x650>)
  40a092:	960d      	str	r6, [sp, #52]	; 0x34
  40a094:	4699      	mov	r9, r3
  40a096:	4b3e      	ldr	r3, [pc, #248]	; (40a190 <_strtod_r+0x650>)
  40a098:	930f      	str	r3, [sp, #60]	; 0x3c
  40a09a:	2400      	movs	r4, #0
  40a09c:	4e3d      	ldr	r6, [pc, #244]	; (40a194 <_strtod_r+0x654>)
  40a09e:	4b3e      	ldr	r3, [pc, #248]	; (40a198 <_strtod_r+0x658>)
  40a0a0:	464a      	mov	r2, r9
  40a0a2:	4016      	ands	r6, r2
  40a0a4:	429e      	cmp	r6, r3
  40a0a6:	f000 81b8 	beq.w	40a41a <_strtod_r+0x8da>
  40a0aa:	9b07      	ldr	r3, [sp, #28]
  40a0ac:	b333      	cbz	r3, 40a0fc <_strtod_r+0x5bc>
  40a0ae:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
  40a0b2:	d823      	bhi.n	40a0fc <_strtod_r+0x5bc>
  40a0b4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40a0b8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a0ba:	4649      	mov	r1, r9
  40a0bc:	a330      	add	r3, pc, #192	; (adr r3, 40a180 <_strtod_r+0x640>)
  40a0be:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a0c2:	f7fd ff31 	bl	407f28 <__aeabi_dcmple>
  40a0c6:	b1b0      	cbz	r0, 40a0f6 <_strtod_r+0x5b6>
  40a0c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a0ca:	4649      	mov	r1, r9
  40a0cc:	f7fd ff60 	bl	407f90 <__aeabi_d2uiz>
  40a0d0:	2800      	cmp	r0, #0
  40a0d2:	f000 82d0 	beq.w	40a676 <_strtod_r+0xb36>
  40a0d6:	f7fd fc35 	bl	407944 <__aeabi_ui2d>
  40a0da:	900d      	str	r0, [sp, #52]	; 0x34
  40a0dc:	910f      	str	r1, [sp, #60]	; 0x3c
  40a0de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a0e0:	2b00      	cmp	r3, #0
  40a0e2:	f040 82c3 	bne.w	40a66c <_strtod_r+0xb2c>
  40a0e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a0e8:	9312      	str	r3, [sp, #72]	; 0x48
  40a0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a0ec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40a0f0:	9313      	str	r3, [sp, #76]	; 0x4c
  40a0f2:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
  40a0f6:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40a0fa:	1b9d      	subs	r5, r3, r6
  40a0fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40a100:	f005 fd1a 	bl	40fb38 <__ulp>
  40a104:	4602      	mov	r2, r0
  40a106:	460b      	mov	r3, r1
  40a108:	4620      	mov	r0, r4
  40a10a:	4629      	mov	r1, r5
  40a10c:	f7fd fc90 	bl	407a30 <__aeabi_dmul>
  40a110:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40a114:	f7fd fada 	bl	4076cc <__adddf3>
  40a118:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a11c:	460c      	mov	r4, r1
  40a11e:	9b07      	ldr	r3, [sp, #28]
  40a120:	b923      	cbnz	r3, 40a12c <_strtod_r+0x5ec>
  40a122:	4b1c      	ldr	r3, [pc, #112]	; (40a194 <_strtod_r+0x654>)
  40a124:	4023      	ands	r3, r4
  40a126:	429e      	cmp	r6, r3
  40a128:	f000 81e8 	beq.w	40a4fc <_strtod_r+0x9bc>
  40a12c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40a12e:	4658      	mov	r0, fp
  40a130:	f005 fa2a 	bl	40f588 <_Bfree>
  40a134:	4641      	mov	r1, r8
  40a136:	4658      	mov	r0, fp
  40a138:	f005 fa26 	bl	40f588 <_Bfree>
  40a13c:	4639      	mov	r1, r7
  40a13e:	4658      	mov	r0, fp
  40a140:	f005 fa22 	bl	40f588 <_Bfree>
  40a144:	4651      	mov	r1, sl
  40a146:	4658      	mov	r0, fp
  40a148:	f005 fa1e 	bl	40f588 <_Bfree>
  40a14c:	e6dc      	b.n	409f08 <_strtod_r+0x3c8>
  40a14e:	2300      	movs	r3, #0
  40a150:	930f      	str	r3, [sp, #60]	; 0x3c
  40a152:	2301      	movs	r3, #1
  40a154:	930d      	str	r3, [sp, #52]	; 0x34
  40a156:	e71e      	b.n	409f96 <_strtod_r+0x456>
  40a158:	4b10      	ldr	r3, [pc, #64]	; (40a19c <_strtod_r+0x65c>)
  40a15a:	4620      	mov	r0, r4
  40a15c:	4629      	mov	r1, r5
  40a15e:	2200      	movs	r2, #0
  40a160:	f7fd fc66 	bl	407a30 <__aeabi_dmul>
  40a164:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a166:	900d      	str	r0, [sp, #52]	; 0x34
  40a168:	910f      	str	r1, [sp, #60]	; 0x3c
  40a16a:	2b00      	cmp	r3, #0
  40a16c:	d137      	bne.n	40a1de <_strtod_r+0x69e>
  40a16e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40a172:	9010      	str	r0, [sp, #64]	; 0x40
  40a174:	9311      	str	r3, [sp, #68]	; 0x44
  40a176:	9b03      	ldr	r3, [sp, #12]
  40a178:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40a17c:	4699      	mov	r9, r3
  40a17e:	e78d      	b.n	40a09c <_strtod_r+0x55c>
  40a180:	ffc00000 	.word	0xffc00000
  40a184:	41dfffff 	.word	0x41dfffff
  40a188:	00412be0 	.word	0x00412be0
  40a18c:	fffffc02 	.word	0xfffffc02
  40a190:	3ff00000 	.word	0x3ff00000
  40a194:	7ff00000 	.word	0x7ff00000
  40a198:	7fe00000 	.word	0x7fe00000
  40a19c:	3fe00000 	.word	0x3fe00000
  40a1a0:	f04f 0c00 	mov.w	ip, #0
  40a1a4:	f04f 0e01 	mov.w	lr, #1
  40a1a8:	2800      	cmp	r0, #0
  40a1aa:	d15e      	bne.n	40a26a <_strtod_r+0x72a>
  40a1ac:	f1ba 0f00 	cmp.w	sl, #0
  40a1b0:	f43f ad0a 	beq.w	409bc8 <_strtod_r+0x88>
  40a1b4:	4681      	mov	r9, r0
  40a1b6:	e5e1      	b.n	409d7c <_strtod_r+0x23c>
  40a1b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a1ba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a1bc:	1ad5      	subs	r5, r2, r3
  40a1be:	e6d4      	b.n	409f6a <_strtod_r+0x42a>
  40a1c0:	4ab0      	ldr	r2, [pc, #704]	; (40a484 <_strtod_r+0x944>)
  40a1c2:	1ad2      	subs	r2, r2, r3
  40a1c4:	2301      	movs	r3, #1
  40a1c6:	fa03 f202 	lsl.w	r2, r3, r2
  40a1ca:	920f      	str	r2, [sp, #60]	; 0x3c
  40a1cc:	930d      	str	r3, [sp, #52]	; 0x34
  40a1ce:	e6e2      	b.n	409f96 <_strtod_r+0x456>
  40a1d0:	9619      	str	r6, [sp, #100]	; 0x64
  40a1d2:	2300      	movs	r3, #0
  40a1d4:	f1b9 0f00 	cmp.w	r9, #0
  40a1d8:	f47f ad5e 	bne.w	409c98 <_strtod_r+0x158>
  40a1dc:	e5a3      	b.n	409d26 <_strtod_r+0x1e6>
  40a1de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a1e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a1e2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40a1e6:	e7c6      	b.n	40a176 <_strtod_r+0x636>
  40a1e8:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40a1ec:	2900      	cmp	r1, #0
  40a1ee:	f040 80db 	bne.w	40a3a8 <_strtod_r+0x868>
  40a1f2:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40a1f6:	4691      	mov	r9, r2
  40a1f8:	2b00      	cmp	r3, #0
  40a1fa:	f040 80db 	bne.w	40a3b4 <_strtod_r+0x874>
  40a1fe:	2200      	movs	r2, #0
  40a200:	4ba1      	ldr	r3, [pc, #644]	; (40a488 <_strtod_r+0x948>)
  40a202:	4620      	mov	r0, r4
  40a204:	4629      	mov	r1, r5
  40a206:	f7fd fe85 	bl	407f14 <__aeabi_dcmplt>
  40a20a:	2800      	cmp	r0, #0
  40a20c:	f040 835f 	bne.w	40a8ce <_strtod_r+0xd8e>
  40a210:	4b9e      	ldr	r3, [pc, #632]	; (40a48c <_strtod_r+0x94c>)
  40a212:	4620      	mov	r0, r4
  40a214:	4629      	mov	r1, r5
  40a216:	2200      	movs	r2, #0
  40a218:	f7fd fc0a 	bl	407a30 <__aeabi_dmul>
  40a21c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40a220:	900d      	str	r0, [sp, #52]	; 0x34
  40a222:	9016      	str	r0, [sp, #88]	; 0x58
  40a224:	910f      	str	r1, [sp, #60]	; 0x3c
  40a226:	9317      	str	r3, [sp, #92]	; 0x5c
  40a228:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40a22c:	e736      	b.n	40a09c <_strtod_r+0x55c>
  40a22e:	4648      	mov	r0, r9
  40a230:	46cc      	mov	ip, r9
  40a232:	46a1      	mov	r9, r4
  40a234:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
  40a238:	2b09      	cmp	r3, #9
  40a23a:	d813      	bhi.n	40a264 <_strtod_r+0x724>
  40a23c:	1c42      	adds	r2, r0, #1
  40a23e:	461f      	mov	r7, r3
  40a240:	2b00      	cmp	r3, #0
  40a242:	f040 822d 	bne.w	40a6a0 <_strtod_r+0xb60>
  40a246:	4610      	mov	r0, r2
  40a248:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40a24a:	1c53      	adds	r3, r2, #1
  40a24c:	9319      	str	r3, [sp, #100]	; 0x64
  40a24e:	7857      	ldrb	r7, [r2, #1]
  40a250:	e7f0      	b.n	40a234 <_strtod_r+0x6f4>
  40a252:	2301      	movs	r3, #1
  40a254:	9307      	str	r3, [sp, #28]
  40a256:	1cb3      	adds	r3, r6, #2
  40a258:	9319      	str	r3, [sp, #100]	; 0x64
  40a25a:	78b7      	ldrb	r7, [r6, #2]
  40a25c:	e59a      	b.n	409d94 <_strtod_r+0x254>
  40a25e:	2300      	movs	r3, #0
  40a260:	9307      	str	r3, [sp, #28]
  40a262:	e7f8      	b.n	40a256 <_strtod_r+0x716>
  40a264:	f04f 0e01 	mov.w	lr, #1
  40a268:	e50e      	b.n	409c88 <_strtod_r+0x148>
  40a26a:	f04f 0900 	mov.w	r9, #0
  40a26e:	e585      	b.n	409d7c <_strtod_r+0x23c>
  40a270:	f1be 0f00 	cmp.w	lr, #0
  40a274:	f47f aca8 	bne.w	409bc8 <_strtod_r+0x88>
  40a278:	3f49      	subs	r7, #73	; 0x49
  40a27a:	2f25      	cmp	r7, #37	; 0x25
  40a27c:	f63f aca4 	bhi.w	409bc8 <_strtod_r+0x88>
  40a280:	a301      	add	r3, pc, #4	; (adr r3, 40a288 <_strtod_r+0x748>)
  40a282:	f853 f027 	ldr.w	pc, [r3, r7, lsl #2]
  40a286:	bf00      	nop
  40a288:	00409e13 	.word	0x00409e13
  40a28c:	00409bc9 	.word	0x00409bc9
  40a290:	00409bc9 	.word	0x00409bc9
  40a294:	00409bc9 	.word	0x00409bc9
  40a298:	00409bc9 	.word	0x00409bc9
  40a29c:	0040a3c3 	.word	0x0040a3c3
  40a2a0:	00409bc9 	.word	0x00409bc9
  40a2a4:	00409bc9 	.word	0x00409bc9
  40a2a8:	00409bc9 	.word	0x00409bc9
  40a2ac:	00409bc9 	.word	0x00409bc9
  40a2b0:	00409bc9 	.word	0x00409bc9
  40a2b4:	00409bc9 	.word	0x00409bc9
  40a2b8:	00409bc9 	.word	0x00409bc9
  40a2bc:	00409bc9 	.word	0x00409bc9
  40a2c0:	00409bc9 	.word	0x00409bc9
  40a2c4:	00409bc9 	.word	0x00409bc9
  40a2c8:	00409bc9 	.word	0x00409bc9
  40a2cc:	00409bc9 	.word	0x00409bc9
  40a2d0:	00409bc9 	.word	0x00409bc9
  40a2d4:	00409bc9 	.word	0x00409bc9
  40a2d8:	00409bc9 	.word	0x00409bc9
  40a2dc:	00409bc9 	.word	0x00409bc9
  40a2e0:	00409bc9 	.word	0x00409bc9
  40a2e4:	00409bc9 	.word	0x00409bc9
  40a2e8:	00409bc9 	.word	0x00409bc9
  40a2ec:	00409bc9 	.word	0x00409bc9
  40a2f0:	00409bc9 	.word	0x00409bc9
  40a2f4:	00409bc9 	.word	0x00409bc9
  40a2f8:	00409bc9 	.word	0x00409bc9
  40a2fc:	00409bc9 	.word	0x00409bc9
  40a300:	00409bc9 	.word	0x00409bc9
  40a304:	00409bc9 	.word	0x00409bc9
  40a308:	00409e13 	.word	0x00409e13
  40a30c:	00409bc9 	.word	0x00409bc9
  40a310:	00409bc9 	.word	0x00409bc9
  40a314:	00409bc9 	.word	0x00409bc9
  40a318:	00409bc9 	.word	0x00409bc9
  40a31c:	0040a3c3 	.word	0x0040a3c3
  40a320:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
  40a324:	f300 80a3 	bgt.w	40a46e <_strtod_r+0x92e>
  40a328:	1136      	asrs	r6, r6, #4
  40a32a:	2e01      	cmp	r6, #1
  40a32c:	f8df a180 	ldr.w	sl, [pc, #384]	; 40a4b0 <_strtod_r+0x970>
  40a330:	f340 82e5 	ble.w	40a8fe <_strtod_r+0xdbe>
  40a334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a338:	2300      	movs	r3, #0
  40a33a:	4657      	mov	r7, sl
  40a33c:	4698      	mov	r8, r3
  40a33e:	f016 0f01 	tst.w	r6, #1
  40a342:	f108 0801 	add.w	r8, r8, #1
  40a346:	ea4f 0666 	mov.w	r6, r6, asr #1
  40a34a:	d004      	beq.n	40a356 <_strtod_r+0x816>
  40a34c:	e9d7 2300 	ldrd	r2, r3, [r7]
  40a350:	f7fd fb6e 	bl	407a30 <__aeabi_dmul>
  40a354:	2301      	movs	r3, #1
  40a356:	2e01      	cmp	r6, #1
  40a358:	f107 0708 	add.w	r7, r7, #8
  40a35c:	d1ef      	bne.n	40a33e <_strtod_r+0x7fe>
  40a35e:	2b00      	cmp	r3, #0
  40a360:	f040 8340 	bne.w	40a9e4 <_strtod_r+0xea4>
  40a364:	9b03      	ldr	r3, [sp, #12]
  40a366:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40a36a:	9303      	str	r3, [sp, #12]
  40a36c:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  40a370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a374:	e9d8 0100 	ldrd	r0, r1, [r8]
  40a378:	f7fd fb5a 	bl	407a30 <__aeabi_dmul>
  40a37c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a380:	0d1b      	lsrs	r3, r3, #20
  40a382:	4a43      	ldr	r2, [pc, #268]	; (40a490 <_strtod_r+0x950>)
  40a384:	051b      	lsls	r3, r3, #20
  40a386:	4293      	cmp	r3, r2
  40a388:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a38c:	d86f      	bhi.n	40a46e <_strtod_r+0x92e>
  40a38e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40a392:	4293      	cmp	r3, r2
  40a394:	f240 8296 	bls.w	40a8c4 <_strtod_r+0xd84>
  40a398:	4b3e      	ldr	r3, [pc, #248]	; (40a494 <_strtod_r+0x954>)
  40a39a:	9303      	str	r3, [sp, #12]
  40a39c:	2300      	movs	r3, #0
  40a39e:	9307      	str	r3, [sp, #28]
  40a3a0:	f04f 33ff 	mov.w	r3, #4294967295
  40a3a4:	9302      	str	r3, [sp, #8]
  40a3a6:	e597      	b.n	409ed8 <_strtod_r+0x398>
  40a3a8:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40a3ac:	2901      	cmp	r1, #1
  40a3ae:	f000 8166 	beq.w	40a67e <_strtod_r+0xb3e>
  40a3b2:	4691      	mov	r9, r2
  40a3b4:	2300      	movs	r3, #0
  40a3b6:	930d      	str	r3, [sp, #52]	; 0x34
  40a3b8:	4b33      	ldr	r3, [pc, #204]	; (40a488 <_strtod_r+0x948>)
  40a3ba:	4d37      	ldr	r5, [pc, #220]	; (40a498 <_strtod_r+0x958>)
  40a3bc:	930f      	str	r3, [sp, #60]	; 0x3c
  40a3be:	2400      	movs	r4, #0
  40a3c0:	e66c      	b.n	40a09c <_strtod_r+0x55c>
  40a3c2:	a819      	add	r0, sp, #100	; 0x64
  40a3c4:	4935      	ldr	r1, [pc, #212]	; (40a49c <_strtod_r+0x95c>)
  40a3c6:	f004 fe79 	bl	40f0bc <__match>
  40a3ca:	2800      	cmp	r0, #0
  40a3cc:	f43f abfc 	beq.w	409bc8 <_strtod_r+0x88>
  40a3d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40a3d2:	781b      	ldrb	r3, [r3, #0]
  40a3d4:	2b28      	cmp	r3, #40	; 0x28
  40a3d6:	f000 82d5 	beq.w	40a984 <_strtod_r+0xe44>
  40a3da:	4b31      	ldr	r3, [pc, #196]	; (40a4a0 <_strtod_r+0x960>)
  40a3dc:	9303      	str	r3, [sp, #12]
  40a3de:	2300      	movs	r3, #0
  40a3e0:	9302      	str	r3, [sp, #8]
  40a3e2:	e52c      	b.n	409e3e <_strtod_r+0x2fe>
  40a3e4:	9a06      	ldr	r2, [sp, #24]
  40a3e6:	9201      	str	r2, [sp, #4]
  40a3e8:	ab1a      	add	r3, sp, #104	; 0x68
  40a3ea:	9300      	str	r3, [sp, #0]
  40a3ec:	4a2d      	ldr	r2, [pc, #180]	; (40a4a4 <_strtod_r+0x964>)
  40a3ee:	ab1b      	add	r3, sp, #108	; 0x6c
  40a3f0:	a919      	add	r1, sp, #100	; 0x64
  40a3f2:	4658      	mov	r0, fp
  40a3f4:	f004 fbda 	bl	40ebac <__gethex>
  40a3f8:	f010 0607 	ands.w	r6, r0, #7
  40a3fc:	4605      	mov	r5, r0
  40a3fe:	f43f ac97 	beq.w	409d30 <_strtod_r+0x1f0>
  40a402:	2e06      	cmp	r6, #6
  40a404:	f040 8183 	bne.w	40a70e <_strtod_r+0xbce>
  40a408:	1c63      	adds	r3, r4, #1
  40a40a:	9319      	str	r3, [sp, #100]	; 0x64
  40a40c:	2300      	movs	r3, #0
  40a40e:	f04f 0900 	mov.w	r9, #0
  40a412:	f04f 0a00 	mov.w	sl, #0
  40a416:	9306      	str	r3, [sp, #24]
  40a418:	e48e      	b.n	409d38 <_strtod_r+0x1f8>
  40a41a:	f1a9 7354 	sub.w	r3, r9, #55574528	; 0x3500000
  40a41e:	9303      	str	r3, [sp, #12]
  40a420:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a424:	4610      	mov	r0, r2
  40a426:	4619      	mov	r1, r3
  40a428:	f005 fb86 	bl	40fb38 <__ulp>
  40a42c:	4602      	mov	r2, r0
  40a42e:	460b      	mov	r3, r1
  40a430:	4620      	mov	r0, r4
  40a432:	4629      	mov	r1, r5
  40a434:	f7fd fafc 	bl	407a30 <__aeabi_dmul>
  40a438:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a43c:	f7fd f946 	bl	4076cc <__adddf3>
  40a440:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a444:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a448:	0d1b      	lsrs	r3, r3, #20
  40a44a:	4a17      	ldr	r2, [pc, #92]	; (40a4a8 <_strtod_r+0x968>)
  40a44c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40a450:	051b      	lsls	r3, r3, #20
  40a452:	4293      	cmp	r3, r2
  40a454:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40a458:	f240 80e6 	bls.w	40a628 <_strtod_r+0xae8>
  40a45c:	4b0d      	ldr	r3, [pc, #52]	; (40a494 <_strtod_r+0x954>)
  40a45e:	4299      	cmp	r1, r3
  40a460:	d028      	beq.n	40a4b4 <_strtod_r+0x974>
  40a462:	4b0c      	ldr	r3, [pc, #48]	; (40a494 <_strtod_r+0x954>)
  40a464:	9303      	str	r3, [sp, #12]
  40a466:	f04f 33ff 	mov.w	r3, #4294967295
  40a46a:	9302      	str	r3, [sp, #8]
  40a46c:	e65e      	b.n	40a12c <_strtod_r+0x5ec>
  40a46e:	4b0f      	ldr	r3, [pc, #60]	; (40a4ac <_strtod_r+0x96c>)
  40a470:	9303      	str	r3, [sp, #12]
  40a472:	2200      	movs	r2, #0
  40a474:	2322      	movs	r3, #34	; 0x22
  40a476:	9202      	str	r2, [sp, #8]
  40a478:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40a47c:	f8cb 3000 	str.w	r3, [fp]
  40a480:	e45a      	b.n	409d38 <_strtod_r+0x1f8>
  40a482:	bf00      	nop
  40a484:	fffffbe2 	.word	0xfffffbe2
  40a488:	3ff00000 	.word	0x3ff00000
  40a48c:	3fe00000 	.word	0x3fe00000
  40a490:	7ca00000 	.word	0x7ca00000
  40a494:	7fefffff 	.word	0x7fefffff
  40a498:	bff00000 	.word	0xbff00000
  40a49c:	004128fc 	.word	0x004128fc
  40a4a0:	fff80000 	.word	0xfff80000
  40a4a4:	00412928 	.word	0x00412928
  40a4a8:	7c9fffff 	.word	0x7c9fffff
  40a4ac:	7ff00000 	.word	0x7ff00000
  40a4b0:	00412ca8 	.word	0x00412ca8
  40a4b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a4b6:	3301      	adds	r3, #1
  40a4b8:	d1d3      	bne.n	40a462 <_strtod_r+0x922>
  40a4ba:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a4be:	981a      	ldr	r0, [sp, #104]	; 0x68
  40a4c0:	4bb1      	ldr	r3, [pc, #708]	; (40a788 <_strtod_r+0xc48>)
  40a4c2:	9303      	str	r3, [sp, #12]
  40a4c4:	2200      	movs	r2, #0
  40a4c6:	9202      	str	r2, [sp, #8]
  40a4c8:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40a4cc:	2322      	movs	r3, #34	; 0x22
  40a4ce:	f8cb 3000 	str.w	r3, [fp]
  40a4d2:	4601      	mov	r1, r0
  40a4d4:	4658      	mov	r0, fp
  40a4d6:	f005 f857 	bl	40f588 <_Bfree>
  40a4da:	4641      	mov	r1, r8
  40a4dc:	4658      	mov	r0, fp
  40a4de:	f005 f853 	bl	40f588 <_Bfree>
  40a4e2:	4639      	mov	r1, r7
  40a4e4:	4658      	mov	r0, fp
  40a4e6:	f005 f84f 	bl	40f588 <_Bfree>
  40a4ea:	990e      	ldr	r1, [sp, #56]	; 0x38
  40a4ec:	4658      	mov	r0, fp
  40a4ee:	f005 f84b 	bl	40f588 <_Bfree>
  40a4f2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a4f4:	4658      	mov	r0, fp
  40a4f6:	f005 f847 	bl	40f588 <_Bfree>
  40a4fa:	e41d      	b.n	409d38 <_strtod_r+0x1f8>
  40a4fc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40a4fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40a500:	4630      	mov	r0, r6
  40a502:	4629      	mov	r1, r5
  40a504:	f006 f900 	bl	410708 <__aeabi_d2iz>
  40a508:	f7fd fa2c 	bl	407964 <__aeabi_i2d>
  40a50c:	460b      	mov	r3, r1
  40a50e:	4602      	mov	r2, r0
  40a510:	4629      	mov	r1, r5
  40a512:	4630      	mov	r0, r6
  40a514:	f7fd f8d8 	bl	4076c8 <__aeabi_dsub>
  40a518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a51a:	4605      	mov	r5, r0
  40a51c:	460e      	mov	r6, r1
  40a51e:	b993      	cbnz	r3, 40a546 <_strtod_r+0xa06>
  40a520:	9b02      	ldr	r3, [sp, #8]
  40a522:	b983      	cbnz	r3, 40a546 <_strtod_r+0xa06>
  40a524:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40a528:	b96c      	cbnz	r4, 40a546 <_strtod_r+0xa06>
  40a52a:	a391      	add	r3, pc, #580	; (adr r3, 40a770 <_strtod_r+0xc30>)
  40a52c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a530:	f7fd fcf0 	bl	407f14 <__aeabi_dcmplt>
  40a534:	2800      	cmp	r0, #0
  40a536:	f43f adf9 	beq.w	40a12c <_strtod_r+0x5ec>
  40a53a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a53e:	981a      	ldr	r0, [sp, #104]	; 0x68
  40a540:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40a544:	e7c5      	b.n	40a4d2 <_strtod_r+0x992>
  40a546:	a38c      	add	r3, pc, #560	; (adr r3, 40a778 <_strtod_r+0xc38>)
  40a548:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a54c:	4628      	mov	r0, r5
  40a54e:	4631      	mov	r1, r6
  40a550:	f7fd fce0 	bl	407f14 <__aeabi_dcmplt>
  40a554:	2800      	cmp	r0, #0
  40a556:	d1f0      	bne.n	40a53a <_strtod_r+0x9fa>
  40a558:	4628      	mov	r0, r5
  40a55a:	4631      	mov	r1, r6
  40a55c:	a388      	add	r3, pc, #544	; (adr r3, 40a780 <_strtod_r+0xc40>)
  40a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a562:	f7fd fcf5 	bl	407f50 <__aeabi_dcmpgt>
  40a566:	2800      	cmp	r0, #0
  40a568:	f43f ade0 	beq.w	40a12c <_strtod_r+0x5ec>
  40a56c:	e7e5      	b.n	40a53a <_strtod_r+0x9fa>
  40a56e:	f43f acb1 	beq.w	409ed4 <_strtod_r+0x394>
  40a572:	f1ca 0600 	rsb	r6, sl, #0
  40a576:	f016 020f 	ands.w	r2, r6, #15
  40a57a:	d00a      	beq.n	40a592 <_strtod_r+0xa52>
  40a57c:	4b83      	ldr	r3, [pc, #524]	; (40a78c <_strtod_r+0xc4c>)
  40a57e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a586:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a58a:	f7fd fb7b 	bl	407c84 <__aeabi_ddiv>
  40a58e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a592:	1136      	asrs	r6, r6, #4
  40a594:	f43f ac9e 	beq.w	409ed4 <_strtod_r+0x394>
  40a598:	2e1f      	cmp	r6, #31
  40a59a:	dc38      	bgt.n	40a60e <_strtod_r+0xace>
  40a59c:	f016 0310 	ands.w	r3, r6, #16
  40a5a0:	f000 81e0 	beq.w	40a964 <_strtod_r+0xe24>
  40a5a4:	236a      	movs	r3, #106	; 0x6a
  40a5a6:	2e00      	cmp	r6, #0
  40a5a8:	9307      	str	r3, [sp, #28]
  40a5aa:	dd13      	ble.n	40a5d4 <_strtod_r+0xa94>
  40a5ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a5b0:	4f77      	ldr	r7, [pc, #476]	; (40a790 <_strtod_r+0xc50>)
  40a5b2:	2300      	movs	r3, #0
  40a5b4:	07f2      	lsls	r2, r6, #31
  40a5b6:	d504      	bpl.n	40a5c2 <_strtod_r+0xa82>
  40a5b8:	e9d7 2300 	ldrd	r2, r3, [r7]
  40a5bc:	f7fd fa38 	bl	407a30 <__aeabi_dmul>
  40a5c0:	2301      	movs	r3, #1
  40a5c2:	1076      	asrs	r6, r6, #1
  40a5c4:	f107 0708 	add.w	r7, r7, #8
  40a5c8:	d1f4      	bne.n	40a5b4 <_strtod_r+0xa74>
  40a5ca:	2b00      	cmp	r3, #0
  40a5cc:	f040 81fc 	bne.w	40a9c8 <_strtod_r+0xe88>
  40a5d0:	9b07      	ldr	r3, [sp, #28]
  40a5d2:	b19b      	cbz	r3, 40a5fc <_strtod_r+0xabc>
  40a5d4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40a5d8:	f3c2 530a 	ubfx	r3, r2, #20, #11
  40a5dc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40a5e0:	2b00      	cmp	r3, #0
  40a5e2:	4611      	mov	r1, r2
  40a5e4:	dd0a      	ble.n	40a5fc <_strtod_r+0xabc>
  40a5e6:	2b1f      	cmp	r3, #31
  40a5e8:	f340 81c4 	ble.w	40a974 <_strtod_r+0xe34>
  40a5ec:	2200      	movs	r2, #0
  40a5ee:	2b34      	cmp	r3, #52	; 0x34
  40a5f0:	9202      	str	r2, [sp, #8]
  40a5f2:	f340 81ef 	ble.w	40a9d4 <_strtod_r+0xe94>
  40a5f6:	f04f 735c 	mov.w	r3, #57671680	; 0x3700000
  40a5fa:	9303      	str	r3, [sp, #12]
  40a5fc:	2200      	movs	r2, #0
  40a5fe:	2300      	movs	r3, #0
  40a600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a604:	f7fd fc7c 	bl	407f00 <__aeabi_dcmpeq>
  40a608:	2800      	cmp	r0, #0
  40a60a:	f43f ac65 	beq.w	409ed8 <_strtod_r+0x398>
  40a60e:	2322      	movs	r3, #34	; 0x22
  40a610:	f8cb 3000 	str.w	r3, [fp]
  40a614:	f04f 0900 	mov.w	r9, #0
  40a618:	f04f 0a00 	mov.w	sl, #0
  40a61c:	f7ff bb8c 	b.w	409d38 <_strtod_r+0x1f8>
  40a620:	f644 631f 	movw	r3, #19999	; 0x4e1f
  40a624:	f7ff bbeb 	b.w	409dfe <_strtod_r+0x2be>
  40a628:	9b03      	ldr	r3, [sp, #12]
  40a62a:	f103 7454 	add.w	r4, r3, #55574528	; 0x3500000
  40a62e:	9403      	str	r4, [sp, #12]
  40a630:	e575      	b.n	40a11e <_strtod_r+0x5de>
  40a632:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a634:	f1c9 0325 	rsb	r3, r9, #37	; 0x25
  40a638:	429e      	cmp	r6, r3
  40a63a:	f73f ac31 	bgt.w	409ea0 <_strtod_r+0x360>
  40a63e:	4c53      	ldr	r4, [pc, #332]	; (40a78c <_strtod_r+0xc4c>)
  40a640:	f1c9 090f 	rsb	r9, r9, #15
  40a644:	eb04 01c9 	add.w	r1, r4, r9, lsl #3
  40a648:	ebc9 0906 	rsb	r9, r9, r6
  40a64c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a650:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
  40a654:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a658:	f7fd f9ea 	bl	407a30 <__aeabi_dmul>
  40a65c:	e9d4 2300 	ldrd	r2, r3, [r4]
  40a660:	f7fd f9e6 	bl	407a30 <__aeabi_dmul>
  40a664:	4681      	mov	r9, r0
  40a666:	468a      	mov	sl, r1
  40a668:	f7ff bb66 	b.w	409d38 <_strtod_r+0x1f8>
  40a66c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a66e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a670:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40a674:	e53d      	b.n	40a0f2 <_strtod_r+0x5b2>
  40a676:	4a47      	ldr	r2, [pc, #284]	; (40a794 <_strtod_r+0xc54>)
  40a678:	920f      	str	r2, [sp, #60]	; 0x3c
  40a67a:	900d      	str	r0, [sp, #52]	; 0x34
  40a67c:	e52f      	b.n	40a0de <_strtod_r+0x59e>
  40a67e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40a682:	4691      	mov	r9, r2
  40a684:	2a00      	cmp	r2, #0
  40a686:	f47f ae95 	bne.w	40a3b4 <_strtod_r+0x874>
  40a68a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a68e:	2322      	movs	r3, #34	; 0x22
  40a690:	f8cb 3000 	str.w	r3, [fp]
  40a694:	981a      	ldr	r0, [sp, #104]	; 0x68
  40a696:	f04f 0900 	mov.w	r9, #0
  40a69a:	f04f 0a00 	mov.w	sl, #0
  40a69e:	e718      	b.n	40a4d2 <_strtod_r+0x992>
  40a6a0:	2a01      	cmp	r2, #1
  40a6a2:	4494      	add	ip, r2
  40a6a4:	bf18      	it	ne
  40a6a6:	4448      	addne	r0, r9
  40a6a8:	d103      	bne.n	40a6b2 <_strtod_r+0xb72>
  40a6aa:	e188      	b.n	40a9be <_strtod_r+0xe7e>
  40a6ac:	0055      	lsls	r5, r2, #1
  40a6ae:	4581      	cmp	r9, r0
  40a6b0:	d00f      	beq.n	40a6d2 <_strtod_r+0xb92>
  40a6b2:	f109 0901 	add.w	r9, r9, #1
  40a6b6:	f109 32ff 	add.w	r2, r9, #4294967295
  40a6ba:	2a08      	cmp	r2, #8
  40a6bc:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40a6c0:	ddf4      	ble.n	40a6ac <_strtod_r+0xb6c>
  40a6c2:	f1b9 0f10 	cmp.w	r9, #16
  40a6c6:	bfdc      	itt	le
  40a6c8:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40a6cc:	ea4f 0848 	movle.w	r8, r8, lsl #1
  40a6d0:	e7ed      	b.n	40a6ae <_strtod_r+0xb6e>
  40a6d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40a6d4:	f109 0901 	add.w	r9, r9, #1
  40a6d8:	2808      	cmp	r0, #8
  40a6da:	dd12      	ble.n	40a702 <_strtod_r+0xbc2>
  40a6dc:	f1b9 0f10 	cmp.w	r9, #16
  40a6e0:	bfd8      	it	le
  40a6e2:	eb08 0888 	addle.w	r8, r8, r8, lsl #2
  40a6e6:	f04f 0000 	mov.w	r0, #0
  40a6ea:	bfd8      	it	le
  40a6ec:	eb03 0848 	addle.w	r8, r3, r8, lsl #1
  40a6f0:	e5ab      	b.n	40a24a <_strtod_r+0x70a>
  40a6f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40a6f4:	9308      	str	r3, [sp, #32]
  40a6f6:	3f30      	subs	r7, #48	; 0x30
  40a6f8:	f100 0c01 	add.w	ip, r0, #1
  40a6fc:	461a      	mov	r2, r3
  40a6fe:	f04f 0901 	mov.w	r9, #1
  40a702:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40a706:	eb07 0545 	add.w	r5, r7, r5, lsl #1
  40a70a:	2000      	movs	r0, #0
  40a70c:	e59d      	b.n	40a24a <_strtod_r+0x70a>
  40a70e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40a710:	b13a      	cbz	r2, 40a722 <_strtod_r+0xbe2>
  40a712:	2135      	movs	r1, #53	; 0x35
  40a714:	a81c      	add	r0, sp, #112	; 0x70
  40a716:	f005 fb21 	bl	40fd5c <__copybits>
  40a71a:	4658      	mov	r0, fp
  40a71c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40a71e:	f004 ff33 	bl	40f588 <_Bfree>
  40a722:	2e06      	cmp	r6, #6
  40a724:	d80b      	bhi.n	40a73e <_strtod_r+0xbfe>
  40a726:	e8df f006 	tbb	[pc, r6]
  40a72a:	371d      	.short	0x371d
  40a72c:	37041318 	.word	0x37041318
  40a730:	1d          	.byte	0x1d
  40a731:	00          	.byte	0x00
  40a732:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40a736:	9303      	str	r3, [sp, #12]
  40a738:	f04f 33ff 	mov.w	r3, #4294967295
  40a73c:	9302      	str	r3, [sp, #8]
  40a73e:	0729      	lsls	r1, r5, #28
  40a740:	f57f ab7d 	bpl.w	409e3e <_strtod_r+0x2fe>
  40a744:	9b03      	ldr	r3, [sp, #12]
  40a746:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a74a:	9303      	str	r3, [sp, #12]
  40a74c:	f7ff bb77 	b.w	409e3e <_strtod_r+0x2fe>
  40a750:	4b0d      	ldr	r3, [pc, #52]	; (40a788 <_strtod_r+0xc48>)
  40a752:	9303      	str	r3, [sp, #12]
  40a754:	2300      	movs	r3, #0
  40a756:	9302      	str	r3, [sp, #8]
  40a758:	e7f1      	b.n	40a73e <_strtod_r+0xbfe>
  40a75a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40a75c:	9302      	str	r3, [sp, #8]
  40a75e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a760:	9303      	str	r3, [sp, #12]
  40a762:	e7ec      	b.n	40a73e <_strtod_r+0xbfe>
  40a764:	2300      	movs	r3, #0
  40a766:	9303      	str	r3, [sp, #12]
  40a768:	9302      	str	r3, [sp, #8]
  40a76a:	e7e8      	b.n	40a73e <_strtod_r+0xbfe>
  40a76c:	f3af 8000 	nop.w
  40a770:	94a03595 	.word	0x94a03595
  40a774:	3fcfffff 	.word	0x3fcfffff
  40a778:	94a03595 	.word	0x94a03595
  40a77c:	3fdfffff 	.word	0x3fdfffff
  40a780:	35afe535 	.word	0x35afe535
  40a784:	3fe00000 	.word	0x3fe00000
  40a788:	7ff00000 	.word	0x7ff00000
  40a78c:	00412be0 	.word	0x00412be0
  40a790:	00412900 	.word	0x00412900
  40a794:	3ff00000 	.word	0x3ff00000
  40a798:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40a79a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a79c:	991c      	ldr	r1, [sp, #112]	; 0x70
  40a79e:	9102      	str	r1, [sp, #8]
  40a7a0:	f202 4233 	addw	r2, r2, #1075	; 0x433
  40a7a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40a7a8:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  40a7ac:	9303      	str	r3, [sp, #12]
  40a7ae:	e7c6      	b.n	40a73e <_strtod_r+0xbfe>
  40a7b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a7b2:	f112 0316 	adds.w	r3, r2, #22
  40a7b6:	f6ff ab73 	blt.w	409ea0 <_strtod_r+0x360>
  40a7ba:	4b8c      	ldr	r3, [pc, #560]	; (40a9ec <_strtod_r+0xeac>)
  40a7bc:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
  40a7c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a7c8:	f7fd fa5c 	bl	407c84 <__aeabi_ddiv>
  40a7cc:	4681      	mov	r9, r0
  40a7ce:	468a      	mov	sl, r1
  40a7d0:	f7ff bab2 	b.w	409d38 <_strtod_r+0x1f8>
  40a7d4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a7d8:	e672      	b.n	40a4c0 <_strtod_r+0x980>
  40a7da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40a7dc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a7e0:	4655      	mov	r5, sl
  40a7e2:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40a7e6:	bb7e      	cbnz	r6, 40a848 <_strtod_r+0xd08>
  40a7e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a7ec:	bb60      	cbnz	r0, 40a848 <_strtod_r+0xd08>
  40a7ee:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40a7f2:	460c      	mov	r4, r1
  40a7f4:	bb43      	cbnz	r3, 40a848 <_strtod_r+0xd08>
  40a7f6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a7fa:	0d1b      	lsrs	r3, r3, #20
  40a7fc:	051b      	lsls	r3, r3, #20
  40a7fe:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40a802:	d921      	bls.n	40a848 <_strtod_r+0xd08>
  40a804:	696b      	ldr	r3, [r5, #20]
  40a806:	b913      	cbnz	r3, 40a80e <_strtod_r+0xcce>
  40a808:	692b      	ldr	r3, [r5, #16]
  40a80a:	2b01      	cmp	r3, #1
  40a80c:	dd1c      	ble.n	40a848 <_strtod_r+0xd08>
  40a80e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a810:	2201      	movs	r2, #1
  40a812:	4658      	mov	r0, fp
  40a814:	f005 f88e 	bl	40f934 <__lshift>
  40a818:	4639      	mov	r1, r7
  40a81a:	900a      	str	r0, [sp, #40]	; 0x28
  40a81c:	f005 f8e2 	bl	40f9e4 <__mcmp>
  40a820:	2800      	cmp	r0, #0
  40a822:	dd11      	ble.n	40a848 <_strtod_r+0xd08>
  40a824:	9b07      	ldr	r3, [sp, #28]
  40a826:	2b00      	cmp	r3, #0
  40a828:	f040 80be 	bne.w	40a9a8 <_strtod_r+0xe68>
  40a82c:	4b70      	ldr	r3, [pc, #448]	; (40a9f0 <_strtod_r+0xeb0>)
  40a82e:	4023      	ands	r3, r4
  40a830:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40a834:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40a838:	ea6f 5303 	mvn.w	r3, r3, lsl #20
  40a83c:	9303      	str	r3, [sp, #12]
  40a83e:	f04f 33ff 	mov.w	r3, #4294967295
  40a842:	9302      	str	r3, [sp, #8]
  40a844:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40a848:	9b07      	ldr	r3, [sp, #28]
  40a84a:	b1bb      	cbz	r3, 40a87c <_strtod_r+0xd3c>
  40a84c:	4b69      	ldr	r3, [pc, #420]	; (40a9f4 <_strtod_r+0xeb4>)
  40a84e:	9315      	str	r3, [sp, #84]	; 0x54
  40a850:	2300      	movs	r3, #0
  40a852:	9314      	str	r3, [sp, #80]	; 0x50
  40a854:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40a858:	4648      	mov	r0, r9
  40a85a:	4651      	mov	r1, sl
  40a85c:	f7fd f8e8 	bl	407a30 <__aeabi_dmul>
  40a860:	4603      	mov	r3, r0
  40a862:	460c      	mov	r4, r1
  40a864:	4681      	mov	r9, r0
  40a866:	468a      	mov	sl, r1
  40a868:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40a86c:	b931      	cbnz	r1, 40a87c <_strtod_r+0xd3c>
  40a86e:	9b02      	ldr	r3, [sp, #8]
  40a870:	b923      	cbnz	r3, 40a87c <_strtod_r+0xd3c>
  40a872:	2322      	movs	r3, #34	; 0x22
  40a874:	981a      	ldr	r0, [sp, #104]	; 0x68
  40a876:	f8cb 3000 	str.w	r3, [fp]
  40a87a:	e62a      	b.n	40a4d2 <_strtod_r+0x992>
  40a87c:	981a      	ldr	r0, [sp, #104]	; 0x68
  40a87e:	e628      	b.n	40a4d2 <_strtod_r+0x992>
  40a880:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40a882:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40a886:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
  40a88a:	b34e      	cbz	r6, 40a8e0 <_strtod_r+0xda0>
  40a88c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40a890:	4b59      	ldr	r3, [pc, #356]	; (40a9f8 <_strtod_r+0xeb8>)
  40a892:	f3c5 0113 	ubfx	r1, r5, #0, #20
  40a896:	4299      	cmp	r1, r3
  40a898:	462a      	mov	r2, r5
  40a89a:	d045      	beq.n	40a928 <_strtod_r+0xde8>
  40a89c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a89e:	b34b      	cbz	r3, 40a8f4 <_strtod_r+0xdb4>
  40a8a0:	9a03      	ldr	r2, [sp, #12]
  40a8a2:	4213      	tst	r3, r2
  40a8a4:	d0d0      	beq.n	40a848 <_strtod_r+0xd08>
  40a8a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40a8aa:	9a07      	ldr	r2, [sp, #28]
  40a8ac:	b356      	cbz	r6, 40a904 <_strtod_r+0xdc4>
  40a8ae:	f7ff f925 	bl	409afc <sulp>
  40a8b2:	4602      	mov	r2, r0
  40a8b4:	460b      	mov	r3, r1
  40a8b6:	4648      	mov	r0, r9
  40a8b8:	4651      	mov	r1, sl
  40a8ba:	f7fc ff07 	bl	4076cc <__adddf3>
  40a8be:	4681      	mov	r9, r0
  40a8c0:	468a      	mov	sl, r1
  40a8c2:	e7c1      	b.n	40a848 <_strtod_r+0xd08>
  40a8c4:	f101 7354 	add.w	r3, r1, #55574528	; 0x3500000
  40a8c8:	9303      	str	r3, [sp, #12]
  40a8ca:	f7ff bb03 	b.w	409ed4 <_strtod_r+0x394>
  40a8ce:	4b4b      	ldr	r3, [pc, #300]	; (40a9fc <_strtod_r+0xebc>)
  40a8d0:	4c4b      	ldr	r4, [pc, #300]	; (40aa00 <_strtod_r+0xec0>)
  40a8d2:	930f      	str	r3, [sp, #60]	; 0x3c
  40a8d4:	2300      	movs	r3, #0
  40a8d6:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
  40a8da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a8dc:	930d      	str	r3, [sp, #52]	; 0x34
  40a8de:	e4a3      	b.n	40a228 <_strtod_r+0x6e8>
  40a8e0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40a8e4:	f3c2 0313 	ubfx	r3, r2, #0, #20
  40a8e8:	4614      	mov	r4, r2
  40a8ea:	2b00      	cmp	r3, #0
  40a8ec:	d1d6      	bne.n	40a89c <_strtod_r+0xd5c>
  40a8ee:	2900      	cmp	r1, #0
  40a8f0:	d1d4      	bne.n	40a89c <_strtod_r+0xd5c>
  40a8f2:	e797      	b.n	40a824 <_strtod_r+0xce4>
  40a8f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40a8f6:	9a02      	ldr	r2, [sp, #8]
  40a8f8:	4213      	tst	r3, r2
  40a8fa:	d0a5      	beq.n	40a848 <_strtod_r+0xd08>
  40a8fc:	e7d3      	b.n	40a8a6 <_strtod_r+0xd66>
  40a8fe:	f04f 0800 	mov.w	r8, #0
  40a902:	e52f      	b.n	40a364 <_strtod_r+0x824>
  40a904:	f7ff f8fa 	bl	409afc <sulp>
  40a908:	4602      	mov	r2, r0
  40a90a:	460b      	mov	r3, r1
  40a90c:	4648      	mov	r0, r9
  40a90e:	4651      	mov	r1, sl
  40a910:	f7fc feda 	bl	4076c8 <__aeabi_dsub>
  40a914:	2200      	movs	r2, #0
  40a916:	2300      	movs	r3, #0
  40a918:	4681      	mov	r9, r0
  40a91a:	468a      	mov	sl, r1
  40a91c:	f7fd faf0 	bl	407f00 <__aeabi_dcmpeq>
  40a920:	2800      	cmp	r0, #0
  40a922:	f47f aeb4 	bne.w	40a68e <_strtod_r+0xb4e>
  40a926:	e78f      	b.n	40a848 <_strtod_r+0xd08>
  40a928:	9b07      	ldr	r3, [sp, #28]
  40a92a:	9902      	ldr	r1, [sp, #8]
  40a92c:	b1fb      	cbz	r3, 40a96e <_strtod_r+0xe2e>
  40a92e:	4b30      	ldr	r3, [pc, #192]	; (40a9f0 <_strtod_r+0xeb0>)
  40a930:	402b      	ands	r3, r5
  40a932:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40a936:	d81a      	bhi.n	40a96e <_strtod_r+0xe2e>
  40a938:	0d1b      	lsrs	r3, r3, #20
  40a93a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40a93e:	f04f 30ff 	mov.w	r0, #4294967295
  40a942:	fa00 f303 	lsl.w	r3, r0, r3
  40a946:	428b      	cmp	r3, r1
  40a948:	d1a8      	bne.n	40a89c <_strtod_r+0xd5c>
  40a94a:	492e      	ldr	r1, [pc, #184]	; (40aa04 <_strtod_r+0xec4>)
  40a94c:	428a      	cmp	r2, r1
  40a94e:	d03e      	beq.n	40a9ce <_strtod_r+0xe8e>
  40a950:	4b27      	ldr	r3, [pc, #156]	; (40a9f0 <_strtod_r+0xeb0>)
  40a952:	4013      	ands	r3, r2
  40a954:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40a958:	9303      	str	r3, [sp, #12]
  40a95a:	2300      	movs	r3, #0
  40a95c:	9302      	str	r3, [sp, #8]
  40a95e:	e9dd 9a02 	ldrd	r9, sl, [sp, #8]
  40a962:	e771      	b.n	40a848 <_strtod_r+0xd08>
  40a964:	2e00      	cmp	r6, #0
  40a966:	9307      	str	r3, [sp, #28]
  40a968:	f73f ae20 	bgt.w	40a5ac <_strtod_r+0xa6c>
  40a96c:	e646      	b.n	40a5fc <_strtod_r+0xabc>
  40a96e:	f04f 33ff 	mov.w	r3, #4294967295
  40a972:	e7e8      	b.n	40a946 <_strtod_r+0xe06>
  40a974:	f04f 32ff 	mov.w	r2, #4294967295
  40a978:	fa02 f303 	lsl.w	r3, r2, r3
  40a97c:	9a02      	ldr	r2, [sp, #8]
  40a97e:	401a      	ands	r2, r3
  40a980:	9202      	str	r2, [sp, #8]
  40a982:	e63b      	b.n	40a5fc <_strtod_r+0xabc>
  40a984:	a819      	add	r0, sp, #100	; 0x64
  40a986:	aa1c      	add	r2, sp, #112	; 0x70
  40a988:	491f      	ldr	r1, [pc, #124]	; (40aa08 <_strtod_r+0xec8>)
  40a98a:	f004 fbaf 	bl	40f0ec <__hexnan>
  40a98e:	2805      	cmp	r0, #5
  40a990:	f47f ad23 	bne.w	40a3da <_strtod_r+0x89a>
  40a994:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a996:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40a99a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
  40a99e:	9303      	str	r3, [sp, #12]
  40a9a0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40a9a2:	9302      	str	r3, [sp, #8]
  40a9a4:	f7ff ba4b 	b.w	409e3e <_strtod_r+0x2fe>
  40a9a8:	4b11      	ldr	r3, [pc, #68]	; (40a9f0 <_strtod_r+0xeb0>)
  40a9aa:	4023      	ands	r3, r4
  40a9ac:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40a9b0:	f73f af3e 	bgt.w	40a830 <_strtod_r+0xcf0>
  40a9b4:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40a9b8:	f73f af48 	bgt.w	40a84c <_strtod_r+0xd0c>
  40a9bc:	e667      	b.n	40a68e <_strtod_r+0xb4e>
  40a9be:	4648      	mov	r0, r9
  40a9c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40a9c2:	f109 0901 	add.w	r9, r9, #1
  40a9c6:	e687      	b.n	40a6d8 <_strtod_r+0xb98>
  40a9c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a9cc:	e600      	b.n	40a5d0 <_strtod_r+0xa90>
  40a9ce:	3301      	adds	r3, #1
  40a9d0:	d1be      	bne.n	40a950 <_strtod_r+0xe10>
  40a9d2:	e574      	b.n	40a4be <_strtod_r+0x97e>
  40a9d4:	3b20      	subs	r3, #32
  40a9d6:	f04f 32ff 	mov.w	r2, #4294967295
  40a9da:	fa02 f303 	lsl.w	r3, r2, r3
  40a9de:	400b      	ands	r3, r1
  40a9e0:	9303      	str	r3, [sp, #12]
  40a9e2:	e60b      	b.n	40a5fc <_strtod_r+0xabc>
  40a9e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a9e8:	e4bc      	b.n	40a364 <_strtod_r+0x824>
  40a9ea:	bf00      	nop
  40a9ec:	00412be0 	.word	0x00412be0
  40a9f0:	7ff00000 	.word	0x7ff00000
  40a9f4:	39500000 	.word	0x39500000
  40a9f8:	000fffff 	.word	0x000fffff
  40a9fc:	3fe00000 	.word	0x3fe00000
  40aa00:	bfe00000 	.word	0xbfe00000
  40aa04:	7fefffff 	.word	0x7fefffff
  40aa08:	004128dc 	.word	0x004128dc

0040aa0c <strtof>:
  40aa0c:	b538      	push	{r3, r4, r5, lr}
  40aa0e:	4b0b      	ldr	r3, [pc, #44]	; (40aa3c <strtof+0x30>)
  40aa10:	460a      	mov	r2, r1
  40aa12:	4601      	mov	r1, r0
  40aa14:	6818      	ldr	r0, [r3, #0]
  40aa16:	f7ff f893 	bl	409b40 <_strtod_r>
  40aa1a:	4602      	mov	r2, r0
  40aa1c:	460b      	mov	r3, r1
  40aa1e:	4604      	mov	r4, r0
  40aa20:	460d      	mov	r5, r1
  40aa22:	f7fd fa9f 	bl	407f64 <__aeabi_dcmpun>
  40aa26:	b920      	cbnz	r0, 40aa32 <strtof+0x26>
  40aa28:	4620      	mov	r0, r4
  40aa2a:	4629      	mov	r1, r5
  40aa2c:	f7fd fad0 	bl	407fd0 <__aeabi_d2f>
  40aa30:	bd38      	pop	{r3, r4, r5, pc}
  40aa32:	2000      	movs	r0, #0
  40aa34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40aa38:	f005 bbd2 	b.w	4101e0 <nanf>
  40aa3c:	20000458 	.word	0x20000458

0040aa40 <strtok>:
  40aa40:	4b02      	ldr	r3, [pc, #8]	; (40aa4c <strtok+0xc>)
  40aa42:	681a      	ldr	r2, [r3, #0]
  40aa44:	2301      	movs	r3, #1
  40aa46:	325c      	adds	r2, #92	; 0x5c
  40aa48:	f000 b802 	b.w	40aa50 <__strtok_r>
  40aa4c:	20000458 	.word	0x20000458

0040aa50 <__strtok_r>:
  40aa50:	b4f0      	push	{r4, r5, r6, r7}
  40aa52:	b320      	cbz	r0, 40aa9e <__strtok_r+0x4e>
  40aa54:	4607      	mov	r7, r0
  40aa56:	460d      	mov	r5, r1
  40aa58:	f817 6b01 	ldrb.w	r6, [r7], #1
  40aa5c:	e001      	b.n	40aa62 <__strtok_r+0x12>
  40aa5e:	42a6      	cmp	r6, r4
  40aa60:	d016      	beq.n	40aa90 <__strtok_r+0x40>
  40aa62:	f815 4b01 	ldrb.w	r4, [r5], #1
  40aa66:	2c00      	cmp	r4, #0
  40aa68:	d1f9      	bne.n	40aa5e <__strtok_r+0xe>
  40aa6a:	b1ee      	cbz	r6, 40aaa8 <__strtok_r+0x58>
  40aa6c:	463e      	mov	r6, r7
  40aa6e:	460c      	mov	r4, r1
  40aa70:	f816 5b01 	ldrb.w	r5, [r6], #1
  40aa74:	e000      	b.n	40aa78 <__strtok_r+0x28>
  40aa76:	b173      	cbz	r3, 40aa96 <__strtok_r+0x46>
  40aa78:	f814 3b01 	ldrb.w	r3, [r4], #1
  40aa7c:	429d      	cmp	r5, r3
  40aa7e:	d1fa      	bne.n	40aa76 <__strtok_r+0x26>
  40aa80:	b15d      	cbz	r5, 40aa9a <__strtok_r+0x4a>
  40aa82:	2300      	movs	r3, #0
  40aa84:	703b      	strb	r3, [r7, #0]
  40aa86:	6016      	str	r6, [r2, #0]
  40aa88:	4606      	mov	r6, r0
  40aa8a:	4630      	mov	r0, r6
  40aa8c:	bcf0      	pop	{r4, r5, r6, r7}
  40aa8e:	4770      	bx	lr
  40aa90:	b163      	cbz	r3, 40aaac <__strtok_r+0x5c>
  40aa92:	4638      	mov	r0, r7
  40aa94:	e7de      	b.n	40aa54 <__strtok_r+0x4>
  40aa96:	4637      	mov	r7, r6
  40aa98:	e7e8      	b.n	40aa6c <__strtok_r+0x1c>
  40aa9a:	462e      	mov	r6, r5
  40aa9c:	e7f3      	b.n	40aa86 <__strtok_r+0x36>
  40aa9e:	6810      	ldr	r0, [r2, #0]
  40aaa0:	2800      	cmp	r0, #0
  40aaa2:	d1d7      	bne.n	40aa54 <__strtok_r+0x4>
  40aaa4:	4606      	mov	r6, r0
  40aaa6:	e7f0      	b.n	40aa8a <__strtok_r+0x3a>
  40aaa8:	6016      	str	r6, [r2, #0]
  40aaaa:	e7ee      	b.n	40aa8a <__strtok_r+0x3a>
  40aaac:	6017      	str	r7, [r2, #0]
  40aaae:	4606      	mov	r6, r0
  40aab0:	7003      	strb	r3, [r0, #0]
  40aab2:	e7ea      	b.n	40aa8a <__strtok_r+0x3a>

0040aab4 <_strtol_r>:
  40aab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aab8:	4c47      	ldr	r4, [pc, #284]	; (40abd8 <_strtol_r+0x124>)
  40aaba:	4683      	mov	fp, r0
  40aabc:	460e      	mov	r6, r1
  40aabe:	f8d4 e000 	ldr.w	lr, [r4]
  40aac2:	e000      	b.n	40aac6 <_strtol_r+0x12>
  40aac4:	4626      	mov	r6, r4
  40aac6:	4634      	mov	r4, r6
  40aac8:	f814 5b01 	ldrb.w	r5, [r4], #1
  40aacc:	eb0e 0005 	add.w	r0, lr, r5
  40aad0:	7840      	ldrb	r0, [r0, #1]
  40aad2:	f000 0008 	and.w	r0, r0, #8
  40aad6:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  40aada:	2800      	cmp	r0, #0
  40aadc:	d1f2      	bne.n	40aac4 <_strtol_r+0x10>
  40aade:	2d2d      	cmp	r5, #45	; 0x2d
  40aae0:	d05c      	beq.n	40ab9c <_strtol_r+0xe8>
  40aae2:	2d2b      	cmp	r5, #43	; 0x2b
  40aae4:	bf04      	itt	eq
  40aae6:	7875      	ldrbeq	r5, [r6, #1]
  40aae8:	1cb4      	addeq	r4, r6, #2
  40aaea:	2b00      	cmp	r3, #0
  40aaec:	d03e      	beq.n	40ab6c <_strtol_r+0xb8>
  40aaee:	2b10      	cmp	r3, #16
  40aaf0:	d060      	beq.n	40abb4 <_strtol_r+0x100>
  40aaf2:	469a      	mov	sl, r3
  40aaf4:	f1b8 0f00 	cmp.w	r8, #0
  40aaf8:	bf0c      	ite	eq
  40aafa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40aafe:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40ab02:	2700      	movs	r7, #0
  40ab04:	fbb0 f9fa 	udiv	r9, r0, sl
  40ab08:	46bc      	mov	ip, r7
  40ab0a:	fb0a 0019 	mls	r0, sl, r9, r0
  40ab0e:	e00c      	b.n	40ab2a <_strtol_r+0x76>
  40ab10:	3d30      	subs	r5, #48	; 0x30
  40ab12:	42ab      	cmp	r3, r5
  40ab14:	dd19      	ble.n	40ab4a <_strtol_r+0x96>
  40ab16:	1c7e      	adds	r6, r7, #1
  40ab18:	d005      	beq.n	40ab26 <_strtol_r+0x72>
  40ab1a:	45cc      	cmp	ip, r9
  40ab1c:	d823      	bhi.n	40ab66 <_strtol_r+0xb2>
  40ab1e:	d020      	beq.n	40ab62 <_strtol_r+0xae>
  40ab20:	fb0a 5c0c 	mla	ip, sl, ip, r5
  40ab24:	2701      	movs	r7, #1
  40ab26:	f814 5b01 	ldrb.w	r5, [r4], #1
  40ab2a:	eb0e 0605 	add.w	r6, lr, r5
  40ab2e:	7876      	ldrb	r6, [r6, #1]
  40ab30:	f016 0f04 	tst.w	r6, #4
  40ab34:	d1ec      	bne.n	40ab10 <_strtol_r+0x5c>
  40ab36:	f016 0603 	ands.w	r6, r6, #3
  40ab3a:	d006      	beq.n	40ab4a <_strtol_r+0x96>
  40ab3c:	2e01      	cmp	r6, #1
  40ab3e:	bf14      	ite	ne
  40ab40:	2657      	movne	r6, #87	; 0x57
  40ab42:	2637      	moveq	r6, #55	; 0x37
  40ab44:	1bad      	subs	r5, r5, r6
  40ab46:	42ab      	cmp	r3, r5
  40ab48:	dce5      	bgt.n	40ab16 <_strtol_r+0x62>
  40ab4a:	1c7b      	adds	r3, r7, #1
  40ab4c:	d016      	beq.n	40ab7c <_strtol_r+0xc8>
  40ab4e:	f1b8 0f00 	cmp.w	r8, #0
  40ab52:	d110      	bne.n	40ab76 <_strtol_r+0xc2>
  40ab54:	4660      	mov	r0, ip
  40ab56:	2a00      	cmp	r2, #0
  40ab58:	d039      	beq.n	40abce <_strtol_r+0x11a>
  40ab5a:	b9df      	cbnz	r7, 40ab94 <_strtol_r+0xe0>
  40ab5c:	6011      	str	r1, [r2, #0]
  40ab5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab62:	4285      	cmp	r5, r0
  40ab64:	dddc      	ble.n	40ab20 <_strtol_r+0x6c>
  40ab66:	f04f 37ff 	mov.w	r7, #4294967295
  40ab6a:	e7dc      	b.n	40ab26 <_strtol_r+0x72>
  40ab6c:	2d30      	cmp	r5, #48	; 0x30
  40ab6e:	d01a      	beq.n	40aba6 <_strtol_r+0xf2>
  40ab70:	230a      	movs	r3, #10
  40ab72:	469a      	mov	sl, r3
  40ab74:	e7be      	b.n	40aaf4 <_strtol_r+0x40>
  40ab76:	f1cc 0c00 	rsb	ip, ip, #0
  40ab7a:	e7eb      	b.n	40ab54 <_strtol_r+0xa0>
  40ab7c:	f1b8 0f00 	cmp.w	r8, #0
  40ab80:	f04f 0322 	mov.w	r3, #34	; 0x22
  40ab84:	bf0c      	ite	eq
  40ab86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ab8a:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40ab8e:	f8cb 3000 	str.w	r3, [fp]
  40ab92:	b1f2      	cbz	r2, 40abd2 <_strtol_r+0x11e>
  40ab94:	1e61      	subs	r1, r4, #1
  40ab96:	6011      	str	r1, [r2, #0]
  40ab98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab9c:	1cb4      	adds	r4, r6, #2
  40ab9e:	7875      	ldrb	r5, [r6, #1]
  40aba0:	f04f 0801 	mov.w	r8, #1
  40aba4:	e7a1      	b.n	40aaea <_strtol_r+0x36>
  40aba6:	7823      	ldrb	r3, [r4, #0]
  40aba8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40abac:	2b58      	cmp	r3, #88	; 0x58
  40abae:	d008      	beq.n	40abc2 <_strtol_r+0x10e>
  40abb0:	2308      	movs	r3, #8
  40abb2:	e79e      	b.n	40aaf2 <_strtol_r+0x3e>
  40abb4:	2d30      	cmp	r5, #48	; 0x30
  40abb6:	d19c      	bne.n	40aaf2 <_strtol_r+0x3e>
  40abb8:	7820      	ldrb	r0, [r4, #0]
  40abba:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40abbe:	2858      	cmp	r0, #88	; 0x58
  40abc0:	d197      	bne.n	40aaf2 <_strtol_r+0x3e>
  40abc2:	f04f 0a10 	mov.w	sl, #16
  40abc6:	7865      	ldrb	r5, [r4, #1]
  40abc8:	4653      	mov	r3, sl
  40abca:	3402      	adds	r4, #2
  40abcc:	e792      	b.n	40aaf4 <_strtol_r+0x40>
  40abce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40abd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40abd6:	bf00      	nop
  40abd8:	2000086c 	.word	0x2000086c

0040abdc <strtol>:
  40abdc:	b410      	push	{r4}
  40abde:	4c04      	ldr	r4, [pc, #16]	; (40abf0 <strtol+0x14>)
  40abe0:	4613      	mov	r3, r2
  40abe2:	460a      	mov	r2, r1
  40abe4:	4601      	mov	r1, r0
  40abe6:	6820      	ldr	r0, [r4, #0]
  40abe8:	bc10      	pop	{r4}
  40abea:	f7ff bf63 	b.w	40aab4 <_strtol_r>
  40abee:	bf00      	nop
  40abf0:	20000458 	.word	0x20000458

0040abf4 <_svfprintf_r>:
  40abf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40abf8:	b0c1      	sub	sp, #260	; 0x104
  40abfa:	460c      	mov	r4, r1
  40abfc:	9109      	str	r1, [sp, #36]	; 0x24
  40abfe:	4615      	mov	r5, r2
  40ac00:	930e      	str	r3, [sp, #56]	; 0x38
  40ac02:	900a      	str	r0, [sp, #40]	; 0x28
  40ac04:	f004 fb3c 	bl	40f280 <_localeconv_r>
  40ac08:	6803      	ldr	r3, [r0, #0]
  40ac0a:	9317      	str	r3, [sp, #92]	; 0x5c
  40ac0c:	4618      	mov	r0, r3
  40ac0e:	f7fe fc17 	bl	409440 <strlen>
  40ac12:	89a3      	ldrh	r3, [r4, #12]
  40ac14:	9016      	str	r0, [sp, #88]	; 0x58
  40ac16:	061e      	lsls	r6, r3, #24
  40ac18:	d503      	bpl.n	40ac22 <_svfprintf_r+0x2e>
  40ac1a:	6923      	ldr	r3, [r4, #16]
  40ac1c:	2b00      	cmp	r3, #0
  40ac1e:	f001 8119 	beq.w	40be54 <_svfprintf_r+0x1260>
  40ac22:	2300      	movs	r3, #0
  40ac24:	461a      	mov	r2, r3
  40ac26:	9312      	str	r3, [sp, #72]	; 0x48
  40ac28:	9325      	str	r3, [sp, #148]	; 0x94
  40ac2a:	9324      	str	r3, [sp, #144]	; 0x90
  40ac2c:	9319      	str	r3, [sp, #100]	; 0x64
  40ac2e:	930b      	str	r3, [sp, #44]	; 0x2c
  40ac30:	f8df a464 	ldr.w	sl, [pc, #1124]	; 40b098 <_svfprintf_r+0x4a4>
  40ac34:	9214      	str	r2, [sp, #80]	; 0x50
  40ac36:	ab30      	add	r3, sp, #192	; 0xc0
  40ac38:	9323      	str	r3, [sp, #140]	; 0x8c
  40ac3a:	4699      	mov	r9, r3
  40ac3c:	9215      	str	r2, [sp, #84]	; 0x54
  40ac3e:	46a8      	mov	r8, r5
  40ac40:	f898 3000 	ldrb.w	r3, [r8]
  40ac44:	4644      	mov	r4, r8
  40ac46:	b1eb      	cbz	r3, 40ac84 <_svfprintf_r+0x90>
  40ac48:	2b25      	cmp	r3, #37	; 0x25
  40ac4a:	d102      	bne.n	40ac52 <_svfprintf_r+0x5e>
  40ac4c:	e01a      	b.n	40ac84 <_svfprintf_r+0x90>
  40ac4e:	2b25      	cmp	r3, #37	; 0x25
  40ac50:	d003      	beq.n	40ac5a <_svfprintf_r+0x66>
  40ac52:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40ac56:	2b00      	cmp	r3, #0
  40ac58:	d1f9      	bne.n	40ac4e <_svfprintf_r+0x5a>
  40ac5a:	ebc8 0504 	rsb	r5, r8, r4
  40ac5e:	b18d      	cbz	r5, 40ac84 <_svfprintf_r+0x90>
  40ac60:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ac62:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ac64:	f8c9 8000 	str.w	r8, [r9]
  40ac68:	3301      	adds	r3, #1
  40ac6a:	442a      	add	r2, r5
  40ac6c:	2b07      	cmp	r3, #7
  40ac6e:	f8c9 5004 	str.w	r5, [r9, #4]
  40ac72:	9225      	str	r2, [sp, #148]	; 0x94
  40ac74:	9324      	str	r3, [sp, #144]	; 0x90
  40ac76:	f300 80a6 	bgt.w	40adc6 <_svfprintf_r+0x1d2>
  40ac7a:	f109 0908 	add.w	r9, r9, #8
  40ac7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ac80:	442b      	add	r3, r5
  40ac82:	930b      	str	r3, [sp, #44]	; 0x2c
  40ac84:	7823      	ldrb	r3, [r4, #0]
  40ac86:	2b00      	cmp	r3, #0
  40ac88:	f000 80a6 	beq.w	40add8 <_svfprintf_r+0x1e4>
  40ac8c:	2300      	movs	r3, #0
  40ac8e:	461a      	mov	r2, r3
  40ac90:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40ac94:	4619      	mov	r1, r3
  40ac96:	930c      	str	r3, [sp, #48]	; 0x30
  40ac98:	9307      	str	r3, [sp, #28]
  40ac9a:	f04f 3bff 	mov.w	fp, #4294967295
  40ac9e:	7863      	ldrb	r3, [r4, #1]
  40aca0:	f104 0801 	add.w	r8, r4, #1
  40aca4:	465d      	mov	r5, fp
  40aca6:	f108 0801 	add.w	r8, r8, #1
  40acaa:	f1a3 0020 	sub.w	r0, r3, #32
  40acae:	2858      	cmp	r0, #88	; 0x58
  40acb0:	f200 8425 	bhi.w	40b4fe <_svfprintf_r+0x90a>
  40acb4:	e8df f010 	tbh	[pc, r0, lsl #1]
  40acb8:	04230388 	.word	0x04230388
  40acbc:	03900423 	.word	0x03900423
  40acc0:	04230423 	.word	0x04230423
  40acc4:	04230423 	.word	0x04230423
  40acc8:	04230423 	.word	0x04230423
  40accc:	03a50397 	.word	0x03a50397
  40acd0:	005d0423 	.word	0x005d0423
  40acd4:	042300e2 	.word	0x042300e2
  40acd8:	010500fe 	.word	0x010500fe
  40acdc:	01050105 	.word	0x01050105
  40ace0:	01050105 	.word	0x01050105
  40ace4:	01050105 	.word	0x01050105
  40ace8:	01050105 	.word	0x01050105
  40acec:	04230423 	.word	0x04230423
  40acf0:	04230423 	.word	0x04230423
  40acf4:	04230423 	.word	0x04230423
  40acf8:	04230423 	.word	0x04230423
  40acfc:	04230423 	.word	0x04230423
  40ad00:	02810115 	.word	0x02810115
  40ad04:	02810423 	.word	0x02810423
  40ad08:	04230423 	.word	0x04230423
  40ad0c:	04230423 	.word	0x04230423
  40ad10:	042302c6 	.word	0x042302c6
  40ad14:	02cd0423 	.word	0x02cd0423
  40ad18:	04230423 	.word	0x04230423
  40ad1c:	04230423 	.word	0x04230423
  40ad20:	02f70423 	.word	0x02f70423
  40ad24:	04230423 	.word	0x04230423
  40ad28:	04230325 	.word	0x04230325
  40ad2c:	04230423 	.word	0x04230423
  40ad30:	04230423 	.word	0x04230423
  40ad34:	04230423 	.word	0x04230423
  40ad38:	04230423 	.word	0x04230423
  40ad3c:	03660423 	.word	0x03660423
  40ad40:	02810379 	.word	0x02810379
  40ad44:	02810281 	.word	0x02810281
  40ad48:	03790381 	.word	0x03790381
  40ad4c:	04230423 	.word	0x04230423
  40ad50:	042303d1 	.word	0x042303d1
  40ad54:	00a303db 	.word	0x00a303db
  40ad58:	03ee0064 	.word	0x03ee0064
  40ad5c:	03f50423 	.word	0x03f50423
  40ad60:	03aa0423 	.word	0x03aa0423
  40ad64:	04230423 	.word	0x04230423
  40ad68:	03bc      	.short	0x03bc
  40ad6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ad6c:	930e      	str	r3, [sp, #56]	; 0x38
  40ad6e:	4240      	negs	r0, r0
  40ad70:	900c      	str	r0, [sp, #48]	; 0x30
  40ad72:	9b07      	ldr	r3, [sp, #28]
  40ad74:	f043 0304 	orr.w	r3, r3, #4
  40ad78:	9307      	str	r3, [sp, #28]
  40ad7a:	f898 3000 	ldrb.w	r3, [r8]
  40ad7e:	e792      	b.n	40aca6 <_svfprintf_r+0xb2>
  40ad80:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ad82:	46ab      	mov	fp, r5
  40ad84:	2100      	movs	r1, #0
  40ad86:	6804      	ldr	r4, [r0, #0]
  40ad88:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40ad8c:	1d07      	adds	r7, r0, #4
  40ad8e:	9807      	ldr	r0, [sp, #28]
  40ad90:	2330      	movs	r3, #48	; 0x30
  40ad92:	2278      	movs	r2, #120	; 0x78
  40ad94:	458b      	cmp	fp, r1
  40ad96:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40ad9a:	f04f 0500 	mov.w	r5, #0
  40ad9e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40ada2:	f040 0302 	orr.w	r3, r0, #2
  40ada6:	f2c0 83c7 	blt.w	40b538 <_svfprintf_r+0x944>
  40adaa:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  40adae:	f043 0302 	orr.w	r3, r3, #2
  40adb2:	9307      	str	r3, [sp, #28]
  40adb4:	ea54 0305 	orrs.w	r3, r4, r5
  40adb8:	970e      	str	r7, [sp, #56]	; 0x38
  40adba:	f000 8393 	beq.w	40b4e4 <_svfprintf_r+0x8f0>
  40adbe:	460f      	mov	r7, r1
  40adc0:	9211      	str	r2, [sp, #68]	; 0x44
  40adc2:	48b3      	ldr	r0, [pc, #716]	; (40b090 <_svfprintf_r+0x49c>)
  40adc4:	e2ce      	b.n	40b364 <_svfprintf_r+0x770>
  40adc6:	aa23      	add	r2, sp, #140	; 0x8c
  40adc8:	9909      	ldr	r1, [sp, #36]	; 0x24
  40adca:	980a      	ldr	r0, [sp, #40]	; 0x28
  40adcc:	f005 fa50 	bl	410270 <__ssprint_r>
  40add0:	b948      	cbnz	r0, 40ade6 <_svfprintf_r+0x1f2>
  40add2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40add6:	e752      	b.n	40ac7e <_svfprintf_r+0x8a>
  40add8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40adda:	b123      	cbz	r3, 40ade6 <_svfprintf_r+0x1f2>
  40addc:	980a      	ldr	r0, [sp, #40]	; 0x28
  40adde:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ade0:	aa23      	add	r2, sp, #140	; 0x8c
  40ade2:	f005 fa45 	bl	410270 <__ssprint_r>
  40ade6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ade8:	899b      	ldrh	r3, [r3, #12]
  40adea:	f013 0f40 	tst.w	r3, #64	; 0x40
  40adee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40adf0:	bf18      	it	ne
  40adf2:	f04f 33ff 	movne.w	r3, #4294967295
  40adf6:	4618      	mov	r0, r3
  40adf8:	b041      	add	sp, #260	; 0x104
  40adfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40adfe:	9311      	str	r3, [sp, #68]	; 0x44
  40ae00:	46ab      	mov	fp, r5
  40ae02:	2a00      	cmp	r2, #0
  40ae04:	f041 8223 	bne.w	40c24e <_svfprintf_r+0x165a>
  40ae08:	9a07      	ldr	r2, [sp, #28]
  40ae0a:	f012 0320 	ands.w	r3, r2, #32
  40ae0e:	f000 822e 	beq.w	40b26e <_svfprintf_r+0x67a>
  40ae12:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40ae14:	3707      	adds	r7, #7
  40ae16:	f027 0307 	bic.w	r3, r7, #7
  40ae1a:	2700      	movs	r7, #0
  40ae1c:	f103 0108 	add.w	r1, r3, #8
  40ae20:	45bb      	cmp	fp, r7
  40ae22:	910e      	str	r1, [sp, #56]	; 0x38
  40ae24:	e9d3 4500 	ldrd	r4, r5, [r3]
  40ae28:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40ae2c:	f2c0 8752 	blt.w	40bcd4 <_svfprintf_r+0x10e0>
  40ae30:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40ae34:	9307      	str	r3, [sp, #28]
  40ae36:	ea54 0305 	orrs.w	r3, r4, r5
  40ae3a:	f000 8375 	beq.w	40b528 <_svfprintf_r+0x934>
  40ae3e:	ae30      	add	r6, sp, #192	; 0xc0
  40ae40:	08e2      	lsrs	r2, r4, #3
  40ae42:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40ae46:	08e9      	lsrs	r1, r5, #3
  40ae48:	f004 0307 	and.w	r3, r4, #7
  40ae4c:	460d      	mov	r5, r1
  40ae4e:	4614      	mov	r4, r2
  40ae50:	3330      	adds	r3, #48	; 0x30
  40ae52:	ea54 0205 	orrs.w	r2, r4, r5
  40ae56:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40ae5a:	d1f1      	bne.n	40ae40 <_svfprintf_r+0x24c>
  40ae5c:	9a07      	ldr	r2, [sp, #28]
  40ae5e:	07d1      	lsls	r1, r2, #31
  40ae60:	f140 8084 	bpl.w	40af6c <_svfprintf_r+0x378>
  40ae64:	2b30      	cmp	r3, #48	; 0x30
  40ae66:	f000 8081 	beq.w	40af6c <_svfprintf_r+0x378>
  40ae6a:	2230      	movs	r2, #48	; 0x30
  40ae6c:	1e73      	subs	r3, r6, #1
  40ae6e:	f806 2c01 	strb.w	r2, [r6, #-1]
  40ae72:	aa30      	add	r2, sp, #192	; 0xc0
  40ae74:	1ad2      	subs	r2, r2, r3
  40ae76:	920d      	str	r2, [sp, #52]	; 0x34
  40ae78:	461e      	mov	r6, r3
  40ae7a:	e07a      	b.n	40af72 <_svfprintf_r+0x37e>
  40ae7c:	f898 3000 	ldrb.w	r3, [r8]
  40ae80:	2b2a      	cmp	r3, #42	; 0x2a
  40ae82:	f108 0401 	add.w	r4, r8, #1
  40ae86:	f001 81b1 	beq.w	40c1ec <_svfprintf_r+0x15f8>
  40ae8a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40ae8e:	2809      	cmp	r0, #9
  40ae90:	bf98      	it	ls
  40ae92:	2500      	movls	r5, #0
  40ae94:	f201 8164 	bhi.w	40c160 <_svfprintf_r+0x156c>
  40ae98:	f814 3b01 	ldrb.w	r3, [r4], #1
  40ae9c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40aea0:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  40aea4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40aea8:	2809      	cmp	r0, #9
  40aeaa:	d9f5      	bls.n	40ae98 <_svfprintf_r+0x2a4>
  40aeac:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40aeb0:	46a0      	mov	r8, r4
  40aeb2:	e6fa      	b.n	40acaa <_svfprintf_r+0xb6>
  40aeb4:	9b07      	ldr	r3, [sp, #28]
  40aeb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40aeba:	9307      	str	r3, [sp, #28]
  40aebc:	f898 3000 	ldrb.w	r3, [r8]
  40aec0:	e6f1      	b.n	40aca6 <_svfprintf_r+0xb2>
  40aec2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40aec6:	2300      	movs	r3, #0
  40aec8:	461c      	mov	r4, r3
  40aeca:	f818 3b01 	ldrb.w	r3, [r8], #1
  40aece:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40aed2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40aed6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40aeda:	2809      	cmp	r0, #9
  40aedc:	d9f5      	bls.n	40aeca <_svfprintf_r+0x2d6>
  40aede:	940c      	str	r4, [sp, #48]	; 0x30
  40aee0:	e6e3      	b.n	40acaa <_svfprintf_r+0xb6>
  40aee2:	9311      	str	r3, [sp, #68]	; 0x44
  40aee4:	46ab      	mov	fp, r5
  40aee6:	2a00      	cmp	r2, #0
  40aee8:	f041 81c9 	bne.w	40c27e <_svfprintf_r+0x168a>
  40aeec:	9b07      	ldr	r3, [sp, #28]
  40aeee:	f043 0310 	orr.w	r3, r3, #16
  40aef2:	9307      	str	r3, [sp, #28]
  40aef4:	9b07      	ldr	r3, [sp, #28]
  40aef6:	0698      	lsls	r0, r3, #26
  40aef8:	f140 8530 	bpl.w	40b95c <_svfprintf_r+0xd68>
  40aefc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40aefe:	3707      	adds	r7, #7
  40af00:	f027 0707 	bic.w	r7, r7, #7
  40af04:	e9d7 2300 	ldrd	r2, r3, [r7]
  40af08:	f107 0108 	add.w	r1, r7, #8
  40af0c:	910e      	str	r1, [sp, #56]	; 0x38
  40af0e:	4614      	mov	r4, r2
  40af10:	461d      	mov	r5, r3
  40af12:	2a00      	cmp	r2, #0
  40af14:	f173 0300 	sbcs.w	r3, r3, #0
  40af18:	f2c0 855b 	blt.w	40b9d2 <_svfprintf_r+0xdde>
  40af1c:	f1bb 0f00 	cmp.w	fp, #0
  40af20:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40af24:	f2c0 8538 	blt.w	40b998 <_svfprintf_r+0xda4>
  40af28:	9b07      	ldr	r3, [sp, #28]
  40af2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40af2e:	9307      	str	r3, [sp, #28]
  40af30:	ea54 0305 	orrs.w	r3, r4, r5
  40af34:	f000 81db 	beq.w	40b2ee <_svfprintf_r+0x6fa>
  40af38:	2d00      	cmp	r5, #0
  40af3a:	bf08      	it	eq
  40af3c:	2c0a      	cmpeq	r4, #10
  40af3e:	f0c0 81db 	bcc.w	40b2f8 <_svfprintf_r+0x704>
  40af42:	ae30      	add	r6, sp, #192	; 0xc0
  40af44:	4620      	mov	r0, r4
  40af46:	4629      	mov	r1, r5
  40af48:	220a      	movs	r2, #10
  40af4a:	2300      	movs	r3, #0
  40af4c:	f005 fc04 	bl	410758 <__aeabi_uldivmod>
  40af50:	3230      	adds	r2, #48	; 0x30
  40af52:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40af56:	4620      	mov	r0, r4
  40af58:	4629      	mov	r1, r5
  40af5a:	2300      	movs	r3, #0
  40af5c:	220a      	movs	r2, #10
  40af5e:	f005 fbfb 	bl	410758 <__aeabi_uldivmod>
  40af62:	4604      	mov	r4, r0
  40af64:	460d      	mov	r5, r1
  40af66:	ea54 0305 	orrs.w	r3, r4, r5
  40af6a:	d1eb      	bne.n	40af44 <_svfprintf_r+0x350>
  40af6c:	ab30      	add	r3, sp, #192	; 0xc0
  40af6e:	1b9b      	subs	r3, r3, r6
  40af70:	930d      	str	r3, [sp, #52]	; 0x34
  40af72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40af74:	455b      	cmp	r3, fp
  40af76:	bfb8      	it	lt
  40af78:	465b      	movlt	r3, fp
  40af7a:	9308      	str	r3, [sp, #32]
  40af7c:	2300      	movs	r3, #0
  40af7e:	9313      	str	r3, [sp, #76]	; 0x4c
  40af80:	b117      	cbz	r7, 40af88 <_svfprintf_r+0x394>
  40af82:	9b08      	ldr	r3, [sp, #32]
  40af84:	3301      	adds	r3, #1
  40af86:	9308      	str	r3, [sp, #32]
  40af88:	9b07      	ldr	r3, [sp, #28]
  40af8a:	f013 0302 	ands.w	r3, r3, #2
  40af8e:	930f      	str	r3, [sp, #60]	; 0x3c
  40af90:	d002      	beq.n	40af98 <_svfprintf_r+0x3a4>
  40af92:	9b08      	ldr	r3, [sp, #32]
  40af94:	3302      	adds	r3, #2
  40af96:	9308      	str	r3, [sp, #32]
  40af98:	9b07      	ldr	r3, [sp, #28]
  40af9a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40af9e:	9310      	str	r3, [sp, #64]	; 0x40
  40afa0:	f040 82d7 	bne.w	40b552 <_svfprintf_r+0x95e>
  40afa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40afa6:	9a08      	ldr	r2, [sp, #32]
  40afa8:	1a9d      	subs	r5, r3, r2
  40afaa:	2d00      	cmp	r5, #0
  40afac:	f340 82d1 	ble.w	40b552 <_svfprintf_r+0x95e>
  40afb0:	2d10      	cmp	r5, #16
  40afb2:	9925      	ldr	r1, [sp, #148]	; 0x94
  40afb4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40afb6:	4f37      	ldr	r7, [pc, #220]	; (40b094 <_svfprintf_r+0x4a0>)
  40afb8:	dd27      	ble.n	40b00a <_svfprintf_r+0x416>
  40afba:	9618      	str	r6, [sp, #96]	; 0x60
  40afbc:	4648      	mov	r0, r9
  40afbe:	2410      	movs	r4, #16
  40afc0:	46b9      	mov	r9, r7
  40afc2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40afc4:	462f      	mov	r7, r5
  40afc6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40afc8:	e004      	b.n	40afd4 <_svfprintf_r+0x3e0>
  40afca:	3f10      	subs	r7, #16
  40afcc:	2f10      	cmp	r7, #16
  40afce:	f100 0008 	add.w	r0, r0, #8
  40afd2:	dd16      	ble.n	40b002 <_svfprintf_r+0x40e>
  40afd4:	3201      	adds	r2, #1
  40afd6:	4b2f      	ldr	r3, [pc, #188]	; (40b094 <_svfprintf_r+0x4a0>)
  40afd8:	9224      	str	r2, [sp, #144]	; 0x90
  40afda:	3110      	adds	r1, #16
  40afdc:	2a07      	cmp	r2, #7
  40afde:	9125      	str	r1, [sp, #148]	; 0x94
  40afe0:	e880 0018 	stmia.w	r0, {r3, r4}
  40afe4:	ddf1      	ble.n	40afca <_svfprintf_r+0x3d6>
  40afe6:	aa23      	add	r2, sp, #140	; 0x8c
  40afe8:	4631      	mov	r1, r6
  40afea:	4628      	mov	r0, r5
  40afec:	f005 f940 	bl	410270 <__ssprint_r>
  40aff0:	2800      	cmp	r0, #0
  40aff2:	f47f aef8 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40aff6:	3f10      	subs	r7, #16
  40aff8:	2f10      	cmp	r7, #16
  40affa:	9925      	ldr	r1, [sp, #148]	; 0x94
  40affc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40affe:	a830      	add	r0, sp, #192	; 0xc0
  40b000:	dce8      	bgt.n	40afd4 <_svfprintf_r+0x3e0>
  40b002:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40b004:	463d      	mov	r5, r7
  40b006:	464f      	mov	r7, r9
  40b008:	4681      	mov	r9, r0
  40b00a:	3201      	adds	r2, #1
  40b00c:	186c      	adds	r4, r5, r1
  40b00e:	2a07      	cmp	r2, #7
  40b010:	9425      	str	r4, [sp, #148]	; 0x94
  40b012:	9224      	str	r2, [sp, #144]	; 0x90
  40b014:	f8c9 7000 	str.w	r7, [r9]
  40b018:	f8c9 5004 	str.w	r5, [r9, #4]
  40b01c:	f300 8428 	bgt.w	40b870 <_svfprintf_r+0xc7c>
  40b020:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40b024:	f109 0908 	add.w	r9, r9, #8
  40b028:	b177      	cbz	r7, 40b048 <_svfprintf_r+0x454>
  40b02a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b02c:	3301      	adds	r3, #1
  40b02e:	3401      	adds	r4, #1
  40b030:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40b034:	2201      	movs	r2, #1
  40b036:	2b07      	cmp	r3, #7
  40b038:	9425      	str	r4, [sp, #148]	; 0x94
  40b03a:	9324      	str	r3, [sp, #144]	; 0x90
  40b03c:	e889 0006 	stmia.w	r9, {r1, r2}
  40b040:	f300 83a0 	bgt.w	40b784 <_svfprintf_r+0xb90>
  40b044:	f109 0908 	add.w	r9, r9, #8
  40b048:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b04a:	b16b      	cbz	r3, 40b068 <_svfprintf_r+0x474>
  40b04c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b04e:	3301      	adds	r3, #1
  40b050:	3402      	adds	r4, #2
  40b052:	a91c      	add	r1, sp, #112	; 0x70
  40b054:	2202      	movs	r2, #2
  40b056:	2b07      	cmp	r3, #7
  40b058:	9425      	str	r4, [sp, #148]	; 0x94
  40b05a:	9324      	str	r3, [sp, #144]	; 0x90
  40b05c:	e889 0006 	stmia.w	r9, {r1, r2}
  40b060:	f300 839c 	bgt.w	40b79c <_svfprintf_r+0xba8>
  40b064:	f109 0908 	add.w	r9, r9, #8
  40b068:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b06a:	2b80      	cmp	r3, #128	; 0x80
  40b06c:	f000 82d5 	beq.w	40b61a <_svfprintf_r+0xa26>
  40b070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b072:	ebc3 070b 	rsb	r7, r3, fp
  40b076:	2f00      	cmp	r7, #0
  40b078:	dd39      	ble.n	40b0ee <_svfprintf_r+0x4fa>
  40b07a:	4a07      	ldr	r2, [pc, #28]	; (40b098 <_svfprintf_r+0x4a4>)
  40b07c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b07e:	920f      	str	r2, [sp, #60]	; 0x3c
  40b080:	2f10      	cmp	r7, #16
  40b082:	dd28      	ble.n	40b0d6 <_svfprintf_r+0x4e2>
  40b084:	4622      	mov	r2, r4
  40b086:	f04f 0b10 	mov.w	fp, #16
  40b08a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40b08c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b08e:	e00a      	b.n	40b0a6 <_svfprintf_r+0x4b2>
  40b090:	00412970 	.word	0x00412970
  40b094:	00412990 	.word	0x00412990
  40b098:	0041293c 	.word	0x0041293c
  40b09c:	3f10      	subs	r7, #16
  40b09e:	2f10      	cmp	r7, #16
  40b0a0:	f109 0908 	add.w	r9, r9, #8
  40b0a4:	dd16      	ble.n	40b0d4 <_svfprintf_r+0x4e0>
  40b0a6:	3301      	adds	r3, #1
  40b0a8:	3210      	adds	r2, #16
  40b0aa:	2b07      	cmp	r3, #7
  40b0ac:	9225      	str	r2, [sp, #148]	; 0x94
  40b0ae:	9324      	str	r3, [sp, #144]	; 0x90
  40b0b0:	e889 0c00 	stmia.w	r9, {sl, fp}
  40b0b4:	ddf2      	ble.n	40b09c <_svfprintf_r+0x4a8>
  40b0b6:	aa23      	add	r2, sp, #140	; 0x8c
  40b0b8:	4621      	mov	r1, r4
  40b0ba:	4628      	mov	r0, r5
  40b0bc:	f005 f8d8 	bl	410270 <__ssprint_r>
  40b0c0:	2800      	cmp	r0, #0
  40b0c2:	f47f ae90 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b0c6:	3f10      	subs	r7, #16
  40b0c8:	2f10      	cmp	r7, #16
  40b0ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40b0cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b0ce:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b0d2:	dce8      	bgt.n	40b0a6 <_svfprintf_r+0x4b2>
  40b0d4:	4614      	mov	r4, r2
  40b0d6:	3301      	adds	r3, #1
  40b0d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b0da:	9324      	str	r3, [sp, #144]	; 0x90
  40b0dc:	443c      	add	r4, r7
  40b0de:	2b07      	cmp	r3, #7
  40b0e0:	9425      	str	r4, [sp, #148]	; 0x94
  40b0e2:	e889 0084 	stmia.w	r9, {r2, r7}
  40b0e6:	f300 8341 	bgt.w	40b76c <_svfprintf_r+0xb78>
  40b0ea:	f109 0908 	add.w	r9, r9, #8
  40b0ee:	9b07      	ldr	r3, [sp, #28]
  40b0f0:	05da      	lsls	r2, r3, #23
  40b0f2:	f100 8230 	bmi.w	40b556 <_svfprintf_r+0x962>
  40b0f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b0f8:	990d      	ldr	r1, [sp, #52]	; 0x34
  40b0fa:	f8c9 6000 	str.w	r6, [r9]
  40b0fe:	3301      	adds	r3, #1
  40b100:	440c      	add	r4, r1
  40b102:	2b07      	cmp	r3, #7
  40b104:	9425      	str	r4, [sp, #148]	; 0x94
  40b106:	f8c9 1004 	str.w	r1, [r9, #4]
  40b10a:	9324      	str	r3, [sp, #144]	; 0x90
  40b10c:	f300 8318 	bgt.w	40b740 <_svfprintf_r+0xb4c>
  40b110:	f109 0908 	add.w	r9, r9, #8
  40b114:	9b07      	ldr	r3, [sp, #28]
  40b116:	0759      	lsls	r1, r3, #29
  40b118:	d53f      	bpl.n	40b19a <_svfprintf_r+0x5a6>
  40b11a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40b11c:	9a08      	ldr	r2, [sp, #32]
  40b11e:	1a9d      	subs	r5, r3, r2
  40b120:	2d00      	cmp	r5, #0
  40b122:	dd3a      	ble.n	40b19a <_svfprintf_r+0x5a6>
  40b124:	2d10      	cmp	r5, #16
  40b126:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b128:	4fbc      	ldr	r7, [pc, #752]	; (40b41c <_svfprintf_r+0x828>)
  40b12a:	dd23      	ble.n	40b174 <_svfprintf_r+0x580>
  40b12c:	4622      	mov	r2, r4
  40b12e:	2610      	movs	r6, #16
  40b130:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40b134:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b136:	e004      	b.n	40b142 <_svfprintf_r+0x54e>
  40b138:	3d10      	subs	r5, #16
  40b13a:	2d10      	cmp	r5, #16
  40b13c:	f109 0908 	add.w	r9, r9, #8
  40b140:	dd17      	ble.n	40b172 <_svfprintf_r+0x57e>
  40b142:	3301      	adds	r3, #1
  40b144:	49b5      	ldr	r1, [pc, #724]	; (40b41c <_svfprintf_r+0x828>)
  40b146:	9324      	str	r3, [sp, #144]	; 0x90
  40b148:	3210      	adds	r2, #16
  40b14a:	2b07      	cmp	r3, #7
  40b14c:	9225      	str	r2, [sp, #148]	; 0x94
  40b14e:	e889 0042 	stmia.w	r9, {r1, r6}
  40b152:	ddf1      	ble.n	40b138 <_svfprintf_r+0x544>
  40b154:	aa23      	add	r2, sp, #140	; 0x8c
  40b156:	4621      	mov	r1, r4
  40b158:	4658      	mov	r0, fp
  40b15a:	f005 f889 	bl	410270 <__ssprint_r>
  40b15e:	2800      	cmp	r0, #0
  40b160:	f47f ae41 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b164:	3d10      	subs	r5, #16
  40b166:	2d10      	cmp	r5, #16
  40b168:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40b16a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b16c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b170:	dce7      	bgt.n	40b142 <_svfprintf_r+0x54e>
  40b172:	4614      	mov	r4, r2
  40b174:	3301      	adds	r3, #1
  40b176:	442c      	add	r4, r5
  40b178:	2b07      	cmp	r3, #7
  40b17a:	9425      	str	r4, [sp, #148]	; 0x94
  40b17c:	9324      	str	r3, [sp, #144]	; 0x90
  40b17e:	f8c9 7000 	str.w	r7, [r9]
  40b182:	f8c9 5004 	str.w	r5, [r9, #4]
  40b186:	dd08      	ble.n	40b19a <_svfprintf_r+0x5a6>
  40b188:	aa23      	add	r2, sp, #140	; 0x8c
  40b18a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b18c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b18e:	f005 f86f 	bl	410270 <__ssprint_r>
  40b192:	2800      	cmp	r0, #0
  40b194:	f47f ae27 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b198:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b19a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b19c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b19e:	9908      	ldr	r1, [sp, #32]
  40b1a0:	428a      	cmp	r2, r1
  40b1a2:	bfac      	ite	ge
  40b1a4:	189b      	addge	r3, r3, r2
  40b1a6:	185b      	addlt	r3, r3, r1
  40b1a8:	930b      	str	r3, [sp, #44]	; 0x2c
  40b1aa:	2c00      	cmp	r4, #0
  40b1ac:	f040 82d4 	bne.w	40b758 <_svfprintf_r+0xb64>
  40b1b0:	2300      	movs	r3, #0
  40b1b2:	9324      	str	r3, [sp, #144]	; 0x90
  40b1b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b1b8:	e542      	b.n	40ac40 <_svfprintf_r+0x4c>
  40b1ba:	9311      	str	r3, [sp, #68]	; 0x44
  40b1bc:	46ab      	mov	fp, r5
  40b1be:	2a00      	cmp	r2, #0
  40b1c0:	f041 8059 	bne.w	40c276 <_svfprintf_r+0x1682>
  40b1c4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40b1c6:	3707      	adds	r7, #7
  40b1c8:	f027 0307 	bic.w	r3, r7, #7
  40b1cc:	f103 0208 	add.w	r2, r3, #8
  40b1d0:	920e      	str	r2, [sp, #56]	; 0x38
  40b1d2:	681a      	ldr	r2, [r3, #0]
  40b1d4:	9214      	str	r2, [sp, #80]	; 0x50
  40b1d6:	685b      	ldr	r3, [r3, #4]
  40b1d8:	9315      	str	r3, [sp, #84]	; 0x54
  40b1da:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b1dc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b1de:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40b1e2:	4628      	mov	r0, r5
  40b1e4:	4621      	mov	r1, r4
  40b1e6:	f04f 32ff 	mov.w	r2, #4294967295
  40b1ea:	4b8d      	ldr	r3, [pc, #564]	; (40b420 <_svfprintf_r+0x82c>)
  40b1ec:	f7fc feba 	bl	407f64 <__aeabi_dcmpun>
  40b1f0:	2800      	cmp	r0, #0
  40b1f2:	f040 84c1 	bne.w	40bb78 <_svfprintf_r+0xf84>
  40b1f6:	4628      	mov	r0, r5
  40b1f8:	4621      	mov	r1, r4
  40b1fa:	f04f 32ff 	mov.w	r2, #4294967295
  40b1fe:	4b88      	ldr	r3, [pc, #544]	; (40b420 <_svfprintf_r+0x82c>)
  40b200:	f7fc fe92 	bl	407f28 <__aeabi_dcmple>
  40b204:	2800      	cmp	r0, #0
  40b206:	f040 84b7 	bne.w	40bb78 <_svfprintf_r+0xf84>
  40b20a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40b20c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40b20e:	2200      	movs	r2, #0
  40b210:	2300      	movs	r3, #0
  40b212:	f7fc fe7f 	bl	407f14 <__aeabi_dcmplt>
  40b216:	2800      	cmp	r0, #0
  40b218:	f040 874b 	bne.w	40c0b2 <_svfprintf_r+0x14be>
  40b21c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40b220:	4e80      	ldr	r6, [pc, #512]	; (40b424 <_svfprintf_r+0x830>)
  40b222:	4b81      	ldr	r3, [pc, #516]	; (40b428 <_svfprintf_r+0x834>)
  40b224:	9907      	ldr	r1, [sp, #28]
  40b226:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40b22a:	9107      	str	r1, [sp, #28]
  40b22c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40b22e:	2203      	movs	r2, #3
  40b230:	f04f 0b00 	mov.w	fp, #0
  40b234:	9208      	str	r2, [sp, #32]
  40b236:	2947      	cmp	r1, #71	; 0x47
  40b238:	bfd8      	it	le
  40b23a:	461e      	movle	r6, r3
  40b23c:	920d      	str	r2, [sp, #52]	; 0x34
  40b23e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40b242:	e69d      	b.n	40af80 <_svfprintf_r+0x38c>
  40b244:	9b07      	ldr	r3, [sp, #28]
  40b246:	f043 0308 	orr.w	r3, r3, #8
  40b24a:	9307      	str	r3, [sp, #28]
  40b24c:	f898 3000 	ldrb.w	r3, [r8]
  40b250:	e529      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b252:	9311      	str	r3, [sp, #68]	; 0x44
  40b254:	46ab      	mov	fp, r5
  40b256:	2a00      	cmp	r2, #0
  40b258:	f041 8009 	bne.w	40c26e <_svfprintf_r+0x167a>
  40b25c:	9b07      	ldr	r3, [sp, #28]
  40b25e:	f043 0310 	orr.w	r3, r3, #16
  40b262:	9307      	str	r3, [sp, #28]
  40b264:	9a07      	ldr	r2, [sp, #28]
  40b266:	f012 0320 	ands.w	r3, r2, #32
  40b26a:	f47f add2 	bne.w	40ae12 <_svfprintf_r+0x21e>
  40b26e:	9907      	ldr	r1, [sp, #28]
  40b270:	f011 0210 	ands.w	r2, r1, #16
  40b274:	f000 8507 	beq.w	40bc86 <_svfprintf_r+0x1092>
  40b278:	980e      	ldr	r0, [sp, #56]	; 0x38
  40b27a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40b27e:	f1bb 0f00 	cmp.w	fp, #0
  40b282:	6804      	ldr	r4, [r0, #0]
  40b284:	f100 0704 	add.w	r7, r0, #4
  40b288:	f04f 0500 	mov.w	r5, #0
  40b28c:	f2c0 8521 	blt.w	40bcd2 <_svfprintf_r+0x10de>
  40b290:	460a      	mov	r2, r1
  40b292:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40b296:	9207      	str	r2, [sp, #28]
  40b298:	ea54 0205 	orrs.w	r2, r4, r5
  40b29c:	970e      	str	r7, [sp, #56]	; 0x38
  40b29e:	f000 8143 	beq.w	40b528 <_svfprintf_r+0x934>
  40b2a2:	461f      	mov	r7, r3
  40b2a4:	e5cb      	b.n	40ae3e <_svfprintf_r+0x24a>
  40b2a6:	9311      	str	r3, [sp, #68]	; 0x44
  40b2a8:	46ab      	mov	fp, r5
  40b2aa:	2a00      	cmp	r2, #0
  40b2ac:	f040 87d7 	bne.w	40c25e <_svfprintf_r+0x166a>
  40b2b0:	9b07      	ldr	r3, [sp, #28]
  40b2b2:	f043 0310 	orr.w	r3, r3, #16
  40b2b6:	9307      	str	r3, [sp, #28]
  40b2b8:	9a07      	ldr	r2, [sp, #28]
  40b2ba:	f012 0320 	ands.w	r3, r2, #32
  40b2be:	f000 8332 	beq.w	40b926 <_svfprintf_r+0xd32>
  40b2c2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40b2c4:	3707      	adds	r7, #7
  40b2c6:	f027 0307 	bic.w	r3, r7, #7
  40b2ca:	2700      	movs	r7, #0
  40b2cc:	f103 0108 	add.w	r1, r3, #8
  40b2d0:	45bb      	cmp	fp, r7
  40b2d2:	910e      	str	r1, [sp, #56]	; 0x38
  40b2d4:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b2d8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40b2dc:	f2c0 835c 	blt.w	40b998 <_svfprintf_r+0xda4>
  40b2e0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40b2e4:	9307      	str	r3, [sp, #28]
  40b2e6:	ea54 0305 	orrs.w	r3, r4, r5
  40b2ea:	f47f ae25 	bne.w	40af38 <_svfprintf_r+0x344>
  40b2ee:	f1bb 0f00 	cmp.w	fp, #0
  40b2f2:	f000 80fe 	beq.w	40b4f2 <_svfprintf_r+0x8fe>
  40b2f6:	2400      	movs	r4, #0
  40b2f8:	ae40      	add	r6, sp, #256	; 0x100
  40b2fa:	3430      	adds	r4, #48	; 0x30
  40b2fc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40b300:	e634      	b.n	40af6c <_svfprintf_r+0x378>
  40b302:	9311      	str	r3, [sp, #68]	; 0x44
  40b304:	46ab      	mov	fp, r5
  40b306:	2a00      	cmp	r2, #0
  40b308:	f040 87a5 	bne.w	40c256 <_svfprintf_r+0x1662>
  40b30c:	9b07      	ldr	r3, [sp, #28]
  40b30e:	4847      	ldr	r0, [pc, #284]	; (40b42c <_svfprintf_r+0x838>)
  40b310:	069d      	lsls	r5, r3, #26
  40b312:	f140 8097 	bpl.w	40b444 <_svfprintf_r+0x850>
  40b316:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40b318:	3707      	adds	r7, #7
  40b31a:	f027 0307 	bic.w	r3, r7, #7
  40b31e:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b322:	f103 0208 	add.w	r2, r3, #8
  40b326:	920e      	str	r2, [sp, #56]	; 0x38
  40b328:	9a07      	ldr	r2, [sp, #28]
  40b32a:	f012 0701 	ands.w	r7, r2, #1
  40b32e:	f000 8241 	beq.w	40b7b4 <_svfprintf_r+0xbc0>
  40b332:	ea54 0305 	orrs.w	r3, r4, r5
  40b336:	f000 84f5 	beq.w	40bd24 <_svfprintf_r+0x1130>
  40b33a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40b33e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40b342:	2700      	movs	r7, #0
  40b344:	9a07      	ldr	r2, [sp, #28]
  40b346:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40b34a:	2330      	movs	r3, #48	; 0x30
  40b34c:	45bb      	cmp	fp, r7
  40b34e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40b352:	f042 0302 	orr.w	r3, r2, #2
  40b356:	f2c0 86a9 	blt.w	40c0ac <_svfprintf_r+0x14b8>
  40b35a:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40b35e:	f043 0302 	orr.w	r3, r3, #2
  40b362:	9307      	str	r3, [sp, #28]
  40b364:	ae30      	add	r6, sp, #192	; 0xc0
  40b366:	0923      	lsrs	r3, r4, #4
  40b368:	f004 010f 	and.w	r1, r4, #15
  40b36c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40b370:	092a      	lsrs	r2, r5, #4
  40b372:	461c      	mov	r4, r3
  40b374:	4615      	mov	r5, r2
  40b376:	5c43      	ldrb	r3, [r0, r1]
  40b378:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40b37c:	ea54 0305 	orrs.w	r3, r4, r5
  40b380:	d1f1      	bne.n	40b366 <_svfprintf_r+0x772>
  40b382:	e5f3      	b.n	40af6c <_svfprintf_r+0x378>
  40b384:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b386:	9311      	str	r3, [sp, #68]	; 0x44
  40b388:	680a      	ldr	r2, [r1, #0]
  40b38a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40b38e:	2300      	movs	r3, #0
  40b390:	460a      	mov	r2, r1
  40b392:	461f      	mov	r7, r3
  40b394:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40b398:	3204      	adds	r2, #4
  40b39a:	2301      	movs	r3, #1
  40b39c:	9308      	str	r3, [sp, #32]
  40b39e:	46bb      	mov	fp, r7
  40b3a0:	9713      	str	r7, [sp, #76]	; 0x4c
  40b3a2:	920e      	str	r2, [sp, #56]	; 0x38
  40b3a4:	930d      	str	r3, [sp, #52]	; 0x34
  40b3a6:	ae26      	add	r6, sp, #152	; 0x98
  40b3a8:	e5ee      	b.n	40af88 <_svfprintf_r+0x394>
  40b3aa:	9311      	str	r3, [sp, #68]	; 0x44
  40b3ac:	46ab      	mov	fp, r5
  40b3ae:	2a00      	cmp	r2, #0
  40b3b0:	f43f ada0 	beq.w	40aef4 <_svfprintf_r+0x300>
  40b3b4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40b3b8:	e59c      	b.n	40aef4 <_svfprintf_r+0x300>
  40b3ba:	9b07      	ldr	r3, [sp, #28]
  40b3bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b3c0:	9307      	str	r3, [sp, #28]
  40b3c2:	f898 3000 	ldrb.w	r3, [r8]
  40b3c6:	e46e      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b3c8:	f898 3000 	ldrb.w	r3, [r8]
  40b3cc:	2900      	cmp	r1, #0
  40b3ce:	f47f ac6a 	bne.w	40aca6 <_svfprintf_r+0xb2>
  40b3d2:	2201      	movs	r2, #1
  40b3d4:	2120      	movs	r1, #32
  40b3d6:	e466      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b3d8:	9b07      	ldr	r3, [sp, #28]
  40b3da:	f043 0301 	orr.w	r3, r3, #1
  40b3de:	9307      	str	r3, [sp, #28]
  40b3e0:	f898 3000 	ldrb.w	r3, [r8]
  40b3e4:	e45f      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b3e6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40b3e8:	6823      	ldr	r3, [r4, #0]
  40b3ea:	930c      	str	r3, [sp, #48]	; 0x30
  40b3ec:	4618      	mov	r0, r3
  40b3ee:	2800      	cmp	r0, #0
  40b3f0:	4623      	mov	r3, r4
  40b3f2:	f103 0304 	add.w	r3, r3, #4
  40b3f6:	f6ff acb8 	blt.w	40ad6a <_svfprintf_r+0x176>
  40b3fa:	930e      	str	r3, [sp, #56]	; 0x38
  40b3fc:	f898 3000 	ldrb.w	r3, [r8]
  40b400:	e451      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b402:	f898 3000 	ldrb.w	r3, [r8]
  40b406:	2201      	movs	r2, #1
  40b408:	212b      	movs	r1, #43	; 0x2b
  40b40a:	e44c      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b40c:	9311      	str	r3, [sp, #68]	; 0x44
  40b40e:	46ab      	mov	fp, r5
  40b410:	2a00      	cmp	r2, #0
  40b412:	f43f af51 	beq.w	40b2b8 <_svfprintf_r+0x6c4>
  40b416:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40b41a:	e74d      	b.n	40b2b8 <_svfprintf_r+0x6c4>
  40b41c:	00412990 	.word	0x00412990
  40b420:	7fefffff 	.word	0x7fefffff
  40b424:	00412950 	.word	0x00412950
  40b428:	0041294c 	.word	0x0041294c
  40b42c:	0041295c 	.word	0x0041295c
  40b430:	9311      	str	r3, [sp, #68]	; 0x44
  40b432:	46ab      	mov	fp, r5
  40b434:	2a00      	cmp	r2, #0
  40b436:	f040 8703 	bne.w	40c240 <_svfprintf_r+0x164c>
  40b43a:	9b07      	ldr	r3, [sp, #28]
  40b43c:	4899      	ldr	r0, [pc, #612]	; (40b6a4 <_svfprintf_r+0xab0>)
  40b43e:	069d      	lsls	r5, r3, #26
  40b440:	f53f af69 	bmi.w	40b316 <_svfprintf_r+0x722>
  40b444:	9b07      	ldr	r3, [sp, #28]
  40b446:	06dc      	lsls	r4, r3, #27
  40b448:	f140 845e 	bpl.w	40bd08 <_svfprintf_r+0x1114>
  40b44c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b44e:	4613      	mov	r3, r2
  40b450:	3304      	adds	r3, #4
  40b452:	6814      	ldr	r4, [r2, #0]
  40b454:	930e      	str	r3, [sp, #56]	; 0x38
  40b456:	2500      	movs	r5, #0
  40b458:	e766      	b.n	40b328 <_svfprintf_r+0x734>
  40b45a:	f898 3000 	ldrb.w	r3, [r8]
  40b45e:	2b6c      	cmp	r3, #108	; 0x6c
  40b460:	f000 84e1 	beq.w	40be26 <_svfprintf_r+0x1232>
  40b464:	9807      	ldr	r0, [sp, #28]
  40b466:	f040 0010 	orr.w	r0, r0, #16
  40b46a:	9007      	str	r0, [sp, #28]
  40b46c:	e41b      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b46e:	2a00      	cmp	r2, #0
  40b470:	f040 86db 	bne.w	40c22a <_svfprintf_r+0x1636>
  40b474:	9b07      	ldr	r3, [sp, #28]
  40b476:	069b      	lsls	r3, r3, #26
  40b478:	f140 842f 	bpl.w	40bcda <_svfprintf_r+0x10e6>
  40b47c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b47e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b480:	6813      	ldr	r3, [r2, #0]
  40b482:	17cd      	asrs	r5, r1, #31
  40b484:	4608      	mov	r0, r1
  40b486:	3204      	adds	r2, #4
  40b488:	4629      	mov	r1, r5
  40b48a:	920e      	str	r2, [sp, #56]	; 0x38
  40b48c:	e9c3 0100 	strd	r0, r1, [r3]
  40b490:	f7ff bbd6 	b.w	40ac40 <_svfprintf_r+0x4c>
  40b494:	9b07      	ldr	r3, [sp, #28]
  40b496:	f043 0320 	orr.w	r3, r3, #32
  40b49a:	9307      	str	r3, [sp, #28]
  40b49c:	f898 3000 	ldrb.w	r3, [r8]
  40b4a0:	e401      	b.n	40aca6 <_svfprintf_r+0xb2>
  40b4a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b4a4:	9311      	str	r3, [sp, #68]	; 0x44
  40b4a6:	6816      	ldr	r6, [r2, #0]
  40b4a8:	2400      	movs	r4, #0
  40b4aa:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40b4ae:	1d17      	adds	r7, r2, #4
  40b4b0:	2e00      	cmp	r6, #0
  40b4b2:	f000 85bd 	beq.w	40c030 <_svfprintf_r+0x143c>
  40b4b6:	2d00      	cmp	r5, #0
  40b4b8:	f2c0 850f 	blt.w	40beda <_svfprintf_r+0x12e6>
  40b4bc:	462a      	mov	r2, r5
  40b4be:	4621      	mov	r1, r4
  40b4c0:	4630      	mov	r0, r6
  40b4c2:	f003 ff55 	bl	40f370 <memchr>
  40b4c6:	2800      	cmp	r0, #0
  40b4c8:	f000 8604 	beq.w	40c0d4 <_svfprintf_r+0x14e0>
  40b4cc:	1b83      	subs	r3, r0, r6
  40b4ce:	930d      	str	r3, [sp, #52]	; 0x34
  40b4d0:	46a3      	mov	fp, r4
  40b4d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b4d6:	970e      	str	r7, [sp, #56]	; 0x38
  40b4d8:	9308      	str	r3, [sp, #32]
  40b4da:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40b4de:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40b4e2:	e54d      	b.n	40af80 <_svfprintf_r+0x38c>
  40b4e4:	486f      	ldr	r0, [pc, #444]	; (40b6a4 <_svfprintf_r+0xab0>)
  40b4e6:	9211      	str	r2, [sp, #68]	; 0x44
  40b4e8:	f1bb 0f00 	cmp.w	fp, #0
  40b4ec:	f040 8173 	bne.w	40b7d6 <_svfprintf_r+0xbe2>
  40b4f0:	465f      	mov	r7, fp
  40b4f2:	f04f 0b00 	mov.w	fp, #0
  40b4f6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40b4fa:	ae30      	add	r6, sp, #192	; 0xc0
  40b4fc:	e539      	b.n	40af72 <_svfprintf_r+0x37e>
  40b4fe:	9311      	str	r3, [sp, #68]	; 0x44
  40b500:	2a00      	cmp	r2, #0
  40b502:	f040 86b0 	bne.w	40c266 <_svfprintf_r+0x1672>
  40b506:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b508:	2a00      	cmp	r2, #0
  40b50a:	f43f ac65 	beq.w	40add8 <_svfprintf_r+0x1e4>
  40b50e:	2300      	movs	r3, #0
  40b510:	2101      	movs	r1, #1
  40b512:	461f      	mov	r7, r3
  40b514:	9108      	str	r1, [sp, #32]
  40b516:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40b51a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40b51e:	469b      	mov	fp, r3
  40b520:	9313      	str	r3, [sp, #76]	; 0x4c
  40b522:	910d      	str	r1, [sp, #52]	; 0x34
  40b524:	ae26      	add	r6, sp, #152	; 0x98
  40b526:	e52f      	b.n	40af88 <_svfprintf_r+0x394>
  40b528:	f1bb 0f00 	cmp.w	fp, #0
  40b52c:	f000 85dd 	beq.w	40c0ea <_svfprintf_r+0x14f6>
  40b530:	2700      	movs	r7, #0
  40b532:	2400      	movs	r4, #0
  40b534:	2500      	movs	r5, #0
  40b536:	e482      	b.n	40ae3e <_svfprintf_r+0x24a>
  40b538:	485a      	ldr	r0, [pc, #360]	; (40b6a4 <_svfprintf_r+0xab0>)
  40b53a:	9307      	str	r3, [sp, #28]
  40b53c:	9211      	str	r2, [sp, #68]	; 0x44
  40b53e:	ea54 0305 	orrs.w	r3, r4, r5
  40b542:	970e      	str	r7, [sp, #56]	; 0x38
  40b544:	f04f 0700 	mov.w	r7, #0
  40b548:	f47f af0c 	bne.w	40b364 <_svfprintf_r+0x770>
  40b54c:	2400      	movs	r4, #0
  40b54e:	2500      	movs	r5, #0
  40b550:	e708      	b.n	40b364 <_svfprintf_r+0x770>
  40b552:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b554:	e568      	b.n	40b028 <_svfprintf_r+0x434>
  40b556:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b558:	2b65      	cmp	r3, #101	; 0x65
  40b55a:	f340 80a9 	ble.w	40b6b0 <_svfprintf_r+0xabc>
  40b55e:	9814      	ldr	r0, [sp, #80]	; 0x50
  40b560:	9915      	ldr	r1, [sp, #84]	; 0x54
  40b562:	2200      	movs	r2, #0
  40b564:	2300      	movs	r3, #0
  40b566:	f7fc fccb 	bl	407f00 <__aeabi_dcmpeq>
  40b56a:	2800      	cmp	r0, #0
  40b56c:	f000 8135 	beq.w	40b7da <_svfprintf_r+0xbe6>
  40b570:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b572:	4a4d      	ldr	r2, [pc, #308]	; (40b6a8 <_svfprintf_r+0xab4>)
  40b574:	f8c9 2000 	str.w	r2, [r9]
  40b578:	3301      	adds	r3, #1
  40b57a:	3401      	adds	r4, #1
  40b57c:	2201      	movs	r2, #1
  40b57e:	2b07      	cmp	r3, #7
  40b580:	9425      	str	r4, [sp, #148]	; 0x94
  40b582:	9324      	str	r3, [sp, #144]	; 0x90
  40b584:	f8c9 2004 	str.w	r2, [r9, #4]
  40b588:	f300 83e6 	bgt.w	40bd58 <_svfprintf_r+0x1164>
  40b58c:	f109 0908 	add.w	r9, r9, #8
  40b590:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40b592:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b594:	4293      	cmp	r3, r2
  40b596:	db03      	blt.n	40b5a0 <_svfprintf_r+0x9ac>
  40b598:	9b07      	ldr	r3, [sp, #28]
  40b59a:	07db      	lsls	r3, r3, #31
  40b59c:	f57f adba 	bpl.w	40b114 <_svfprintf_r+0x520>
  40b5a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b5a2:	9916      	ldr	r1, [sp, #88]	; 0x58
  40b5a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40b5a6:	f8c9 2000 	str.w	r2, [r9]
  40b5aa:	3301      	adds	r3, #1
  40b5ac:	440c      	add	r4, r1
  40b5ae:	2b07      	cmp	r3, #7
  40b5b0:	9425      	str	r4, [sp, #148]	; 0x94
  40b5b2:	f8c9 1004 	str.w	r1, [r9, #4]
  40b5b6:	9324      	str	r3, [sp, #144]	; 0x90
  40b5b8:	f300 843f 	bgt.w	40be3a <_svfprintf_r+0x1246>
  40b5bc:	f109 0908 	add.w	r9, r9, #8
  40b5c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b5c2:	1e5d      	subs	r5, r3, #1
  40b5c4:	2d00      	cmp	r5, #0
  40b5c6:	f77f ada5 	ble.w	40b114 <_svfprintf_r+0x520>
  40b5ca:	4a38      	ldr	r2, [pc, #224]	; (40b6ac <_svfprintf_r+0xab8>)
  40b5cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b5ce:	920f      	str	r2, [sp, #60]	; 0x3c
  40b5d0:	2d10      	cmp	r5, #16
  40b5d2:	f340 81e6 	ble.w	40b9a2 <_svfprintf_r+0xdae>
  40b5d6:	2610      	movs	r6, #16
  40b5d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40b5da:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b5de:	e005      	b.n	40b5ec <_svfprintf_r+0x9f8>
  40b5e0:	f109 0908 	add.w	r9, r9, #8
  40b5e4:	3d10      	subs	r5, #16
  40b5e6:	2d10      	cmp	r5, #16
  40b5e8:	f340 81db 	ble.w	40b9a2 <_svfprintf_r+0xdae>
  40b5ec:	3301      	adds	r3, #1
  40b5ee:	3410      	adds	r4, #16
  40b5f0:	2b07      	cmp	r3, #7
  40b5f2:	9425      	str	r4, [sp, #148]	; 0x94
  40b5f4:	9324      	str	r3, [sp, #144]	; 0x90
  40b5f6:	f8c9 a000 	str.w	sl, [r9]
  40b5fa:	f8c9 6004 	str.w	r6, [r9, #4]
  40b5fe:	ddef      	ble.n	40b5e0 <_svfprintf_r+0x9ec>
  40b600:	aa23      	add	r2, sp, #140	; 0x8c
  40b602:	4659      	mov	r1, fp
  40b604:	4638      	mov	r0, r7
  40b606:	f004 fe33 	bl	410270 <__ssprint_r>
  40b60a:	2800      	cmp	r0, #0
  40b60c:	f47f abeb 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b610:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b612:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b614:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b618:	e7e4      	b.n	40b5e4 <_svfprintf_r+0x9f0>
  40b61a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40b61c:	9a08      	ldr	r2, [sp, #32]
  40b61e:	1a9f      	subs	r7, r3, r2
  40b620:	2f00      	cmp	r7, #0
  40b622:	f77f ad25 	ble.w	40b070 <_svfprintf_r+0x47c>
  40b626:	4a21      	ldr	r2, [pc, #132]	; (40b6ac <_svfprintf_r+0xab8>)
  40b628:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b62a:	920f      	str	r2, [sp, #60]	; 0x3c
  40b62c:	2f10      	cmp	r7, #16
  40b62e:	dd2b      	ble.n	40b688 <_svfprintf_r+0xa94>
  40b630:	464a      	mov	r2, r9
  40b632:	4621      	mov	r1, r4
  40b634:	46b9      	mov	r9, r7
  40b636:	2510      	movs	r5, #16
  40b638:	4637      	mov	r7, r6
  40b63a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b63c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40b63e:	e006      	b.n	40b64e <_svfprintf_r+0xa5a>
  40b640:	f1a9 0910 	sub.w	r9, r9, #16
  40b644:	f1b9 0f10 	cmp.w	r9, #16
  40b648:	f102 0208 	add.w	r2, r2, #8
  40b64c:	dd18      	ble.n	40b680 <_svfprintf_r+0xa8c>
  40b64e:	3301      	adds	r3, #1
  40b650:	3110      	adds	r1, #16
  40b652:	2b07      	cmp	r3, #7
  40b654:	9125      	str	r1, [sp, #148]	; 0x94
  40b656:	9324      	str	r3, [sp, #144]	; 0x90
  40b658:	f8c2 a000 	str.w	sl, [r2]
  40b65c:	6055      	str	r5, [r2, #4]
  40b65e:	ddef      	ble.n	40b640 <_svfprintf_r+0xa4c>
  40b660:	aa23      	add	r2, sp, #140	; 0x8c
  40b662:	4631      	mov	r1, r6
  40b664:	4620      	mov	r0, r4
  40b666:	f004 fe03 	bl	410270 <__ssprint_r>
  40b66a:	2800      	cmp	r0, #0
  40b66c:	f47f abbb 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b670:	f1a9 0910 	sub.w	r9, r9, #16
  40b674:	f1b9 0f10 	cmp.w	r9, #16
  40b678:	9925      	ldr	r1, [sp, #148]	; 0x94
  40b67a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b67c:	aa30      	add	r2, sp, #192	; 0xc0
  40b67e:	dce6      	bgt.n	40b64e <_svfprintf_r+0xa5a>
  40b680:	463e      	mov	r6, r7
  40b682:	460c      	mov	r4, r1
  40b684:	464f      	mov	r7, r9
  40b686:	4691      	mov	r9, r2
  40b688:	3301      	adds	r3, #1
  40b68a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b68c:	9324      	str	r3, [sp, #144]	; 0x90
  40b68e:	443c      	add	r4, r7
  40b690:	2b07      	cmp	r3, #7
  40b692:	9425      	str	r4, [sp, #148]	; 0x94
  40b694:	e889 0084 	stmia.w	r9, {r2, r7}
  40b698:	f300 8245 	bgt.w	40bb26 <_svfprintf_r+0xf32>
  40b69c:	f109 0908 	add.w	r9, r9, #8
  40b6a0:	e4e6      	b.n	40b070 <_svfprintf_r+0x47c>
  40b6a2:	bf00      	nop
  40b6a4:	00412970 	.word	0x00412970
  40b6a8:	0041298c 	.word	0x0041298c
  40b6ac:	0041293c 	.word	0x0041293c
  40b6b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b6b2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40b6b4:	2b01      	cmp	r3, #1
  40b6b6:	f340 8208 	ble.w	40baca <_svfprintf_r+0xed6>
  40b6ba:	3501      	adds	r5, #1
  40b6bc:	3401      	adds	r4, #1
  40b6be:	2301      	movs	r3, #1
  40b6c0:	2d07      	cmp	r5, #7
  40b6c2:	9425      	str	r4, [sp, #148]	; 0x94
  40b6c4:	9524      	str	r5, [sp, #144]	; 0x90
  40b6c6:	f8c9 6000 	str.w	r6, [r9]
  40b6ca:	f8c9 3004 	str.w	r3, [r9, #4]
  40b6ce:	f300 820d 	bgt.w	40baec <_svfprintf_r+0xef8>
  40b6d2:	f109 0908 	add.w	r9, r9, #8
  40b6d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40b6d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40b6da:	f8c9 3000 	str.w	r3, [r9]
  40b6de:	3501      	adds	r5, #1
  40b6e0:	4414      	add	r4, r2
  40b6e2:	2d07      	cmp	r5, #7
  40b6e4:	9425      	str	r4, [sp, #148]	; 0x94
  40b6e6:	9524      	str	r5, [sp, #144]	; 0x90
  40b6e8:	f8c9 2004 	str.w	r2, [r9, #4]
  40b6ec:	f300 820e 	bgt.w	40bb0c <_svfprintf_r+0xf18>
  40b6f0:	f109 0908 	add.w	r9, r9, #8
  40b6f4:	2300      	movs	r3, #0
  40b6f6:	9814      	ldr	r0, [sp, #80]	; 0x50
  40b6f8:	9915      	ldr	r1, [sp, #84]	; 0x54
  40b6fa:	2200      	movs	r2, #0
  40b6fc:	f7fc fc00 	bl	407f00 <__aeabi_dcmpeq>
  40b700:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b702:	2800      	cmp	r0, #0
  40b704:	f040 80c3 	bne.w	40b88e <_svfprintf_r+0xc9a>
  40b708:	3b01      	subs	r3, #1
  40b70a:	3501      	adds	r5, #1
  40b70c:	3601      	adds	r6, #1
  40b70e:	441c      	add	r4, r3
  40b710:	2d07      	cmp	r5, #7
  40b712:	9524      	str	r5, [sp, #144]	; 0x90
  40b714:	9425      	str	r4, [sp, #148]	; 0x94
  40b716:	f8c9 6000 	str.w	r6, [r9]
  40b71a:	f8c9 3004 	str.w	r3, [r9, #4]
  40b71e:	f300 80f5 	bgt.w	40b90c <_svfprintf_r+0xd18>
  40b722:	f109 0908 	add.w	r9, r9, #8
  40b726:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b728:	f8c9 2004 	str.w	r2, [r9, #4]
  40b72c:	3501      	adds	r5, #1
  40b72e:	4414      	add	r4, r2
  40b730:	ab1f      	add	r3, sp, #124	; 0x7c
  40b732:	2d07      	cmp	r5, #7
  40b734:	9425      	str	r4, [sp, #148]	; 0x94
  40b736:	9524      	str	r5, [sp, #144]	; 0x90
  40b738:	f8c9 3000 	str.w	r3, [r9]
  40b73c:	f77f ace8 	ble.w	40b110 <_svfprintf_r+0x51c>
  40b740:	aa23      	add	r2, sp, #140	; 0x8c
  40b742:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b744:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b746:	f004 fd93 	bl	410270 <__ssprint_r>
  40b74a:	2800      	cmp	r0, #0
  40b74c:	f47f ab4b 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b750:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b752:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b756:	e4dd      	b.n	40b114 <_svfprintf_r+0x520>
  40b758:	aa23      	add	r2, sp, #140	; 0x8c
  40b75a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b75c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b75e:	f004 fd87 	bl	410270 <__ssprint_r>
  40b762:	2800      	cmp	r0, #0
  40b764:	f43f ad24 	beq.w	40b1b0 <_svfprintf_r+0x5bc>
  40b768:	f7ff bb3d 	b.w	40ade6 <_svfprintf_r+0x1f2>
  40b76c:	aa23      	add	r2, sp, #140	; 0x8c
  40b76e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b770:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b772:	f004 fd7d 	bl	410270 <__ssprint_r>
  40b776:	2800      	cmp	r0, #0
  40b778:	f47f ab35 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b77c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b77e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b782:	e4b4      	b.n	40b0ee <_svfprintf_r+0x4fa>
  40b784:	aa23      	add	r2, sp, #140	; 0x8c
  40b786:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b788:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b78a:	f004 fd71 	bl	410270 <__ssprint_r>
  40b78e:	2800      	cmp	r0, #0
  40b790:	f47f ab29 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b794:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b796:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b79a:	e455      	b.n	40b048 <_svfprintf_r+0x454>
  40b79c:	aa23      	add	r2, sp, #140	; 0x8c
  40b79e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b7a0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b7a2:	f004 fd65 	bl	410270 <__ssprint_r>
  40b7a6:	2800      	cmp	r0, #0
  40b7a8:	f47f ab1d 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b7ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b7ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b7b2:	e459      	b.n	40b068 <_svfprintf_r+0x474>
  40b7b4:	f1bb 0f00 	cmp.w	fp, #0
  40b7b8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40b7bc:	f2c0 82d8 	blt.w	40bd70 <_svfprintf_r+0x117c>
  40b7c0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40b7c4:	9307      	str	r3, [sp, #28]
  40b7c6:	ea54 0305 	orrs.w	r3, r4, r5
  40b7ca:	f47f adcb 	bne.w	40b364 <_svfprintf_r+0x770>
  40b7ce:	f1bb 0f00 	cmp.w	fp, #0
  40b7d2:	f43f ae8d 	beq.w	40b4f0 <_svfprintf_r+0x8fc>
  40b7d6:	2700      	movs	r7, #0
  40b7d8:	e6b8      	b.n	40b54c <_svfprintf_r+0x958>
  40b7da:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40b7dc:	2d00      	cmp	r5, #0
  40b7de:	f340 82ca 	ble.w	40bd76 <_svfprintf_r+0x1182>
  40b7e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b7e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b7e6:	4293      	cmp	r3, r2
  40b7e8:	bfa8      	it	ge
  40b7ea:	4613      	movge	r3, r2
  40b7ec:	2b00      	cmp	r3, #0
  40b7ee:	461d      	mov	r5, r3
  40b7f0:	dd0d      	ble.n	40b80e <_svfprintf_r+0xc1a>
  40b7f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b7f4:	f8c9 6000 	str.w	r6, [r9]
  40b7f8:	3301      	adds	r3, #1
  40b7fa:	442c      	add	r4, r5
  40b7fc:	2b07      	cmp	r3, #7
  40b7fe:	9425      	str	r4, [sp, #148]	; 0x94
  40b800:	f8c9 5004 	str.w	r5, [r9, #4]
  40b804:	9324      	str	r3, [sp, #144]	; 0x90
  40b806:	f300 839c 	bgt.w	40bf42 <_svfprintf_r+0x134e>
  40b80a:	f109 0908 	add.w	r9, r9, #8
  40b80e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b810:	2d00      	cmp	r5, #0
  40b812:	bfa8      	it	ge
  40b814:	1b5b      	subge	r3, r3, r5
  40b816:	2b00      	cmp	r3, #0
  40b818:	461d      	mov	r5, r3
  40b81a:	f340 80f6 	ble.w	40ba0a <_svfprintf_r+0xe16>
  40b81e:	4aba      	ldr	r2, [pc, #744]	; (40bb08 <_svfprintf_r+0xf14>)
  40b820:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b822:	920f      	str	r2, [sp, #60]	; 0x3c
  40b824:	2d10      	cmp	r5, #16
  40b826:	f340 828a 	ble.w	40bd3e <_svfprintf_r+0x114a>
  40b82a:	4622      	mov	r2, r4
  40b82c:	2710      	movs	r7, #16
  40b82e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40b832:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b834:	e005      	b.n	40b842 <_svfprintf_r+0xc4e>
  40b836:	f109 0908 	add.w	r9, r9, #8
  40b83a:	3d10      	subs	r5, #16
  40b83c:	2d10      	cmp	r5, #16
  40b83e:	f340 827d 	ble.w	40bd3c <_svfprintf_r+0x1148>
  40b842:	3301      	adds	r3, #1
  40b844:	3210      	adds	r2, #16
  40b846:	2b07      	cmp	r3, #7
  40b848:	9225      	str	r2, [sp, #148]	; 0x94
  40b84a:	9324      	str	r3, [sp, #144]	; 0x90
  40b84c:	f8c9 a000 	str.w	sl, [r9]
  40b850:	f8c9 7004 	str.w	r7, [r9, #4]
  40b854:	ddef      	ble.n	40b836 <_svfprintf_r+0xc42>
  40b856:	aa23      	add	r2, sp, #140	; 0x8c
  40b858:	4621      	mov	r1, r4
  40b85a:	4658      	mov	r0, fp
  40b85c:	f004 fd08 	bl	410270 <__ssprint_r>
  40b860:	2800      	cmp	r0, #0
  40b862:	f47f aac0 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b866:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40b868:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b86a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b86e:	e7e4      	b.n	40b83a <_svfprintf_r+0xc46>
  40b870:	aa23      	add	r2, sp, #140	; 0x8c
  40b872:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b874:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b876:	f004 fcfb 	bl	410270 <__ssprint_r>
  40b87a:	2800      	cmp	r0, #0
  40b87c:	f47f aab3 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b880:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40b884:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b886:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b88a:	f7ff bbcd 	b.w	40b028 <_svfprintf_r+0x434>
  40b88e:	1e5e      	subs	r6, r3, #1
  40b890:	2e00      	cmp	r6, #0
  40b892:	f77f af48 	ble.w	40b726 <_svfprintf_r+0xb32>
  40b896:	4b9c      	ldr	r3, [pc, #624]	; (40bb08 <_svfprintf_r+0xf14>)
  40b898:	930f      	str	r3, [sp, #60]	; 0x3c
  40b89a:	2e10      	cmp	r6, #16
  40b89c:	dd2c      	ble.n	40b8f8 <_svfprintf_r+0xd04>
  40b89e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  40b8a2:	2710      	movs	r7, #16
  40b8a4:	46b0      	mov	r8, r6
  40b8a6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40b8aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40b8ac:	e006      	b.n	40b8bc <_svfprintf_r+0xcc8>
  40b8ae:	f1a8 0810 	sub.w	r8, r8, #16
  40b8b2:	f1b8 0f10 	cmp.w	r8, #16
  40b8b6:	f109 0908 	add.w	r9, r9, #8
  40b8ba:	dd1a      	ble.n	40b8f2 <_svfprintf_r+0xcfe>
  40b8bc:	3501      	adds	r5, #1
  40b8be:	3410      	adds	r4, #16
  40b8c0:	2d07      	cmp	r5, #7
  40b8c2:	9425      	str	r4, [sp, #148]	; 0x94
  40b8c4:	9524      	str	r5, [sp, #144]	; 0x90
  40b8c6:	f8c9 a000 	str.w	sl, [r9]
  40b8ca:	f8c9 7004 	str.w	r7, [r9, #4]
  40b8ce:	ddee      	ble.n	40b8ae <_svfprintf_r+0xcba>
  40b8d0:	aa23      	add	r2, sp, #140	; 0x8c
  40b8d2:	4631      	mov	r1, r6
  40b8d4:	4658      	mov	r0, fp
  40b8d6:	f004 fccb 	bl	410270 <__ssprint_r>
  40b8da:	2800      	cmp	r0, #0
  40b8dc:	f47f aa83 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b8e0:	f1a8 0810 	sub.w	r8, r8, #16
  40b8e4:	f1b8 0f10 	cmp.w	r8, #16
  40b8e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b8ea:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40b8ec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b8f0:	dce4      	bgt.n	40b8bc <_svfprintf_r+0xcc8>
  40b8f2:	4646      	mov	r6, r8
  40b8f4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b8f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b8fa:	3501      	adds	r5, #1
  40b8fc:	4434      	add	r4, r6
  40b8fe:	2d07      	cmp	r5, #7
  40b900:	9425      	str	r4, [sp, #148]	; 0x94
  40b902:	9524      	str	r5, [sp, #144]	; 0x90
  40b904:	e889 0048 	stmia.w	r9, {r3, r6}
  40b908:	f77f af0b 	ble.w	40b722 <_svfprintf_r+0xb2e>
  40b90c:	aa23      	add	r2, sp, #140	; 0x8c
  40b90e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b910:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b912:	f004 fcad 	bl	410270 <__ssprint_r>
  40b916:	2800      	cmp	r0, #0
  40b918:	f47f aa65 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40b91c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b91e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40b920:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40b924:	e6ff      	b.n	40b726 <_svfprintf_r+0xb32>
  40b926:	9907      	ldr	r1, [sp, #28]
  40b928:	f011 0210 	ands.w	r2, r1, #16
  40b92c:	f000 8108 	beq.w	40bb40 <_svfprintf_r+0xf4c>
  40b930:	980e      	ldr	r0, [sp, #56]	; 0x38
  40b932:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40b936:	f1bb 0f00 	cmp.w	fp, #0
  40b93a:	6804      	ldr	r4, [r0, #0]
  40b93c:	f100 0704 	add.w	r7, r0, #4
  40b940:	f04f 0500 	mov.w	r5, #0
  40b944:	db26      	blt.n	40b994 <_svfprintf_r+0xda0>
  40b946:	460a      	mov	r2, r1
  40b948:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40b94c:	9207      	str	r2, [sp, #28]
  40b94e:	ea54 0205 	orrs.w	r2, r4, r5
  40b952:	970e      	str	r7, [sp, #56]	; 0x38
  40b954:	461f      	mov	r7, r3
  40b956:	f47f aaef 	bne.w	40af38 <_svfprintf_r+0x344>
  40b95a:	e4c8      	b.n	40b2ee <_svfprintf_r+0x6fa>
  40b95c:	9b07      	ldr	r3, [sp, #28]
  40b95e:	06d9      	lsls	r1, r3, #27
  40b960:	d42a      	bmi.n	40b9b8 <_svfprintf_r+0xdc4>
  40b962:	9b07      	ldr	r3, [sp, #28]
  40b964:	065a      	lsls	r2, r3, #25
  40b966:	d527      	bpl.n	40b9b8 <_svfprintf_r+0xdc4>
  40b968:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b96a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40b96e:	3104      	adds	r1, #4
  40b970:	17e5      	asrs	r5, r4, #31
  40b972:	4622      	mov	r2, r4
  40b974:	462b      	mov	r3, r5
  40b976:	910e      	str	r1, [sp, #56]	; 0x38
  40b978:	f7ff bacb 	b.w	40af12 <_svfprintf_r+0x31e>
  40b97c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b97e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40b982:	f1bb 0f00 	cmp.w	fp, #0
  40b986:	680c      	ldr	r4, [r1, #0]
  40b988:	f101 0704 	add.w	r7, r1, #4
  40b98c:	f04f 0500 	mov.w	r5, #0
  40b990:	f280 8247 	bge.w	40be22 <_svfprintf_r+0x122e>
  40b994:	970e      	str	r7, [sp, #56]	; 0x38
  40b996:	461f      	mov	r7, r3
  40b998:	ea54 0305 	orrs.w	r3, r4, r5
  40b99c:	f47f aacc 	bne.w	40af38 <_svfprintf_r+0x344>
  40b9a0:	e4aa      	b.n	40b2f8 <_svfprintf_r+0x704>
  40b9a2:	3301      	adds	r3, #1
  40b9a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b9a6:	9324      	str	r3, [sp, #144]	; 0x90
  40b9a8:	442c      	add	r4, r5
  40b9aa:	2b07      	cmp	r3, #7
  40b9ac:	9425      	str	r4, [sp, #148]	; 0x94
  40b9ae:	e889 0024 	stmia.w	r9, {r2, r5}
  40b9b2:	f77f abad 	ble.w	40b110 <_svfprintf_r+0x51c>
  40b9b6:	e6c3      	b.n	40b740 <_svfprintf_r+0xb4c>
  40b9b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b9ba:	6814      	ldr	r4, [r2, #0]
  40b9bc:	4613      	mov	r3, r2
  40b9be:	3304      	adds	r3, #4
  40b9c0:	17e5      	asrs	r5, r4, #31
  40b9c2:	4622      	mov	r2, r4
  40b9c4:	930e      	str	r3, [sp, #56]	; 0x38
  40b9c6:	2a00      	cmp	r2, #0
  40b9c8:	462b      	mov	r3, r5
  40b9ca:	f173 0300 	sbcs.w	r3, r3, #0
  40b9ce:	f6bf aaa5 	bge.w	40af1c <_svfprintf_r+0x328>
  40b9d2:	4264      	negs	r4, r4
  40b9d4:	f04f 072d 	mov.w	r7, #45	; 0x2d
  40b9d8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40b9dc:	f1bb 0f00 	cmp.w	fp, #0
  40b9e0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40b9e4:	f6ff aaa8 	blt.w	40af38 <_svfprintf_r+0x344>
  40b9e8:	9b07      	ldr	r3, [sp, #28]
  40b9ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40b9ee:	9307      	str	r3, [sp, #28]
  40b9f0:	f7ff baa2 	b.w	40af38 <_svfprintf_r+0x344>
  40b9f4:	aa23      	add	r2, sp, #140	; 0x8c
  40b9f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b9f8:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b9fa:	f004 fc39 	bl	410270 <__ssprint_r>
  40b9fe:	2800      	cmp	r0, #0
  40ba00:	f47f a9f1 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40ba04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ba06:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40ba0a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40ba0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40ba0e:	4432      	add	r2, r6
  40ba10:	4617      	mov	r7, r2
  40ba12:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40ba14:	4293      	cmp	r3, r2
  40ba16:	db47      	blt.n	40baa8 <_svfprintf_r+0xeb4>
  40ba18:	9a07      	ldr	r2, [sp, #28]
  40ba1a:	07d5      	lsls	r5, r2, #31
  40ba1c:	d444      	bmi.n	40baa8 <_svfprintf_r+0xeb4>
  40ba1e:	9912      	ldr	r1, [sp, #72]	; 0x48
  40ba20:	440e      	add	r6, r1
  40ba22:	1bf5      	subs	r5, r6, r7
  40ba24:	1acb      	subs	r3, r1, r3
  40ba26:	429d      	cmp	r5, r3
  40ba28:	bfa8      	it	ge
  40ba2a:	461d      	movge	r5, r3
  40ba2c:	2d00      	cmp	r5, #0
  40ba2e:	462e      	mov	r6, r5
  40ba30:	dd0d      	ble.n	40ba4e <_svfprintf_r+0xe5a>
  40ba32:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ba34:	f8c9 7000 	str.w	r7, [r9]
  40ba38:	3201      	adds	r2, #1
  40ba3a:	442c      	add	r4, r5
  40ba3c:	2a07      	cmp	r2, #7
  40ba3e:	9425      	str	r4, [sp, #148]	; 0x94
  40ba40:	f8c9 5004 	str.w	r5, [r9, #4]
  40ba44:	9224      	str	r2, [sp, #144]	; 0x90
  40ba46:	f300 830b 	bgt.w	40c060 <_svfprintf_r+0x146c>
  40ba4a:	f109 0908 	add.w	r9, r9, #8
  40ba4e:	2e00      	cmp	r6, #0
  40ba50:	bfac      	ite	ge
  40ba52:	1b9d      	subge	r5, r3, r6
  40ba54:	461d      	movlt	r5, r3
  40ba56:	2d00      	cmp	r5, #0
  40ba58:	f77f ab5c 	ble.w	40b114 <_svfprintf_r+0x520>
  40ba5c:	4a2a      	ldr	r2, [pc, #168]	; (40bb08 <_svfprintf_r+0xf14>)
  40ba5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ba60:	920f      	str	r2, [sp, #60]	; 0x3c
  40ba62:	2d10      	cmp	r5, #16
  40ba64:	dd9d      	ble.n	40b9a2 <_svfprintf_r+0xdae>
  40ba66:	2610      	movs	r6, #16
  40ba68:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ba6a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ba6e:	e004      	b.n	40ba7a <_svfprintf_r+0xe86>
  40ba70:	f109 0908 	add.w	r9, r9, #8
  40ba74:	3d10      	subs	r5, #16
  40ba76:	2d10      	cmp	r5, #16
  40ba78:	dd93      	ble.n	40b9a2 <_svfprintf_r+0xdae>
  40ba7a:	3301      	adds	r3, #1
  40ba7c:	3410      	adds	r4, #16
  40ba7e:	2b07      	cmp	r3, #7
  40ba80:	9425      	str	r4, [sp, #148]	; 0x94
  40ba82:	9324      	str	r3, [sp, #144]	; 0x90
  40ba84:	f8c9 a000 	str.w	sl, [r9]
  40ba88:	f8c9 6004 	str.w	r6, [r9, #4]
  40ba8c:	ddf0      	ble.n	40ba70 <_svfprintf_r+0xe7c>
  40ba8e:	aa23      	add	r2, sp, #140	; 0x8c
  40ba90:	4659      	mov	r1, fp
  40ba92:	4638      	mov	r0, r7
  40ba94:	f004 fbec 	bl	410270 <__ssprint_r>
  40ba98:	2800      	cmp	r0, #0
  40ba9a:	f47f a9a4 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40ba9e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40baa0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40baa2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40baa6:	e7e5      	b.n	40ba74 <_svfprintf_r+0xe80>
  40baa8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40baaa:	9816      	ldr	r0, [sp, #88]	; 0x58
  40baac:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40baae:	f8c9 1000 	str.w	r1, [r9]
  40bab2:	3201      	adds	r2, #1
  40bab4:	4404      	add	r4, r0
  40bab6:	2a07      	cmp	r2, #7
  40bab8:	9425      	str	r4, [sp, #148]	; 0x94
  40baba:	f8c9 0004 	str.w	r0, [r9, #4]
  40babe:	9224      	str	r2, [sp, #144]	; 0x90
  40bac0:	f300 82a9 	bgt.w	40c016 <_svfprintf_r+0x1422>
  40bac4:	f109 0908 	add.w	r9, r9, #8
  40bac8:	e7a9      	b.n	40ba1e <_svfprintf_r+0xe2a>
  40baca:	9b07      	ldr	r3, [sp, #28]
  40bacc:	07d8      	lsls	r0, r3, #31
  40bace:	f53f adf4 	bmi.w	40b6ba <_svfprintf_r+0xac6>
  40bad2:	3501      	adds	r5, #1
  40bad4:	3401      	adds	r4, #1
  40bad6:	2301      	movs	r3, #1
  40bad8:	2d07      	cmp	r5, #7
  40bada:	9425      	str	r4, [sp, #148]	; 0x94
  40badc:	9524      	str	r5, [sp, #144]	; 0x90
  40bade:	f8c9 6000 	str.w	r6, [r9]
  40bae2:	f8c9 3004 	str.w	r3, [r9, #4]
  40bae6:	f77f ae1c 	ble.w	40b722 <_svfprintf_r+0xb2e>
  40baea:	e70f      	b.n	40b90c <_svfprintf_r+0xd18>
  40baec:	aa23      	add	r2, sp, #140	; 0x8c
  40baee:	9909      	ldr	r1, [sp, #36]	; 0x24
  40baf0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40baf2:	f004 fbbd 	bl	410270 <__ssprint_r>
  40baf6:	2800      	cmp	r0, #0
  40baf8:	f47f a975 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bafc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bafe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40bb00:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bb04:	e5e7      	b.n	40b6d6 <_svfprintf_r+0xae2>
  40bb06:	bf00      	nop
  40bb08:	0041293c 	.word	0x0041293c
  40bb0c:	aa23      	add	r2, sp, #140	; 0x8c
  40bb0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40bb10:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bb12:	f004 fbad 	bl	410270 <__ssprint_r>
  40bb16:	2800      	cmp	r0, #0
  40bb18:	f47f a965 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bb1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bb1e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40bb20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bb24:	e5e6      	b.n	40b6f4 <_svfprintf_r+0xb00>
  40bb26:	aa23      	add	r2, sp, #140	; 0x8c
  40bb28:	9909      	ldr	r1, [sp, #36]	; 0x24
  40bb2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bb2c:	f004 fba0 	bl	410270 <__ssprint_r>
  40bb30:	2800      	cmp	r0, #0
  40bb32:	f47f a958 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bb36:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bb38:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bb3c:	f7ff ba98 	b.w	40b070 <_svfprintf_r+0x47c>
  40bb40:	9907      	ldr	r1, [sp, #28]
  40bb42:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40bb46:	f43f af19 	beq.w	40b97c <_svfprintf_r+0xd88>
  40bb4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bb4c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40bb50:	f1bb 0f00 	cmp.w	fp, #0
  40bb54:	8804      	ldrh	r4, [r0, #0]
  40bb56:	f100 0704 	add.w	r7, r0, #4
  40bb5a:	f04f 0500 	mov.w	r5, #0
  40bb5e:	f2c0 81b9 	blt.w	40bed4 <_svfprintf_r+0x12e0>
  40bb62:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40bb66:	9307      	str	r3, [sp, #28]
  40bb68:	ea54 0305 	orrs.w	r3, r4, r5
  40bb6c:	970e      	str	r7, [sp, #56]	; 0x38
  40bb6e:	4617      	mov	r7, r2
  40bb70:	f47f a9e2 	bne.w	40af38 <_svfprintf_r+0x344>
  40bb74:	f7ff bbbb 	b.w	40b2ee <_svfprintf_r+0x6fa>
  40bb78:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40bb7a:	4622      	mov	r2, r4
  40bb7c:	4620      	mov	r0, r4
  40bb7e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40bb80:	4623      	mov	r3, r4
  40bb82:	4621      	mov	r1, r4
  40bb84:	f7fc f9ee 	bl	407f64 <__aeabi_dcmpun>
  40bb88:	2800      	cmp	r0, #0
  40bb8a:	f040 8317 	bne.w	40c1bc <_svfprintf_r+0x15c8>
  40bb8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bb90:	f1bb 3fff 	cmp.w	fp, #4294967295
  40bb94:	f023 0320 	bic.w	r3, r3, #32
  40bb98:	930d      	str	r3, [sp, #52]	; 0x34
  40bb9a:	f000 8270 	beq.w	40c07e <_svfprintf_r+0x148a>
  40bb9e:	2b47      	cmp	r3, #71	; 0x47
  40bba0:	f000 8192 	beq.w	40bec8 <_svfprintf_r+0x12d4>
  40bba4:	9b07      	ldr	r3, [sp, #28]
  40bba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40bbaa:	9310      	str	r3, [sp, #64]	; 0x40
  40bbac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40bbae:	1e1f      	subs	r7, r3, #0
  40bbb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bbb2:	9308      	str	r3, [sp, #32]
  40bbb4:	bfbb      	ittet	lt
  40bbb6:	463b      	movlt	r3, r7
  40bbb8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40bbbc:	2300      	movge	r3, #0
  40bbbe:	232d      	movlt	r3, #45	; 0x2d
  40bbc0:	930f      	str	r3, [sp, #60]	; 0x3c
  40bbc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bbc4:	2b66      	cmp	r3, #102	; 0x66
  40bbc6:	f000 825d 	beq.w	40c084 <_svfprintf_r+0x1490>
  40bbca:	2b46      	cmp	r3, #70	; 0x46
  40bbcc:	f000 8151 	beq.w	40be72 <_svfprintf_r+0x127e>
  40bbd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40bbd2:	9a08      	ldr	r2, [sp, #32]
  40bbd4:	2b45      	cmp	r3, #69	; 0x45
  40bbd6:	a821      	add	r0, sp, #132	; 0x84
  40bbd8:	a91e      	add	r1, sp, #120	; 0x78
  40bbda:	bf0c      	ite	eq
  40bbdc:	f10b 0501 	addeq.w	r5, fp, #1
  40bbe0:	465d      	movne	r5, fp
  40bbe2:	9004      	str	r0, [sp, #16]
  40bbe4:	9103      	str	r1, [sp, #12]
  40bbe6:	a81d      	add	r0, sp, #116	; 0x74
  40bbe8:	2102      	movs	r1, #2
  40bbea:	463b      	mov	r3, r7
  40bbec:	9002      	str	r0, [sp, #8]
  40bbee:	9501      	str	r5, [sp, #4]
  40bbf0:	9100      	str	r1, [sp, #0]
  40bbf2:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bbf4:	f001 fbc4 	bl	40d380 <_dtoa_r>
  40bbf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bbfa:	2b67      	cmp	r3, #103	; 0x67
  40bbfc:	4606      	mov	r6, r0
  40bbfe:	f040 8290 	bne.w	40c122 <_svfprintf_r+0x152e>
  40bc02:	9b07      	ldr	r3, [sp, #28]
  40bc04:	07da      	lsls	r2, r3, #31
  40bc06:	f140 82af 	bpl.w	40c168 <_svfprintf_r+0x1574>
  40bc0a:	1974      	adds	r4, r6, r5
  40bc0c:	9808      	ldr	r0, [sp, #32]
  40bc0e:	4639      	mov	r1, r7
  40bc10:	2200      	movs	r2, #0
  40bc12:	2300      	movs	r3, #0
  40bc14:	f7fc f974 	bl	407f00 <__aeabi_dcmpeq>
  40bc18:	2800      	cmp	r0, #0
  40bc1a:	f040 8190 	bne.w	40bf3e <_svfprintf_r+0x134a>
  40bc1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40bc20:	429c      	cmp	r4, r3
  40bc22:	d906      	bls.n	40bc32 <_svfprintf_r+0x103e>
  40bc24:	2130      	movs	r1, #48	; 0x30
  40bc26:	1c5a      	adds	r2, r3, #1
  40bc28:	9221      	str	r2, [sp, #132]	; 0x84
  40bc2a:	7019      	strb	r1, [r3, #0]
  40bc2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40bc2e:	429c      	cmp	r4, r3
  40bc30:	d8f9      	bhi.n	40bc26 <_svfprintf_r+0x1032>
  40bc32:	1b9b      	subs	r3, r3, r6
  40bc34:	9312      	str	r3, [sp, #72]	; 0x48
  40bc36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40bc38:	2b47      	cmp	r3, #71	; 0x47
  40bc3a:	f000 8179 	beq.w	40bf30 <_svfprintf_r+0x133c>
  40bc3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bc40:	2b65      	cmp	r3, #101	; 0x65
  40bc42:	f340 827d 	ble.w	40c140 <_svfprintf_r+0x154c>
  40bc46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bc48:	2b66      	cmp	r3, #102	; 0x66
  40bc4a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40bc4c:	9313      	str	r3, [sp, #76]	; 0x4c
  40bc4e:	f000 825b 	beq.w	40c108 <_svfprintf_r+0x1514>
  40bc52:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40bc54:	9912      	ldr	r1, [sp, #72]	; 0x48
  40bc56:	428a      	cmp	r2, r1
  40bc58:	f2c0 8230 	blt.w	40c0bc <_svfprintf_r+0x14c8>
  40bc5c:	9b07      	ldr	r3, [sp, #28]
  40bc5e:	07d9      	lsls	r1, r3, #31
  40bc60:	f100 8284 	bmi.w	40c16c <_svfprintf_r+0x1578>
  40bc64:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40bc68:	920d      	str	r2, [sp, #52]	; 0x34
  40bc6a:	2267      	movs	r2, #103	; 0x67
  40bc6c:	9211      	str	r2, [sp, #68]	; 0x44
  40bc6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bc70:	2a00      	cmp	r2, #0
  40bc72:	f040 8153 	bne.w	40bf1c <_svfprintf_r+0x1328>
  40bc76:	9308      	str	r3, [sp, #32]
  40bc78:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40bc7a:	9307      	str	r3, [sp, #28]
  40bc7c:	4693      	mov	fp, r2
  40bc7e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40bc82:	f7ff b97d 	b.w	40af80 <_svfprintf_r+0x38c>
  40bc86:	9907      	ldr	r1, [sp, #28]
  40bc88:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40bc8c:	d015      	beq.n	40bcba <_svfprintf_r+0x10c6>
  40bc8e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bc90:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40bc94:	f1bb 0f00 	cmp.w	fp, #0
  40bc98:	8804      	ldrh	r4, [r0, #0]
  40bc9a:	f100 0704 	add.w	r7, r0, #4
  40bc9e:	f04f 0500 	mov.w	r5, #0
  40bca2:	db16      	blt.n	40bcd2 <_svfprintf_r+0x10de>
  40bca4:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40bca8:	9307      	str	r3, [sp, #28]
  40bcaa:	ea54 0305 	orrs.w	r3, r4, r5
  40bcae:	970e      	str	r7, [sp, #56]	; 0x38
  40bcb0:	f43f ac3a 	beq.w	40b528 <_svfprintf_r+0x934>
  40bcb4:	4617      	mov	r7, r2
  40bcb6:	f7ff b8c2 	b.w	40ae3e <_svfprintf_r+0x24a>
  40bcba:	990e      	ldr	r1, [sp, #56]	; 0x38
  40bcbc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40bcc0:	f1bb 0f00 	cmp.w	fp, #0
  40bcc4:	680c      	ldr	r4, [r1, #0]
  40bcc6:	f101 0704 	add.w	r7, r1, #4
  40bcca:	f04f 0500 	mov.w	r5, #0
  40bcce:	f280 80a5 	bge.w	40be1c <_svfprintf_r+0x1228>
  40bcd2:	970e      	str	r7, [sp, #56]	; 0x38
  40bcd4:	2700      	movs	r7, #0
  40bcd6:	f7ff b8b2 	b.w	40ae3e <_svfprintf_r+0x24a>
  40bcda:	9b07      	ldr	r3, [sp, #28]
  40bcdc:	06df      	lsls	r7, r3, #27
  40bcde:	d40b      	bmi.n	40bcf8 <_svfprintf_r+0x1104>
  40bce0:	9b07      	ldr	r3, [sp, #28]
  40bce2:	065e      	lsls	r6, r3, #25
  40bce4:	d508      	bpl.n	40bcf8 <_svfprintf_r+0x1104>
  40bce6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bce8:	6813      	ldr	r3, [r2, #0]
  40bcea:	3204      	adds	r2, #4
  40bcec:	920e      	str	r2, [sp, #56]	; 0x38
  40bcee:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40bcf2:	801a      	strh	r2, [r3, #0]
  40bcf4:	f7fe bfa4 	b.w	40ac40 <_svfprintf_r+0x4c>
  40bcf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bcfa:	6813      	ldr	r3, [r2, #0]
  40bcfc:	3204      	adds	r2, #4
  40bcfe:	920e      	str	r2, [sp, #56]	; 0x38
  40bd00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40bd02:	601a      	str	r2, [r3, #0]
  40bd04:	f7fe bf9c 	b.w	40ac40 <_svfprintf_r+0x4c>
  40bd08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bd0a:	9b07      	ldr	r3, [sp, #28]
  40bd0c:	f013 0f40 	tst.w	r3, #64	; 0x40
  40bd10:	4613      	mov	r3, r2
  40bd12:	f103 0304 	add.w	r3, r3, #4
  40bd16:	bf0c      	ite	eq
  40bd18:	6814      	ldreq	r4, [r2, #0]
  40bd1a:	8814      	ldrhne	r4, [r2, #0]
  40bd1c:	930e      	str	r3, [sp, #56]	; 0x38
  40bd1e:	2500      	movs	r5, #0
  40bd20:	f7ff bb02 	b.w	40b328 <_svfprintf_r+0x734>
  40bd24:	2700      	movs	r7, #0
  40bd26:	45bb      	cmp	fp, r7
  40bd28:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40bd2c:	f6ff ac0e 	blt.w	40b54c <_svfprintf_r+0x958>
  40bd30:	9b07      	ldr	r3, [sp, #28]
  40bd32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40bd36:	9307      	str	r3, [sp, #28]
  40bd38:	f7ff bbd6 	b.w	40b4e8 <_svfprintf_r+0x8f4>
  40bd3c:	4614      	mov	r4, r2
  40bd3e:	3301      	adds	r3, #1
  40bd40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bd42:	9324      	str	r3, [sp, #144]	; 0x90
  40bd44:	442c      	add	r4, r5
  40bd46:	2b07      	cmp	r3, #7
  40bd48:	9425      	str	r4, [sp, #148]	; 0x94
  40bd4a:	e889 0024 	stmia.w	r9, {r2, r5}
  40bd4e:	f73f ae51 	bgt.w	40b9f4 <_svfprintf_r+0xe00>
  40bd52:	f109 0908 	add.w	r9, r9, #8
  40bd56:	e658      	b.n	40ba0a <_svfprintf_r+0xe16>
  40bd58:	aa23      	add	r2, sp, #140	; 0x8c
  40bd5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40bd5c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bd5e:	f004 fa87 	bl	410270 <__ssprint_r>
  40bd62:	2800      	cmp	r0, #0
  40bd64:	f47f a83f 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bd68:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bd6a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bd6e:	e40f      	b.n	40b590 <_svfprintf_r+0x99c>
  40bd70:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40bd72:	f7ff bbe4 	b.w	40b53e <_svfprintf_r+0x94a>
  40bd76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40bd78:	4ab5      	ldr	r2, [pc, #724]	; (40c050 <_svfprintf_r+0x145c>)
  40bd7a:	f8c9 2000 	str.w	r2, [r9]
  40bd7e:	3301      	adds	r3, #1
  40bd80:	3401      	adds	r4, #1
  40bd82:	2201      	movs	r2, #1
  40bd84:	2b07      	cmp	r3, #7
  40bd86:	9425      	str	r4, [sp, #148]	; 0x94
  40bd88:	9324      	str	r3, [sp, #144]	; 0x90
  40bd8a:	f8c9 2004 	str.w	r2, [r9, #4]
  40bd8e:	f300 808e 	bgt.w	40beae <_svfprintf_r+0x12ba>
  40bd92:	f109 0908 	add.w	r9, r9, #8
  40bd96:	b92d      	cbnz	r5, 40bda4 <_svfprintf_r+0x11b0>
  40bd98:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bd9a:	b91b      	cbnz	r3, 40bda4 <_svfprintf_r+0x11b0>
  40bd9c:	9b07      	ldr	r3, [sp, #28]
  40bd9e:	07df      	lsls	r7, r3, #31
  40bda0:	f57f a9b8 	bpl.w	40b114 <_svfprintf_r+0x520>
  40bda4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40bda6:	9916      	ldr	r1, [sp, #88]	; 0x58
  40bda8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40bdaa:	f8c9 2000 	str.w	r2, [r9]
  40bdae:	3301      	adds	r3, #1
  40bdb0:	440c      	add	r4, r1
  40bdb2:	2b07      	cmp	r3, #7
  40bdb4:	9425      	str	r4, [sp, #148]	; 0x94
  40bdb6:	f8c9 1004 	str.w	r1, [r9, #4]
  40bdba:	9324      	str	r3, [sp, #144]	; 0x90
  40bdbc:	f300 81c2 	bgt.w	40c144 <_svfprintf_r+0x1550>
  40bdc0:	f109 0908 	add.w	r9, r9, #8
  40bdc4:	426d      	negs	r5, r5
  40bdc6:	2d00      	cmp	r5, #0
  40bdc8:	f340 809b 	ble.w	40bf02 <_svfprintf_r+0x130e>
  40bdcc:	4aa1      	ldr	r2, [pc, #644]	; (40c054 <_svfprintf_r+0x1460>)
  40bdce:	920f      	str	r2, [sp, #60]	; 0x3c
  40bdd0:	2d10      	cmp	r5, #16
  40bdd2:	f340 80c3 	ble.w	40bf5c <_svfprintf_r+0x1368>
  40bdd6:	4622      	mov	r2, r4
  40bdd8:	2710      	movs	r7, #16
  40bdda:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40bdde:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40bde0:	e005      	b.n	40bdee <_svfprintf_r+0x11fa>
  40bde2:	f109 0908 	add.w	r9, r9, #8
  40bde6:	3d10      	subs	r5, #16
  40bde8:	2d10      	cmp	r5, #16
  40bdea:	f340 80b6 	ble.w	40bf5a <_svfprintf_r+0x1366>
  40bdee:	3301      	adds	r3, #1
  40bdf0:	3210      	adds	r2, #16
  40bdf2:	2b07      	cmp	r3, #7
  40bdf4:	9225      	str	r2, [sp, #148]	; 0x94
  40bdf6:	9324      	str	r3, [sp, #144]	; 0x90
  40bdf8:	f8c9 a000 	str.w	sl, [r9]
  40bdfc:	f8c9 7004 	str.w	r7, [r9, #4]
  40be00:	ddef      	ble.n	40bde2 <_svfprintf_r+0x11ee>
  40be02:	aa23      	add	r2, sp, #140	; 0x8c
  40be04:	4621      	mov	r1, r4
  40be06:	4658      	mov	r0, fp
  40be08:	f004 fa32 	bl	410270 <__ssprint_r>
  40be0c:	2800      	cmp	r0, #0
  40be0e:	f47e afea 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40be12:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40be14:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40be16:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40be1a:	e7e4      	b.n	40bde6 <_svfprintf_r+0x11f2>
  40be1c:	9a07      	ldr	r2, [sp, #28]
  40be1e:	f7ff ba38 	b.w	40b292 <_svfprintf_r+0x69e>
  40be22:	9a07      	ldr	r2, [sp, #28]
  40be24:	e590      	b.n	40b948 <_svfprintf_r+0xd54>
  40be26:	9b07      	ldr	r3, [sp, #28]
  40be28:	f043 0320 	orr.w	r3, r3, #32
  40be2c:	9307      	str	r3, [sp, #28]
  40be2e:	f108 0801 	add.w	r8, r8, #1
  40be32:	f898 3000 	ldrb.w	r3, [r8]
  40be36:	f7fe bf36 	b.w	40aca6 <_svfprintf_r+0xb2>
  40be3a:	aa23      	add	r2, sp, #140	; 0x8c
  40be3c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40be3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40be40:	f004 fa16 	bl	410270 <__ssprint_r>
  40be44:	2800      	cmp	r0, #0
  40be46:	f47e afce 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40be4a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40be4c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40be50:	f7ff bbb6 	b.w	40b5c0 <_svfprintf_r+0x9cc>
  40be54:	2140      	movs	r1, #64	; 0x40
  40be56:	980a      	ldr	r0, [sp, #40]	; 0x28
  40be58:	f7fc fc76 	bl	408748 <_malloc_r>
  40be5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40be5e:	6010      	str	r0, [r2, #0]
  40be60:	6110      	str	r0, [r2, #16]
  40be62:	2800      	cmp	r0, #0
  40be64:	f000 81e5 	beq.w	40c232 <_svfprintf_r+0x163e>
  40be68:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40be6a:	2340      	movs	r3, #64	; 0x40
  40be6c:	6153      	str	r3, [r2, #20]
  40be6e:	f7fe bed8 	b.w	40ac22 <_svfprintf_r+0x2e>
  40be72:	a821      	add	r0, sp, #132	; 0x84
  40be74:	a91e      	add	r1, sp, #120	; 0x78
  40be76:	9004      	str	r0, [sp, #16]
  40be78:	9103      	str	r1, [sp, #12]
  40be7a:	a81d      	add	r0, sp, #116	; 0x74
  40be7c:	2103      	movs	r1, #3
  40be7e:	9002      	str	r0, [sp, #8]
  40be80:	9a08      	ldr	r2, [sp, #32]
  40be82:	f8cd b004 	str.w	fp, [sp, #4]
  40be86:	463b      	mov	r3, r7
  40be88:	9100      	str	r1, [sp, #0]
  40be8a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40be8c:	f001 fa78 	bl	40d380 <_dtoa_r>
  40be90:	465d      	mov	r5, fp
  40be92:	4606      	mov	r6, r0
  40be94:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40be96:	2b46      	cmp	r3, #70	; 0x46
  40be98:	eb06 0405 	add.w	r4, r6, r5
  40be9c:	f47f aeb6 	bne.w	40bc0c <_svfprintf_r+0x1018>
  40bea0:	7833      	ldrb	r3, [r6, #0]
  40bea2:	2b30      	cmp	r3, #48	; 0x30
  40bea4:	f000 817c 	beq.w	40c1a0 <_svfprintf_r+0x15ac>
  40bea8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40beaa:	442c      	add	r4, r5
  40beac:	e6ae      	b.n	40bc0c <_svfprintf_r+0x1018>
  40beae:	aa23      	add	r2, sp, #140	; 0x8c
  40beb0:	9909      	ldr	r1, [sp, #36]	; 0x24
  40beb2:	980a      	ldr	r0, [sp, #40]	; 0x28
  40beb4:	f004 f9dc 	bl	410270 <__ssprint_r>
  40beb8:	2800      	cmp	r0, #0
  40beba:	f47e af94 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bebe:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40bec0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bec2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bec6:	e766      	b.n	40bd96 <_svfprintf_r+0x11a2>
  40bec8:	f1bb 0f00 	cmp.w	fp, #0
  40becc:	bf08      	it	eq
  40bece:	f04f 0b01 	moveq.w	fp, #1
  40bed2:	e667      	b.n	40bba4 <_svfprintf_r+0xfb0>
  40bed4:	970e      	str	r7, [sp, #56]	; 0x38
  40bed6:	4617      	mov	r7, r2
  40bed8:	e55e      	b.n	40b998 <_svfprintf_r+0xda4>
  40beda:	4630      	mov	r0, r6
  40bedc:	f7fd fab0 	bl	409440 <strlen>
  40bee0:	46a3      	mov	fp, r4
  40bee2:	4603      	mov	r3, r0
  40bee4:	900d      	str	r0, [sp, #52]	; 0x34
  40bee6:	f7ff baf4 	b.w	40b4d2 <_svfprintf_r+0x8de>
  40beea:	aa23      	add	r2, sp, #140	; 0x8c
  40beec:	9909      	ldr	r1, [sp, #36]	; 0x24
  40beee:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bef0:	f004 f9be 	bl	410270 <__ssprint_r>
  40bef4:	2800      	cmp	r0, #0
  40bef6:	f47e af76 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40befa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40befc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40befe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bf02:	9912      	ldr	r1, [sp, #72]	; 0x48
  40bf04:	f8c9 6000 	str.w	r6, [r9]
  40bf08:	3301      	adds	r3, #1
  40bf0a:	440c      	add	r4, r1
  40bf0c:	2b07      	cmp	r3, #7
  40bf0e:	9425      	str	r4, [sp, #148]	; 0x94
  40bf10:	9324      	str	r3, [sp, #144]	; 0x90
  40bf12:	f8c9 1004 	str.w	r1, [r9, #4]
  40bf16:	f77f a8fb 	ble.w	40b110 <_svfprintf_r+0x51c>
  40bf1a:	e411      	b.n	40b740 <_svfprintf_r+0xb4c>
  40bf1c:	272d      	movs	r7, #45	; 0x2d
  40bf1e:	9308      	str	r3, [sp, #32]
  40bf20:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40bf22:	9307      	str	r3, [sp, #28]
  40bf24:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40bf28:	f04f 0b00 	mov.w	fp, #0
  40bf2c:	f7ff b829 	b.w	40af82 <_svfprintf_r+0x38e>
  40bf30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40bf32:	1cdd      	adds	r5, r3, #3
  40bf34:	db1e      	blt.n	40bf74 <_svfprintf_r+0x1380>
  40bf36:	459b      	cmp	fp, r3
  40bf38:	db1c      	blt.n	40bf74 <_svfprintf_r+0x1380>
  40bf3a:	9313      	str	r3, [sp, #76]	; 0x4c
  40bf3c:	e689      	b.n	40bc52 <_svfprintf_r+0x105e>
  40bf3e:	4623      	mov	r3, r4
  40bf40:	e677      	b.n	40bc32 <_svfprintf_r+0x103e>
  40bf42:	aa23      	add	r2, sp, #140	; 0x8c
  40bf44:	9909      	ldr	r1, [sp, #36]	; 0x24
  40bf46:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bf48:	f004 f992 	bl	410270 <__ssprint_r>
  40bf4c:	2800      	cmp	r0, #0
  40bf4e:	f47e af4a 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40bf52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bf54:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40bf58:	e459      	b.n	40b80e <_svfprintf_r+0xc1a>
  40bf5a:	4614      	mov	r4, r2
  40bf5c:	3301      	adds	r3, #1
  40bf5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bf60:	9324      	str	r3, [sp, #144]	; 0x90
  40bf62:	442c      	add	r4, r5
  40bf64:	2b07      	cmp	r3, #7
  40bf66:	9425      	str	r4, [sp, #148]	; 0x94
  40bf68:	e889 0024 	stmia.w	r9, {r2, r5}
  40bf6c:	dcbd      	bgt.n	40beea <_svfprintf_r+0x12f6>
  40bf6e:	f109 0908 	add.w	r9, r9, #8
  40bf72:	e7c6      	b.n	40bf02 <_svfprintf_r+0x130e>
  40bf74:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bf76:	3a02      	subs	r2, #2
  40bf78:	9211      	str	r2, [sp, #68]	; 0x44
  40bf7a:	3b01      	subs	r3, #1
  40bf7c:	2b00      	cmp	r3, #0
  40bf7e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40bf82:	931d      	str	r3, [sp, #116]	; 0x74
  40bf84:	bfb8      	it	lt
  40bf86:	425b      	neglt	r3, r3
  40bf88:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  40bf8c:	bfb4      	ite	lt
  40bf8e:	222d      	movlt	r2, #45	; 0x2d
  40bf90:	222b      	movge	r2, #43	; 0x2b
  40bf92:	2b09      	cmp	r3, #9
  40bf94:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40bf98:	f340 80f1 	ble.w	40c17e <_svfprintf_r+0x158a>
  40bf9c:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40bfa0:	4604      	mov	r4, r0
  40bfa2:	4a2d      	ldr	r2, [pc, #180]	; (40c058 <_svfprintf_r+0x1464>)
  40bfa4:	fb82 2103 	smull	r2, r1, r2, r3
  40bfa8:	17da      	asrs	r2, r3, #31
  40bfaa:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40bfae:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40bfb2:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40bfb6:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40bfba:	2a09      	cmp	r2, #9
  40bfbc:	4613      	mov	r3, r2
  40bfbe:	f804 1d01 	strb.w	r1, [r4, #-1]!
  40bfc2:	dcee      	bgt.n	40bfa2 <_svfprintf_r+0x13ae>
  40bfc4:	4621      	mov	r1, r4
  40bfc6:	3330      	adds	r3, #48	; 0x30
  40bfc8:	b2da      	uxtb	r2, r3
  40bfca:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40bfce:	4288      	cmp	r0, r1
  40bfd0:	f240 813a 	bls.w	40c248 <_svfprintf_r+0x1654>
  40bfd4:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  40bfd8:	4623      	mov	r3, r4
  40bfda:	e001      	b.n	40bfe0 <_svfprintf_r+0x13ec>
  40bfdc:	f813 2b01 	ldrb.w	r2, [r3], #1
  40bfe0:	f801 2b01 	strb.w	r2, [r1], #1
  40bfe4:	4298      	cmp	r0, r3
  40bfe6:	d1f9      	bne.n	40bfdc <_svfprintf_r+0x13e8>
  40bfe8:	1c43      	adds	r3, r0, #1
  40bfea:	1b1b      	subs	r3, r3, r4
  40bfec:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40bff0:	4413      	add	r3, r2
  40bff2:	aa1f      	add	r2, sp, #124	; 0x7c
  40bff4:	1a9b      	subs	r3, r3, r2
  40bff6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40bff8:	9319      	str	r3, [sp, #100]	; 0x64
  40bffa:	2a01      	cmp	r2, #1
  40bffc:	4413      	add	r3, r2
  40bffe:	930d      	str	r3, [sp, #52]	; 0x34
  40c000:	f340 80ea 	ble.w	40c1d8 <_svfprintf_r+0x15e4>
  40c004:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c006:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40c008:	4413      	add	r3, r2
  40c00a:	2200      	movs	r2, #0
  40c00c:	930d      	str	r3, [sp, #52]	; 0x34
  40c00e:	9213      	str	r2, [sp, #76]	; 0x4c
  40c010:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c014:	e62b      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c016:	aa23      	add	r2, sp, #140	; 0x8c
  40c018:	9909      	ldr	r1, [sp, #36]	; 0x24
  40c01a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c01c:	f004 f928 	bl	410270 <__ssprint_r>
  40c020:	2800      	cmp	r0, #0
  40c022:	f47e aee0 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40c026:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c028:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40c02a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40c02e:	e4f6      	b.n	40ba1e <_svfprintf_r+0xe2a>
  40c030:	2d06      	cmp	r5, #6
  40c032:	462b      	mov	r3, r5
  40c034:	bf28      	it	cs
  40c036:	2306      	movcs	r3, #6
  40c038:	930d      	str	r3, [sp, #52]	; 0x34
  40c03a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c03e:	46b3      	mov	fp, r6
  40c040:	970e      	str	r7, [sp, #56]	; 0x38
  40c042:	9613      	str	r6, [sp, #76]	; 0x4c
  40c044:	4637      	mov	r7, r6
  40c046:	9308      	str	r3, [sp, #32]
  40c048:	4e04      	ldr	r6, [pc, #16]	; (40c05c <_svfprintf_r+0x1468>)
  40c04a:	f7fe bf99 	b.w	40af80 <_svfprintf_r+0x38c>
  40c04e:	bf00      	nop
  40c050:	0041298c 	.word	0x0041298c
  40c054:	0041293c 	.word	0x0041293c
  40c058:	66666667 	.word	0x66666667
  40c05c:	00412984 	.word	0x00412984
  40c060:	aa23      	add	r2, sp, #140	; 0x8c
  40c062:	9909      	ldr	r1, [sp, #36]	; 0x24
  40c064:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c066:	f004 f903 	bl	410270 <__ssprint_r>
  40c06a:	2800      	cmp	r0, #0
  40c06c:	f47e aebb 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40c070:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c072:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40c074:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40c076:	1ad3      	subs	r3, r2, r3
  40c078:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40c07c:	e4e7      	b.n	40ba4e <_svfprintf_r+0xe5a>
  40c07e:	f04f 0b06 	mov.w	fp, #6
  40c082:	e58f      	b.n	40bba4 <_svfprintf_r+0xfb0>
  40c084:	a821      	add	r0, sp, #132	; 0x84
  40c086:	a91e      	add	r1, sp, #120	; 0x78
  40c088:	9004      	str	r0, [sp, #16]
  40c08a:	9103      	str	r1, [sp, #12]
  40c08c:	a81d      	add	r0, sp, #116	; 0x74
  40c08e:	2103      	movs	r1, #3
  40c090:	9002      	str	r0, [sp, #8]
  40c092:	9a08      	ldr	r2, [sp, #32]
  40c094:	f8cd b004 	str.w	fp, [sp, #4]
  40c098:	463b      	mov	r3, r7
  40c09a:	9100      	str	r1, [sp, #0]
  40c09c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c09e:	f001 f96f 	bl	40d380 <_dtoa_r>
  40c0a2:	465d      	mov	r5, fp
  40c0a4:	4606      	mov	r6, r0
  40c0a6:	eb00 040b 	add.w	r4, r0, fp
  40c0aa:	e6f9      	b.n	40bea0 <_svfprintf_r+0x12ac>
  40c0ac:	9307      	str	r3, [sp, #28]
  40c0ae:	f7ff b959 	b.w	40b364 <_svfprintf_r+0x770>
  40c0b2:	272d      	movs	r7, #45	; 0x2d
  40c0b4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40c0b8:	f7ff b8b2 	b.w	40b220 <_svfprintf_r+0x62c>
  40c0bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40c0be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40c0c0:	4413      	add	r3, r2
  40c0c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40c0c4:	930d      	str	r3, [sp, #52]	; 0x34
  40c0c6:	2a00      	cmp	r2, #0
  40c0c8:	dd7e      	ble.n	40c1c8 <_svfprintf_r+0x15d4>
  40c0ca:	2267      	movs	r2, #103	; 0x67
  40c0cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c0d0:	9211      	str	r2, [sp, #68]	; 0x44
  40c0d2:	e5cc      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c0d4:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40c0d8:	970e      	str	r7, [sp, #56]	; 0x38
  40c0da:	9308      	str	r3, [sp, #32]
  40c0dc:	950d      	str	r5, [sp, #52]	; 0x34
  40c0de:	4683      	mov	fp, r0
  40c0e0:	9013      	str	r0, [sp, #76]	; 0x4c
  40c0e2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40c0e6:	f7fe bf4b 	b.w	40af80 <_svfprintf_r+0x38c>
  40c0ea:	9b07      	ldr	r3, [sp, #28]
  40c0ec:	07db      	lsls	r3, r3, #31
  40c0ee:	465f      	mov	r7, fp
  40c0f0:	d505      	bpl.n	40c0fe <_svfprintf_r+0x150a>
  40c0f2:	ae40      	add	r6, sp, #256	; 0x100
  40c0f4:	2330      	movs	r3, #48	; 0x30
  40c0f6:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40c0fa:	f7fe bf37 	b.w	40af6c <_svfprintf_r+0x378>
  40c0fe:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40c102:	ae30      	add	r6, sp, #192	; 0xc0
  40c104:	f7fe bf35 	b.w	40af72 <_svfprintf_r+0x37e>
  40c108:	2b00      	cmp	r3, #0
  40c10a:	dd7d      	ble.n	40c208 <_svfprintf_r+0x1614>
  40c10c:	f1bb 0f00 	cmp.w	fp, #0
  40c110:	d13d      	bne.n	40c18e <_svfprintf_r+0x159a>
  40c112:	9a07      	ldr	r2, [sp, #28]
  40c114:	07d4      	lsls	r4, r2, #31
  40c116:	d43a      	bmi.n	40c18e <_svfprintf_r+0x159a>
  40c118:	461a      	mov	r2, r3
  40c11a:	920d      	str	r2, [sp, #52]	; 0x34
  40c11c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c120:	e5a5      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c122:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40c124:	2b47      	cmp	r3, #71	; 0x47
  40c126:	f47f ad70 	bne.w	40bc0a <_svfprintf_r+0x1016>
  40c12a:	9b07      	ldr	r3, [sp, #28]
  40c12c:	07db      	lsls	r3, r3, #31
  40c12e:	f53f aeb1 	bmi.w	40be94 <_svfprintf_r+0x12a0>
  40c132:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40c134:	1b9b      	subs	r3, r3, r6
  40c136:	9312      	str	r3, [sp, #72]	; 0x48
  40c138:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c13a:	2b47      	cmp	r3, #71	; 0x47
  40c13c:	f43f aef8 	beq.w	40bf30 <_svfprintf_r+0x133c>
  40c140:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c142:	e71a      	b.n	40bf7a <_svfprintf_r+0x1386>
  40c144:	aa23      	add	r2, sp, #140	; 0x8c
  40c146:	9909      	ldr	r1, [sp, #36]	; 0x24
  40c148:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c14a:	f004 f891 	bl	410270 <__ssprint_r>
  40c14e:	2800      	cmp	r0, #0
  40c150:	f47e ae49 	bne.w	40ade6 <_svfprintf_r+0x1f2>
  40c154:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40c156:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40c158:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c15a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40c15e:	e631      	b.n	40bdc4 <_svfprintf_r+0x11d0>
  40c160:	46a0      	mov	r8, r4
  40c162:	2500      	movs	r5, #0
  40c164:	f7fe bda1 	b.w	40acaa <_svfprintf_r+0xb6>
  40c168:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40c16a:	e562      	b.n	40bc32 <_svfprintf_r+0x103e>
  40c16c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40c16e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40c170:	4413      	add	r3, r2
  40c172:	2267      	movs	r2, #103	; 0x67
  40c174:	930d      	str	r3, [sp, #52]	; 0x34
  40c176:	9211      	str	r2, [sp, #68]	; 0x44
  40c178:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c17c:	e577      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c17e:	3330      	adds	r3, #48	; 0x30
  40c180:	2230      	movs	r2, #48	; 0x30
  40c182:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40c186:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40c18a:	ab20      	add	r3, sp, #128	; 0x80
  40c18c:	e731      	b.n	40bff2 <_svfprintf_r+0x13fe>
  40c18e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40c190:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40c192:	189d      	adds	r5, r3, r2
  40c194:	eb05 030b 	add.w	r3, r5, fp
  40c198:	930d      	str	r3, [sp, #52]	; 0x34
  40c19a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c19e:	e566      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c1a0:	9808      	ldr	r0, [sp, #32]
  40c1a2:	4639      	mov	r1, r7
  40c1a4:	2200      	movs	r2, #0
  40c1a6:	2300      	movs	r3, #0
  40c1a8:	f7fb feaa 	bl	407f00 <__aeabi_dcmpeq>
  40c1ac:	2800      	cmp	r0, #0
  40c1ae:	f47f ae7b 	bne.w	40bea8 <_svfprintf_r+0x12b4>
  40c1b2:	f1c5 0501 	rsb	r5, r5, #1
  40c1b6:	951d      	str	r5, [sp, #116]	; 0x74
  40c1b8:	442c      	add	r4, r5
  40c1ba:	e527      	b.n	40bc0c <_svfprintf_r+0x1018>
  40c1bc:	4e32      	ldr	r6, [pc, #200]	; (40c288 <_svfprintf_r+0x1694>)
  40c1be:	4b33      	ldr	r3, [pc, #204]	; (40c28c <_svfprintf_r+0x1698>)
  40c1c0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40c1c4:	f7ff b82e 	b.w	40b224 <_svfprintf_r+0x630>
  40c1c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40c1ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40c1cc:	f1c3 0301 	rsb	r3, r3, #1
  40c1d0:	441a      	add	r2, r3
  40c1d2:	4613      	mov	r3, r2
  40c1d4:	920d      	str	r2, [sp, #52]	; 0x34
  40c1d6:	e778      	b.n	40c0ca <_svfprintf_r+0x14d6>
  40c1d8:	9b07      	ldr	r3, [sp, #28]
  40c1da:	f013 0301 	ands.w	r3, r3, #1
  40c1de:	f47f af11 	bne.w	40c004 <_svfprintf_r+0x1410>
  40c1e2:	9313      	str	r3, [sp, #76]	; 0x4c
  40c1e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c1e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c1ea:	e540      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c1ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  40c1ee:	f898 3001 	ldrb.w	r3, [r8, #1]
  40c1f2:	6805      	ldr	r5, [r0, #0]
  40c1f4:	3004      	adds	r0, #4
  40c1f6:	2d00      	cmp	r5, #0
  40c1f8:	900e      	str	r0, [sp, #56]	; 0x38
  40c1fa:	46a0      	mov	r8, r4
  40c1fc:	f6be ad53 	bge.w	40aca6 <_svfprintf_r+0xb2>
  40c200:	f04f 35ff 	mov.w	r5, #4294967295
  40c204:	f7fe bd4f 	b.w	40aca6 <_svfprintf_r+0xb2>
  40c208:	f1bb 0f00 	cmp.w	fp, #0
  40c20c:	d102      	bne.n	40c214 <_svfprintf_r+0x1620>
  40c20e:	9b07      	ldr	r3, [sp, #28]
  40c210:	07d8      	lsls	r0, r3, #31
  40c212:	d507      	bpl.n	40c224 <_svfprintf_r+0x1630>
  40c214:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40c216:	1c5d      	adds	r5, r3, #1
  40c218:	eb05 030b 	add.w	r3, r5, fp
  40c21c:	930d      	str	r3, [sp, #52]	; 0x34
  40c21e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40c222:	e524      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c224:	2301      	movs	r3, #1
  40c226:	930d      	str	r3, [sp, #52]	; 0x34
  40c228:	e521      	b.n	40bc6e <_svfprintf_r+0x107a>
  40c22a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c22e:	f7ff b921 	b.w	40b474 <_svfprintf_r+0x880>
  40c232:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40c234:	230c      	movs	r3, #12
  40c236:	6013      	str	r3, [r2, #0]
  40c238:	f04f 30ff 	mov.w	r0, #4294967295
  40c23c:	f7fe bddc 	b.w	40adf8 <_svfprintf_r+0x204>
  40c240:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c244:	f7ff b8f9 	b.w	40b43a <_svfprintf_r+0x846>
  40c248:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40c24c:	e6d1      	b.n	40bff2 <_svfprintf_r+0x13fe>
  40c24e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c252:	f7fe bdd9 	b.w	40ae08 <_svfprintf_r+0x214>
  40c256:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c25a:	f7ff b857 	b.w	40b30c <_svfprintf_r+0x718>
  40c25e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c262:	f7ff b825 	b.w	40b2b0 <_svfprintf_r+0x6bc>
  40c266:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c26a:	f7ff b94c 	b.w	40b506 <_svfprintf_r+0x912>
  40c26e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c272:	f7fe bff3 	b.w	40b25c <_svfprintf_r+0x668>
  40c276:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c27a:	f7fe bfa3 	b.w	40b1c4 <_svfprintf_r+0x5d0>
  40c27e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40c282:	f7fe be33 	b.w	40aeec <_svfprintf_r+0x2f8>
  40c286:	bf00      	nop
  40c288:	00412958 	.word	0x00412958
  40c28c:	00412954 	.word	0x00412954

0040c290 <__sprint_r.part.0>:
  40c290:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40c292:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c296:	049c      	lsls	r4, r3, #18
  40c298:	4692      	mov	sl, r2
  40c29a:	d52c      	bpl.n	40c2f6 <__sprint_r.part.0+0x66>
  40c29c:	6893      	ldr	r3, [r2, #8]
  40c29e:	6812      	ldr	r2, [r2, #0]
  40c2a0:	b33b      	cbz	r3, 40c2f2 <__sprint_r.part.0+0x62>
  40c2a2:	460f      	mov	r7, r1
  40c2a4:	4680      	mov	r8, r0
  40c2a6:	f102 0908 	add.w	r9, r2, #8
  40c2aa:	e919 0060 	ldmdb	r9, {r5, r6}
  40c2ae:	08b6      	lsrs	r6, r6, #2
  40c2b0:	d017      	beq.n	40c2e2 <__sprint_r.part.0+0x52>
  40c2b2:	3d04      	subs	r5, #4
  40c2b4:	2400      	movs	r4, #0
  40c2b6:	e001      	b.n	40c2bc <__sprint_r.part.0+0x2c>
  40c2b8:	42a6      	cmp	r6, r4
  40c2ba:	d010      	beq.n	40c2de <__sprint_r.part.0+0x4e>
  40c2bc:	463a      	mov	r2, r7
  40c2be:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40c2c2:	4640      	mov	r0, r8
  40c2c4:	f002 f92a 	bl	40e51c <_fputwc_r>
  40c2c8:	1c43      	adds	r3, r0, #1
  40c2ca:	f104 0401 	add.w	r4, r4, #1
  40c2ce:	d1f3      	bne.n	40c2b8 <__sprint_r.part.0+0x28>
  40c2d0:	2300      	movs	r3, #0
  40c2d2:	f8ca 3008 	str.w	r3, [sl, #8]
  40c2d6:	f8ca 3004 	str.w	r3, [sl, #4]
  40c2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c2de:	f8da 3008 	ldr.w	r3, [sl, #8]
  40c2e2:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40c2e6:	f8ca 3008 	str.w	r3, [sl, #8]
  40c2ea:	f109 0908 	add.w	r9, r9, #8
  40c2ee:	2b00      	cmp	r3, #0
  40c2f0:	d1db      	bne.n	40c2aa <__sprint_r.part.0+0x1a>
  40c2f2:	2000      	movs	r0, #0
  40c2f4:	e7ec      	b.n	40c2d0 <__sprint_r.part.0+0x40>
  40c2f6:	f002 fa59 	bl	40e7ac <__sfvwrite_r>
  40c2fa:	2300      	movs	r3, #0
  40c2fc:	f8ca 3008 	str.w	r3, [sl, #8]
  40c300:	f8ca 3004 	str.w	r3, [sl, #4]
  40c304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040c308 <_vfiprintf_r>:
  40c308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c30c:	b0ab      	sub	sp, #172	; 0xac
  40c30e:	461c      	mov	r4, r3
  40c310:	9100      	str	r1, [sp, #0]
  40c312:	4690      	mov	r8, r2
  40c314:	9304      	str	r3, [sp, #16]
  40c316:	9005      	str	r0, [sp, #20]
  40c318:	b118      	cbz	r0, 40c322 <_vfiprintf_r+0x1a>
  40c31a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40c31c:	2b00      	cmp	r3, #0
  40c31e:	f000 80de 	beq.w	40c4de <_vfiprintf_r+0x1d6>
  40c322:	9800      	ldr	r0, [sp, #0]
  40c324:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  40c328:	b28a      	uxth	r2, r1
  40c32a:	0495      	lsls	r5, r2, #18
  40c32c:	d407      	bmi.n	40c33e <_vfiprintf_r+0x36>
  40c32e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40c330:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40c334:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40c338:	8182      	strh	r2, [r0, #12]
  40c33a:	6643      	str	r3, [r0, #100]	; 0x64
  40c33c:	b292      	uxth	r2, r2
  40c33e:	0711      	lsls	r1, r2, #28
  40c340:	f140 80b1 	bpl.w	40c4a6 <_vfiprintf_r+0x19e>
  40c344:	9b00      	ldr	r3, [sp, #0]
  40c346:	691b      	ldr	r3, [r3, #16]
  40c348:	2b00      	cmp	r3, #0
  40c34a:	f000 80ac 	beq.w	40c4a6 <_vfiprintf_r+0x19e>
  40c34e:	f002 021a 	and.w	r2, r2, #26
  40c352:	2a0a      	cmp	r2, #10
  40c354:	f000 80b5 	beq.w	40c4c2 <_vfiprintf_r+0x1ba>
  40c358:	2300      	movs	r3, #0
  40c35a:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40c35e:	9302      	str	r3, [sp, #8]
  40c360:	930f      	str	r3, [sp, #60]	; 0x3c
  40c362:	930e      	str	r3, [sp, #56]	; 0x38
  40c364:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40c368:	46da      	mov	sl, fp
  40c36a:	f898 3000 	ldrb.w	r3, [r8]
  40c36e:	4644      	mov	r4, r8
  40c370:	b1fb      	cbz	r3, 40c3b2 <_vfiprintf_r+0xaa>
  40c372:	2b25      	cmp	r3, #37	; 0x25
  40c374:	d102      	bne.n	40c37c <_vfiprintf_r+0x74>
  40c376:	e01c      	b.n	40c3b2 <_vfiprintf_r+0xaa>
  40c378:	2b25      	cmp	r3, #37	; 0x25
  40c37a:	d003      	beq.n	40c384 <_vfiprintf_r+0x7c>
  40c37c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40c380:	2b00      	cmp	r3, #0
  40c382:	d1f9      	bne.n	40c378 <_vfiprintf_r+0x70>
  40c384:	ebc8 0504 	rsb	r5, r8, r4
  40c388:	b19d      	cbz	r5, 40c3b2 <_vfiprintf_r+0xaa>
  40c38a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40c38c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40c38e:	f8ca 8000 	str.w	r8, [sl]
  40c392:	3301      	adds	r3, #1
  40c394:	442a      	add	r2, r5
  40c396:	2b07      	cmp	r3, #7
  40c398:	f8ca 5004 	str.w	r5, [sl, #4]
  40c39c:	920f      	str	r2, [sp, #60]	; 0x3c
  40c39e:	930e      	str	r3, [sp, #56]	; 0x38
  40c3a0:	dd7b      	ble.n	40c49a <_vfiprintf_r+0x192>
  40c3a2:	2a00      	cmp	r2, #0
  40c3a4:	f040 8528 	bne.w	40cdf8 <_vfiprintf_r+0xaf0>
  40c3a8:	9b02      	ldr	r3, [sp, #8]
  40c3aa:	920e      	str	r2, [sp, #56]	; 0x38
  40c3ac:	442b      	add	r3, r5
  40c3ae:	46da      	mov	sl, fp
  40c3b0:	9302      	str	r3, [sp, #8]
  40c3b2:	7823      	ldrb	r3, [r4, #0]
  40c3b4:	2b00      	cmp	r3, #0
  40c3b6:	f000 843e 	beq.w	40cc36 <_vfiprintf_r+0x92e>
  40c3ba:	2100      	movs	r1, #0
  40c3bc:	f04f 0300 	mov.w	r3, #0
  40c3c0:	f04f 32ff 	mov.w	r2, #4294967295
  40c3c4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40c3c8:	f104 0801 	add.w	r8, r4, #1
  40c3cc:	7863      	ldrb	r3, [r4, #1]
  40c3ce:	9201      	str	r2, [sp, #4]
  40c3d0:	4608      	mov	r0, r1
  40c3d2:	460e      	mov	r6, r1
  40c3d4:	460c      	mov	r4, r1
  40c3d6:	f108 0801 	add.w	r8, r8, #1
  40c3da:	f1a3 0220 	sub.w	r2, r3, #32
  40c3de:	2a58      	cmp	r2, #88	; 0x58
  40c3e0:	f200 8393 	bhi.w	40cb0a <_vfiprintf_r+0x802>
  40c3e4:	e8df f012 	tbh	[pc, r2, lsl #1]
  40c3e8:	03910346 	.word	0x03910346
  40c3ec:	034e0391 	.word	0x034e0391
  40c3f0:	03910391 	.word	0x03910391
  40c3f4:	03910391 	.word	0x03910391
  40c3f8:	03910391 	.word	0x03910391
  40c3fc:	02670289 	.word	0x02670289
  40c400:	00800391 	.word	0x00800391
  40c404:	0391026c 	.word	0x0391026c
  40c408:	025901c6 	.word	0x025901c6
  40c40c:	02590259 	.word	0x02590259
  40c410:	02590259 	.word	0x02590259
  40c414:	02590259 	.word	0x02590259
  40c418:	02590259 	.word	0x02590259
  40c41c:	03910391 	.word	0x03910391
  40c420:	03910391 	.word	0x03910391
  40c424:	03910391 	.word	0x03910391
  40c428:	03910391 	.word	0x03910391
  40c42c:	03910391 	.word	0x03910391
  40c430:	039101cb 	.word	0x039101cb
  40c434:	03910391 	.word	0x03910391
  40c438:	03910391 	.word	0x03910391
  40c43c:	03910391 	.word	0x03910391
  40c440:	03910391 	.word	0x03910391
  40c444:	02140391 	.word	0x02140391
  40c448:	03910391 	.word	0x03910391
  40c44c:	03910391 	.word	0x03910391
  40c450:	02ee0391 	.word	0x02ee0391
  40c454:	03910391 	.word	0x03910391
  40c458:	03910311 	.word	0x03910311
  40c45c:	03910391 	.word	0x03910391
  40c460:	03910391 	.word	0x03910391
  40c464:	03910391 	.word	0x03910391
  40c468:	03910391 	.word	0x03910391
  40c46c:	03340391 	.word	0x03340391
  40c470:	0391038a 	.word	0x0391038a
  40c474:	03910391 	.word	0x03910391
  40c478:	038a0367 	.word	0x038a0367
  40c47c:	03910391 	.word	0x03910391
  40c480:	0391036c 	.word	0x0391036c
  40c484:	02950379 	.word	0x02950379
  40c488:	02e90085 	.word	0x02e90085
  40c48c:	029b0391 	.word	0x029b0391
  40c490:	02ba0391 	.word	0x02ba0391
  40c494:	03910391 	.word	0x03910391
  40c498:	0353      	.short	0x0353
  40c49a:	f10a 0a08 	add.w	sl, sl, #8
  40c49e:	9b02      	ldr	r3, [sp, #8]
  40c4a0:	442b      	add	r3, r5
  40c4a2:	9302      	str	r3, [sp, #8]
  40c4a4:	e785      	b.n	40c3b2 <_vfiprintf_r+0xaa>
  40c4a6:	9900      	ldr	r1, [sp, #0]
  40c4a8:	9805      	ldr	r0, [sp, #20]
  40c4aa:	f000 fe61 	bl	40d170 <__swsetup_r>
  40c4ae:	2800      	cmp	r0, #0
  40c4b0:	f040 8558 	bne.w	40cf64 <_vfiprintf_r+0xc5c>
  40c4b4:	9b00      	ldr	r3, [sp, #0]
  40c4b6:	899a      	ldrh	r2, [r3, #12]
  40c4b8:	f002 021a 	and.w	r2, r2, #26
  40c4bc:	2a0a      	cmp	r2, #10
  40c4be:	f47f af4b 	bne.w	40c358 <_vfiprintf_r+0x50>
  40c4c2:	9900      	ldr	r1, [sp, #0]
  40c4c4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40c4c8:	2b00      	cmp	r3, #0
  40c4ca:	f6ff af45 	blt.w	40c358 <_vfiprintf_r+0x50>
  40c4ce:	4623      	mov	r3, r4
  40c4d0:	4642      	mov	r2, r8
  40c4d2:	9805      	ldr	r0, [sp, #20]
  40c4d4:	f000 fe16 	bl	40d104 <__sbprintf>
  40c4d8:	b02b      	add	sp, #172	; 0xac
  40c4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c4de:	f001 ffb3 	bl	40e448 <__sinit>
  40c4e2:	e71e      	b.n	40c322 <_vfiprintf_r+0x1a>
  40c4e4:	4264      	negs	r4, r4
  40c4e6:	9304      	str	r3, [sp, #16]
  40c4e8:	f046 0604 	orr.w	r6, r6, #4
  40c4ec:	f898 3000 	ldrb.w	r3, [r8]
  40c4f0:	e771      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40c4f2:	2130      	movs	r1, #48	; 0x30
  40c4f4:	9804      	ldr	r0, [sp, #16]
  40c4f6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  40c4fa:	9901      	ldr	r1, [sp, #4]
  40c4fc:	9406      	str	r4, [sp, #24]
  40c4fe:	f04f 0300 	mov.w	r3, #0
  40c502:	2278      	movs	r2, #120	; 0x78
  40c504:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40c508:	2900      	cmp	r1, #0
  40c50a:	4603      	mov	r3, r0
  40c50c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40c510:	6804      	ldr	r4, [r0, #0]
  40c512:	f103 0304 	add.w	r3, r3, #4
  40c516:	f04f 0500 	mov.w	r5, #0
  40c51a:	f046 0202 	orr.w	r2, r6, #2
  40c51e:	f2c0 8525 	blt.w	40cf6c <_vfiprintf_r+0xc64>
  40c522:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40c526:	ea54 0205 	orrs.w	r2, r4, r5
  40c52a:	f046 0602 	orr.w	r6, r6, #2
  40c52e:	9304      	str	r3, [sp, #16]
  40c530:	f040 84bf 	bne.w	40ceb2 <_vfiprintf_r+0xbaa>
  40c534:	48b3      	ldr	r0, [pc, #716]	; (40c804 <_vfiprintf_r+0x4fc>)
  40c536:	9b01      	ldr	r3, [sp, #4]
  40c538:	2b00      	cmp	r3, #0
  40c53a:	f040 841c 	bne.w	40cd76 <_vfiprintf_r+0xa6e>
  40c53e:	4699      	mov	r9, r3
  40c540:	2300      	movs	r3, #0
  40c542:	9301      	str	r3, [sp, #4]
  40c544:	9303      	str	r3, [sp, #12]
  40c546:	465f      	mov	r7, fp
  40c548:	9b01      	ldr	r3, [sp, #4]
  40c54a:	9a03      	ldr	r2, [sp, #12]
  40c54c:	4293      	cmp	r3, r2
  40c54e:	bfb8      	it	lt
  40c550:	4613      	movlt	r3, r2
  40c552:	461d      	mov	r5, r3
  40c554:	f1b9 0f00 	cmp.w	r9, #0
  40c558:	d000      	beq.n	40c55c <_vfiprintf_r+0x254>
  40c55a:	3501      	adds	r5, #1
  40c55c:	f016 0302 	ands.w	r3, r6, #2
  40c560:	9307      	str	r3, [sp, #28]
  40c562:	bf18      	it	ne
  40c564:	3502      	addne	r5, #2
  40c566:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  40c56a:	9308      	str	r3, [sp, #32]
  40c56c:	f040 82f1 	bne.w	40cb52 <_vfiprintf_r+0x84a>
  40c570:	9b06      	ldr	r3, [sp, #24]
  40c572:	1b5c      	subs	r4, r3, r5
  40c574:	2c00      	cmp	r4, #0
  40c576:	f340 82ec 	ble.w	40cb52 <_vfiprintf_r+0x84a>
  40c57a:	2c10      	cmp	r4, #16
  40c57c:	f340 8556 	ble.w	40d02c <_vfiprintf_r+0xd24>
  40c580:	f8df 9284 	ldr.w	r9, [pc, #644]	; 40c808 <_vfiprintf_r+0x500>
  40c584:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  40c588:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40c58a:	46d4      	mov	ip, sl
  40c58c:	2310      	movs	r3, #16
  40c58e:	46c2      	mov	sl, r8
  40c590:	4670      	mov	r0, lr
  40c592:	46a8      	mov	r8, r5
  40c594:	464d      	mov	r5, r9
  40c596:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40c59a:	e007      	b.n	40c5ac <_vfiprintf_r+0x2a4>
  40c59c:	f100 0e02 	add.w	lr, r0, #2
  40c5a0:	f10c 0c08 	add.w	ip, ip, #8
  40c5a4:	4608      	mov	r0, r1
  40c5a6:	3c10      	subs	r4, #16
  40c5a8:	2c10      	cmp	r4, #16
  40c5aa:	dd13      	ble.n	40c5d4 <_vfiprintf_r+0x2cc>
  40c5ac:	1c41      	adds	r1, r0, #1
  40c5ae:	3210      	adds	r2, #16
  40c5b0:	2907      	cmp	r1, #7
  40c5b2:	920f      	str	r2, [sp, #60]	; 0x3c
  40c5b4:	f8cc 5000 	str.w	r5, [ip]
  40c5b8:	f8cc 3004 	str.w	r3, [ip, #4]
  40c5bc:	910e      	str	r1, [sp, #56]	; 0x38
  40c5be:	dded      	ble.n	40c59c <_vfiprintf_r+0x294>
  40c5c0:	2a00      	cmp	r2, #0
  40c5c2:	f040 82b7 	bne.w	40cb34 <_vfiprintf_r+0x82c>
  40c5c6:	3c10      	subs	r4, #16
  40c5c8:	2c10      	cmp	r4, #16
  40c5ca:	4610      	mov	r0, r2
  40c5cc:	f04f 0e01 	mov.w	lr, #1
  40c5d0:	46dc      	mov	ip, fp
  40c5d2:	dceb      	bgt.n	40c5ac <_vfiprintf_r+0x2a4>
  40c5d4:	46a9      	mov	r9, r5
  40c5d6:	4670      	mov	r0, lr
  40c5d8:	4645      	mov	r5, r8
  40c5da:	46d0      	mov	r8, sl
  40c5dc:	46e2      	mov	sl, ip
  40c5de:	4422      	add	r2, r4
  40c5e0:	2807      	cmp	r0, #7
  40c5e2:	920f      	str	r2, [sp, #60]	; 0x3c
  40c5e4:	f8ca 9000 	str.w	r9, [sl]
  40c5e8:	f8ca 4004 	str.w	r4, [sl, #4]
  40c5ec:	900e      	str	r0, [sp, #56]	; 0x38
  40c5ee:	f300 8375 	bgt.w	40ccdc <_vfiprintf_r+0x9d4>
  40c5f2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40c5f6:	f10a 0a08 	add.w	sl, sl, #8
  40c5fa:	f100 0e01 	add.w	lr, r0, #1
  40c5fe:	2b00      	cmp	r3, #0
  40c600:	f040 82b0 	bne.w	40cb64 <_vfiprintf_r+0x85c>
  40c604:	9b07      	ldr	r3, [sp, #28]
  40c606:	2b00      	cmp	r3, #0
  40c608:	f000 82c3 	beq.w	40cb92 <_vfiprintf_r+0x88a>
  40c60c:	3202      	adds	r2, #2
  40c60e:	a90c      	add	r1, sp, #48	; 0x30
  40c610:	2302      	movs	r3, #2
  40c612:	f1be 0f07 	cmp.w	lr, #7
  40c616:	920f      	str	r2, [sp, #60]	; 0x3c
  40c618:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40c61c:	e88a 000a 	stmia.w	sl, {r1, r3}
  40c620:	f340 8378 	ble.w	40cd14 <_vfiprintf_r+0xa0c>
  40c624:	2a00      	cmp	r2, #0
  40c626:	f040 840a 	bne.w	40ce3e <_vfiprintf_r+0xb36>
  40c62a:	9b08      	ldr	r3, [sp, #32]
  40c62c:	2b80      	cmp	r3, #128	; 0x80
  40c62e:	f04f 0e01 	mov.w	lr, #1
  40c632:	4610      	mov	r0, r2
  40c634:	46da      	mov	sl, fp
  40c636:	f040 82b0 	bne.w	40cb9a <_vfiprintf_r+0x892>
  40c63a:	9b06      	ldr	r3, [sp, #24]
  40c63c:	1b5c      	subs	r4, r3, r5
  40c63e:	2c00      	cmp	r4, #0
  40c640:	f340 82ab 	ble.w	40cb9a <_vfiprintf_r+0x892>
  40c644:	2c10      	cmp	r4, #16
  40c646:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40c80c <_vfiprintf_r+0x504>
  40c64a:	f340 850b 	ble.w	40d064 <_vfiprintf_r+0xd5c>
  40c64e:	46d6      	mov	lr, sl
  40c650:	2310      	movs	r3, #16
  40c652:	46c2      	mov	sl, r8
  40c654:	46a8      	mov	r8, r5
  40c656:	464d      	mov	r5, r9
  40c658:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40c65c:	e007      	b.n	40c66e <_vfiprintf_r+0x366>
  40c65e:	f100 0c02 	add.w	ip, r0, #2
  40c662:	f10e 0e08 	add.w	lr, lr, #8
  40c666:	4608      	mov	r0, r1
  40c668:	3c10      	subs	r4, #16
  40c66a:	2c10      	cmp	r4, #16
  40c66c:	dd13      	ble.n	40c696 <_vfiprintf_r+0x38e>
  40c66e:	1c41      	adds	r1, r0, #1
  40c670:	3210      	adds	r2, #16
  40c672:	2907      	cmp	r1, #7
  40c674:	920f      	str	r2, [sp, #60]	; 0x3c
  40c676:	f8ce 5000 	str.w	r5, [lr]
  40c67a:	f8ce 3004 	str.w	r3, [lr, #4]
  40c67e:	910e      	str	r1, [sp, #56]	; 0x38
  40c680:	dded      	ble.n	40c65e <_vfiprintf_r+0x356>
  40c682:	2a00      	cmp	r2, #0
  40c684:	f040 8315 	bne.w	40ccb2 <_vfiprintf_r+0x9aa>
  40c688:	3c10      	subs	r4, #16
  40c68a:	2c10      	cmp	r4, #16
  40c68c:	f04f 0c01 	mov.w	ip, #1
  40c690:	4610      	mov	r0, r2
  40c692:	46de      	mov	lr, fp
  40c694:	dceb      	bgt.n	40c66e <_vfiprintf_r+0x366>
  40c696:	46a9      	mov	r9, r5
  40c698:	4645      	mov	r5, r8
  40c69a:	46d0      	mov	r8, sl
  40c69c:	46f2      	mov	sl, lr
  40c69e:	4422      	add	r2, r4
  40c6a0:	f1bc 0f07 	cmp.w	ip, #7
  40c6a4:	920f      	str	r2, [sp, #60]	; 0x3c
  40c6a6:	f8ca 9000 	str.w	r9, [sl]
  40c6aa:	f8ca 4004 	str.w	r4, [sl, #4]
  40c6ae:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40c6b2:	f300 83d2 	bgt.w	40ce5a <_vfiprintf_r+0xb52>
  40c6b6:	9b01      	ldr	r3, [sp, #4]
  40c6b8:	9903      	ldr	r1, [sp, #12]
  40c6ba:	1a5c      	subs	r4, r3, r1
  40c6bc:	2c00      	cmp	r4, #0
  40c6be:	f10a 0a08 	add.w	sl, sl, #8
  40c6c2:	f10c 0e01 	add.w	lr, ip, #1
  40c6c6:	4660      	mov	r0, ip
  40c6c8:	f300 826d 	bgt.w	40cba6 <_vfiprintf_r+0x89e>
  40c6cc:	9903      	ldr	r1, [sp, #12]
  40c6ce:	f8ca 7000 	str.w	r7, [sl]
  40c6d2:	440a      	add	r2, r1
  40c6d4:	f1be 0f07 	cmp.w	lr, #7
  40c6d8:	920f      	str	r2, [sp, #60]	; 0x3c
  40c6da:	f8ca 1004 	str.w	r1, [sl, #4]
  40c6de:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40c6e2:	f340 82ce 	ble.w	40cc82 <_vfiprintf_r+0x97a>
  40c6e6:	2a00      	cmp	r2, #0
  40c6e8:	f040 833a 	bne.w	40cd60 <_vfiprintf_r+0xa58>
  40c6ec:	0770      	lsls	r0, r6, #29
  40c6ee:	920e      	str	r2, [sp, #56]	; 0x38
  40c6f0:	d538      	bpl.n	40c764 <_vfiprintf_r+0x45c>
  40c6f2:	9b06      	ldr	r3, [sp, #24]
  40c6f4:	1b5c      	subs	r4, r3, r5
  40c6f6:	2c00      	cmp	r4, #0
  40c6f8:	dd34      	ble.n	40c764 <_vfiprintf_r+0x45c>
  40c6fa:	46da      	mov	sl, fp
  40c6fc:	2c10      	cmp	r4, #16
  40c6fe:	f340 84ab 	ble.w	40d058 <_vfiprintf_r+0xd50>
  40c702:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40c808 <_vfiprintf_r+0x500>
  40c706:	990e      	ldr	r1, [sp, #56]	; 0x38
  40c708:	464f      	mov	r7, r9
  40c70a:	2610      	movs	r6, #16
  40c70c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40c710:	e006      	b.n	40c720 <_vfiprintf_r+0x418>
  40c712:	1c88      	adds	r0, r1, #2
  40c714:	f10a 0a08 	add.w	sl, sl, #8
  40c718:	4619      	mov	r1, r3
  40c71a:	3c10      	subs	r4, #16
  40c71c:	2c10      	cmp	r4, #16
  40c71e:	dd13      	ble.n	40c748 <_vfiprintf_r+0x440>
  40c720:	1c4b      	adds	r3, r1, #1
  40c722:	3210      	adds	r2, #16
  40c724:	2b07      	cmp	r3, #7
  40c726:	920f      	str	r2, [sp, #60]	; 0x3c
  40c728:	f8ca 7000 	str.w	r7, [sl]
  40c72c:	f8ca 6004 	str.w	r6, [sl, #4]
  40c730:	930e      	str	r3, [sp, #56]	; 0x38
  40c732:	ddee      	ble.n	40c712 <_vfiprintf_r+0x40a>
  40c734:	2a00      	cmp	r2, #0
  40c736:	f040 828e 	bne.w	40cc56 <_vfiprintf_r+0x94e>
  40c73a:	3c10      	subs	r4, #16
  40c73c:	2c10      	cmp	r4, #16
  40c73e:	f04f 0001 	mov.w	r0, #1
  40c742:	4611      	mov	r1, r2
  40c744:	46da      	mov	sl, fp
  40c746:	dceb      	bgt.n	40c720 <_vfiprintf_r+0x418>
  40c748:	46b9      	mov	r9, r7
  40c74a:	4422      	add	r2, r4
  40c74c:	2807      	cmp	r0, #7
  40c74e:	920f      	str	r2, [sp, #60]	; 0x3c
  40c750:	f8ca 9000 	str.w	r9, [sl]
  40c754:	f8ca 4004 	str.w	r4, [sl, #4]
  40c758:	900e      	str	r0, [sp, #56]	; 0x38
  40c75a:	f340 829b 	ble.w	40cc94 <_vfiprintf_r+0x98c>
  40c75e:	2a00      	cmp	r2, #0
  40c760:	f040 8425 	bne.w	40cfae <_vfiprintf_r+0xca6>
  40c764:	9b02      	ldr	r3, [sp, #8]
  40c766:	9a06      	ldr	r2, [sp, #24]
  40c768:	42aa      	cmp	r2, r5
  40c76a:	bfac      	ite	ge
  40c76c:	189b      	addge	r3, r3, r2
  40c76e:	195b      	addlt	r3, r3, r5
  40c770:	9302      	str	r3, [sp, #8]
  40c772:	e299      	b.n	40cca8 <_vfiprintf_r+0x9a0>
  40c774:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40c778:	f898 3000 	ldrb.w	r3, [r8]
  40c77c:	e62b      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40c77e:	9406      	str	r4, [sp, #24]
  40c780:	2900      	cmp	r1, #0
  40c782:	f040 84af 	bne.w	40d0e4 <_vfiprintf_r+0xddc>
  40c786:	f046 0610 	orr.w	r6, r6, #16
  40c78a:	06b3      	lsls	r3, r6, #26
  40c78c:	f140 8312 	bpl.w	40cdb4 <_vfiprintf_r+0xaac>
  40c790:	9904      	ldr	r1, [sp, #16]
  40c792:	3107      	adds	r1, #7
  40c794:	f021 0107 	bic.w	r1, r1, #7
  40c798:	e9d1 2300 	ldrd	r2, r3, [r1]
  40c79c:	3108      	adds	r1, #8
  40c79e:	9104      	str	r1, [sp, #16]
  40c7a0:	4614      	mov	r4, r2
  40c7a2:	461d      	mov	r5, r3
  40c7a4:	2a00      	cmp	r2, #0
  40c7a6:	f173 0300 	sbcs.w	r3, r3, #0
  40c7aa:	f2c0 8386 	blt.w	40ceba <_vfiprintf_r+0xbb2>
  40c7ae:	9b01      	ldr	r3, [sp, #4]
  40c7b0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40c7b4:	2b00      	cmp	r3, #0
  40c7b6:	f2c0 831a 	blt.w	40cdee <_vfiprintf_r+0xae6>
  40c7ba:	ea54 0305 	orrs.w	r3, r4, r5
  40c7be:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40c7c2:	f000 80ed 	beq.w	40c9a0 <_vfiprintf_r+0x698>
  40c7c6:	2d00      	cmp	r5, #0
  40c7c8:	bf08      	it	eq
  40c7ca:	2c0a      	cmpeq	r4, #10
  40c7cc:	f0c0 80ed 	bcc.w	40c9aa <_vfiprintf_r+0x6a2>
  40c7d0:	465f      	mov	r7, fp
  40c7d2:	4620      	mov	r0, r4
  40c7d4:	4629      	mov	r1, r5
  40c7d6:	220a      	movs	r2, #10
  40c7d8:	2300      	movs	r3, #0
  40c7da:	f003 ffbd 	bl	410758 <__aeabi_uldivmod>
  40c7de:	3230      	adds	r2, #48	; 0x30
  40c7e0:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40c7e4:	4620      	mov	r0, r4
  40c7e6:	4629      	mov	r1, r5
  40c7e8:	2300      	movs	r3, #0
  40c7ea:	220a      	movs	r2, #10
  40c7ec:	f003 ffb4 	bl	410758 <__aeabi_uldivmod>
  40c7f0:	4604      	mov	r4, r0
  40c7f2:	460d      	mov	r5, r1
  40c7f4:	ea54 0305 	orrs.w	r3, r4, r5
  40c7f8:	d1eb      	bne.n	40c7d2 <_vfiprintf_r+0x4ca>
  40c7fa:	ebc7 030b 	rsb	r3, r7, fp
  40c7fe:	9303      	str	r3, [sp, #12]
  40c800:	e6a2      	b.n	40c548 <_vfiprintf_r+0x240>
  40c802:	bf00      	nop
  40c804:	00412970 	.word	0x00412970
  40c808:	004129b0 	.word	0x004129b0
  40c80c:	004129a0 	.word	0x004129a0
  40c810:	9406      	str	r4, [sp, #24]
  40c812:	2900      	cmp	r1, #0
  40c814:	f040 8462 	bne.w	40d0dc <_vfiprintf_r+0xdd4>
  40c818:	f046 0610 	orr.w	r6, r6, #16
  40c81c:	f016 0320 	ands.w	r3, r6, #32
  40c820:	f000 82ae 	beq.w	40cd80 <_vfiprintf_r+0xa78>
  40c824:	9b04      	ldr	r3, [sp, #16]
  40c826:	3307      	adds	r3, #7
  40c828:	f023 0307 	bic.w	r3, r3, #7
  40c82c:	f04f 0200 	mov.w	r2, #0
  40c830:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40c834:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c838:	f103 0208 	add.w	r2, r3, #8
  40c83c:	9b01      	ldr	r3, [sp, #4]
  40c83e:	9204      	str	r2, [sp, #16]
  40c840:	2b00      	cmp	r3, #0
  40c842:	f2c0 8174 	blt.w	40cb2e <_vfiprintf_r+0x826>
  40c846:	ea54 0305 	orrs.w	r3, r4, r5
  40c84a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40c84e:	f040 816e 	bne.w	40cb2e <_vfiprintf_r+0x826>
  40c852:	9b01      	ldr	r3, [sp, #4]
  40c854:	2b00      	cmp	r3, #0
  40c856:	f000 8430 	beq.w	40d0ba <_vfiprintf_r+0xdb2>
  40c85a:	f04f 0900 	mov.w	r9, #0
  40c85e:	2400      	movs	r4, #0
  40c860:	2500      	movs	r5, #0
  40c862:	465f      	mov	r7, fp
  40c864:	08e2      	lsrs	r2, r4, #3
  40c866:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40c86a:	08e9      	lsrs	r1, r5, #3
  40c86c:	f004 0307 	and.w	r3, r4, #7
  40c870:	460d      	mov	r5, r1
  40c872:	4614      	mov	r4, r2
  40c874:	3330      	adds	r3, #48	; 0x30
  40c876:	ea54 0205 	orrs.w	r2, r4, r5
  40c87a:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40c87e:	d1f1      	bne.n	40c864 <_vfiprintf_r+0x55c>
  40c880:	07f4      	lsls	r4, r6, #31
  40c882:	d5ba      	bpl.n	40c7fa <_vfiprintf_r+0x4f2>
  40c884:	2b30      	cmp	r3, #48	; 0x30
  40c886:	d0b8      	beq.n	40c7fa <_vfiprintf_r+0x4f2>
  40c888:	2230      	movs	r2, #48	; 0x30
  40c88a:	1e7b      	subs	r3, r7, #1
  40c88c:	f807 2c01 	strb.w	r2, [r7, #-1]
  40c890:	ebc3 020b 	rsb	r2, r3, fp
  40c894:	9203      	str	r2, [sp, #12]
  40c896:	461f      	mov	r7, r3
  40c898:	e656      	b.n	40c548 <_vfiprintf_r+0x240>
  40c89a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c89e:	2400      	movs	r4, #0
  40c8a0:	f818 3b01 	ldrb.w	r3, [r8], #1
  40c8a4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40c8a8:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  40c8ac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c8b0:	2a09      	cmp	r2, #9
  40c8b2:	d9f5      	bls.n	40c8a0 <_vfiprintf_r+0x598>
  40c8b4:	e591      	b.n	40c3da <_vfiprintf_r+0xd2>
  40c8b6:	f898 3000 	ldrb.w	r3, [r8]
  40c8ba:	2101      	movs	r1, #1
  40c8bc:	202b      	movs	r0, #43	; 0x2b
  40c8be:	e58a      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40c8c0:	f898 3000 	ldrb.w	r3, [r8]
  40c8c4:	2b2a      	cmp	r3, #42	; 0x2a
  40c8c6:	f108 0501 	add.w	r5, r8, #1
  40c8ca:	f000 83dd 	beq.w	40d088 <_vfiprintf_r+0xd80>
  40c8ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c8d2:	2a09      	cmp	r2, #9
  40c8d4:	46a8      	mov	r8, r5
  40c8d6:	bf98      	it	ls
  40c8d8:	2500      	movls	r5, #0
  40c8da:	f200 83ce 	bhi.w	40d07a <_vfiprintf_r+0xd72>
  40c8de:	f818 3b01 	ldrb.w	r3, [r8], #1
  40c8e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40c8e6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40c8ea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c8ee:	2a09      	cmp	r2, #9
  40c8f0:	d9f5      	bls.n	40c8de <_vfiprintf_r+0x5d6>
  40c8f2:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40c8f6:	9201      	str	r2, [sp, #4]
  40c8f8:	e56f      	b.n	40c3da <_vfiprintf_r+0xd2>
  40c8fa:	9a04      	ldr	r2, [sp, #16]
  40c8fc:	6814      	ldr	r4, [r2, #0]
  40c8fe:	4613      	mov	r3, r2
  40c900:	2c00      	cmp	r4, #0
  40c902:	f103 0304 	add.w	r3, r3, #4
  40c906:	f6ff aded 	blt.w	40c4e4 <_vfiprintf_r+0x1dc>
  40c90a:	9304      	str	r3, [sp, #16]
  40c90c:	f898 3000 	ldrb.w	r3, [r8]
  40c910:	e561      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40c912:	9406      	str	r4, [sp, #24]
  40c914:	2900      	cmp	r1, #0
  40c916:	d081      	beq.n	40c81c <_vfiprintf_r+0x514>
  40c918:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c91c:	e77e      	b.n	40c81c <_vfiprintf_r+0x514>
  40c91e:	9a04      	ldr	r2, [sp, #16]
  40c920:	9406      	str	r4, [sp, #24]
  40c922:	6817      	ldr	r7, [r2, #0]
  40c924:	f04f 0300 	mov.w	r3, #0
  40c928:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40c92c:	1d14      	adds	r4, r2, #4
  40c92e:	9b01      	ldr	r3, [sp, #4]
  40c930:	2f00      	cmp	r7, #0
  40c932:	f000 8386 	beq.w	40d042 <_vfiprintf_r+0xd3a>
  40c936:	2b00      	cmp	r3, #0
  40c938:	f2c0 835f 	blt.w	40cffa <_vfiprintf_r+0xcf2>
  40c93c:	461a      	mov	r2, r3
  40c93e:	2100      	movs	r1, #0
  40c940:	4638      	mov	r0, r7
  40c942:	f002 fd15 	bl	40f370 <memchr>
  40c946:	2800      	cmp	r0, #0
  40c948:	f000 838f 	beq.w	40d06a <_vfiprintf_r+0xd62>
  40c94c:	1bc3      	subs	r3, r0, r7
  40c94e:	9303      	str	r3, [sp, #12]
  40c950:	2300      	movs	r3, #0
  40c952:	9404      	str	r4, [sp, #16]
  40c954:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40c958:	9301      	str	r3, [sp, #4]
  40c95a:	e5f5      	b.n	40c548 <_vfiprintf_r+0x240>
  40c95c:	9406      	str	r4, [sp, #24]
  40c95e:	2900      	cmp	r1, #0
  40c960:	f040 83b9 	bne.w	40d0d6 <_vfiprintf_r+0xdce>
  40c964:	f016 0920 	ands.w	r9, r6, #32
  40c968:	d135      	bne.n	40c9d6 <_vfiprintf_r+0x6ce>
  40c96a:	f016 0310 	ands.w	r3, r6, #16
  40c96e:	d103      	bne.n	40c978 <_vfiprintf_r+0x670>
  40c970:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40c974:	f040 832a 	bne.w	40cfcc <_vfiprintf_r+0xcc4>
  40c978:	9a04      	ldr	r2, [sp, #16]
  40c97a:	4613      	mov	r3, r2
  40c97c:	6814      	ldr	r4, [r2, #0]
  40c97e:	9a01      	ldr	r2, [sp, #4]
  40c980:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40c984:	2a00      	cmp	r2, #0
  40c986:	f103 0304 	add.w	r3, r3, #4
  40c98a:	f04f 0500 	mov.w	r5, #0
  40c98e:	f2c0 8332 	blt.w	40cff6 <_vfiprintf_r+0xcee>
  40c992:	ea54 0205 	orrs.w	r2, r4, r5
  40c996:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40c99a:	9304      	str	r3, [sp, #16]
  40c99c:	f47f af13 	bne.w	40c7c6 <_vfiprintf_r+0x4be>
  40c9a0:	9b01      	ldr	r3, [sp, #4]
  40c9a2:	2b00      	cmp	r3, #0
  40c9a4:	f43f adcc 	beq.w	40c540 <_vfiprintf_r+0x238>
  40c9a8:	2400      	movs	r4, #0
  40c9aa:	af2a      	add	r7, sp, #168	; 0xa8
  40c9ac:	3430      	adds	r4, #48	; 0x30
  40c9ae:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40c9b2:	ebc7 030b 	rsb	r3, r7, fp
  40c9b6:	9303      	str	r3, [sp, #12]
  40c9b8:	e5c6      	b.n	40c548 <_vfiprintf_r+0x240>
  40c9ba:	f046 0620 	orr.w	r6, r6, #32
  40c9be:	f898 3000 	ldrb.w	r3, [r8]
  40c9c2:	e508      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40c9c4:	9406      	str	r4, [sp, #24]
  40c9c6:	2900      	cmp	r1, #0
  40c9c8:	f040 836e 	bne.w	40d0a8 <_vfiprintf_r+0xda0>
  40c9cc:	f046 0610 	orr.w	r6, r6, #16
  40c9d0:	f016 0920 	ands.w	r9, r6, #32
  40c9d4:	d0c9      	beq.n	40c96a <_vfiprintf_r+0x662>
  40c9d6:	9b04      	ldr	r3, [sp, #16]
  40c9d8:	3307      	adds	r3, #7
  40c9da:	f023 0307 	bic.w	r3, r3, #7
  40c9de:	f04f 0200 	mov.w	r2, #0
  40c9e2:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40c9e6:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c9ea:	f103 0208 	add.w	r2, r3, #8
  40c9ee:	9b01      	ldr	r3, [sp, #4]
  40c9f0:	9204      	str	r2, [sp, #16]
  40c9f2:	2b00      	cmp	r3, #0
  40c9f4:	f2c0 81f9 	blt.w	40cdea <_vfiprintf_r+0xae2>
  40c9f8:	ea54 0305 	orrs.w	r3, r4, r5
  40c9fc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40ca00:	f04f 0900 	mov.w	r9, #0
  40ca04:	f47f aedf 	bne.w	40c7c6 <_vfiprintf_r+0x4be>
  40ca08:	e7ca      	b.n	40c9a0 <_vfiprintf_r+0x698>
  40ca0a:	9406      	str	r4, [sp, #24]
  40ca0c:	2900      	cmp	r1, #0
  40ca0e:	f040 8351 	bne.w	40d0b4 <_vfiprintf_r+0xdac>
  40ca12:	06b2      	lsls	r2, r6, #26
  40ca14:	48ae      	ldr	r0, [pc, #696]	; (40ccd0 <_vfiprintf_r+0x9c8>)
  40ca16:	d541      	bpl.n	40ca9c <_vfiprintf_r+0x794>
  40ca18:	9a04      	ldr	r2, [sp, #16]
  40ca1a:	3207      	adds	r2, #7
  40ca1c:	f022 0207 	bic.w	r2, r2, #7
  40ca20:	e9d2 4500 	ldrd	r4, r5, [r2]
  40ca24:	f102 0108 	add.w	r1, r2, #8
  40ca28:	9104      	str	r1, [sp, #16]
  40ca2a:	f016 0901 	ands.w	r9, r6, #1
  40ca2e:	f000 8177 	beq.w	40cd20 <_vfiprintf_r+0xa18>
  40ca32:	ea54 0205 	orrs.w	r2, r4, r5
  40ca36:	f040 8226 	bne.w	40ce86 <_vfiprintf_r+0xb7e>
  40ca3a:	f04f 0300 	mov.w	r3, #0
  40ca3e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40ca42:	9b01      	ldr	r3, [sp, #4]
  40ca44:	2b00      	cmp	r3, #0
  40ca46:	f2c0 8196 	blt.w	40cd76 <_vfiprintf_r+0xa6e>
  40ca4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40ca4e:	e572      	b.n	40c536 <_vfiprintf_r+0x22e>
  40ca50:	9a04      	ldr	r2, [sp, #16]
  40ca52:	9406      	str	r4, [sp, #24]
  40ca54:	6813      	ldr	r3, [r2, #0]
  40ca56:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40ca5a:	4613      	mov	r3, r2
  40ca5c:	f04f 0100 	mov.w	r1, #0
  40ca60:	2501      	movs	r5, #1
  40ca62:	3304      	adds	r3, #4
  40ca64:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40ca68:	9304      	str	r3, [sp, #16]
  40ca6a:	9503      	str	r5, [sp, #12]
  40ca6c:	af10      	add	r7, sp, #64	; 0x40
  40ca6e:	2300      	movs	r3, #0
  40ca70:	9301      	str	r3, [sp, #4]
  40ca72:	e573      	b.n	40c55c <_vfiprintf_r+0x254>
  40ca74:	f898 3000 	ldrb.w	r3, [r8]
  40ca78:	2800      	cmp	r0, #0
  40ca7a:	f47f acac 	bne.w	40c3d6 <_vfiprintf_r+0xce>
  40ca7e:	2101      	movs	r1, #1
  40ca80:	2020      	movs	r0, #32
  40ca82:	e4a8      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40ca84:	f046 0601 	orr.w	r6, r6, #1
  40ca88:	f898 3000 	ldrb.w	r3, [r8]
  40ca8c:	e4a3      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40ca8e:	9406      	str	r4, [sp, #24]
  40ca90:	2900      	cmp	r1, #0
  40ca92:	f040 830c 	bne.w	40d0ae <_vfiprintf_r+0xda6>
  40ca96:	06b2      	lsls	r2, r6, #26
  40ca98:	488e      	ldr	r0, [pc, #568]	; (40ccd4 <_vfiprintf_r+0x9cc>)
  40ca9a:	d4bd      	bmi.n	40ca18 <_vfiprintf_r+0x710>
  40ca9c:	9904      	ldr	r1, [sp, #16]
  40ca9e:	06f7      	lsls	r7, r6, #27
  40caa0:	460a      	mov	r2, r1
  40caa2:	f100 819d 	bmi.w	40cde0 <_vfiprintf_r+0xad8>
  40caa6:	0675      	lsls	r5, r6, #25
  40caa8:	f140 819a 	bpl.w	40cde0 <_vfiprintf_r+0xad8>
  40caac:	3204      	adds	r2, #4
  40caae:	880c      	ldrh	r4, [r1, #0]
  40cab0:	9204      	str	r2, [sp, #16]
  40cab2:	2500      	movs	r5, #0
  40cab4:	e7b9      	b.n	40ca2a <_vfiprintf_r+0x722>
  40cab6:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40caba:	f898 3000 	ldrb.w	r3, [r8]
  40cabe:	e48a      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40cac0:	f898 3000 	ldrb.w	r3, [r8]
  40cac4:	2b6c      	cmp	r3, #108	; 0x6c
  40cac6:	bf03      	ittte	eq
  40cac8:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  40cacc:	f046 0620 	orreq.w	r6, r6, #32
  40cad0:	f108 0801 	addeq.w	r8, r8, #1
  40cad4:	f046 0610 	orrne.w	r6, r6, #16
  40cad8:	e47d      	b.n	40c3d6 <_vfiprintf_r+0xce>
  40cada:	2900      	cmp	r1, #0
  40cadc:	f040 8309 	bne.w	40d0f2 <_vfiprintf_r+0xdea>
  40cae0:	06b4      	lsls	r4, r6, #26
  40cae2:	f140 821c 	bpl.w	40cf1e <_vfiprintf_r+0xc16>
  40cae6:	9a04      	ldr	r2, [sp, #16]
  40cae8:	9902      	ldr	r1, [sp, #8]
  40caea:	6813      	ldr	r3, [r2, #0]
  40caec:	17cd      	asrs	r5, r1, #31
  40caee:	4608      	mov	r0, r1
  40caf0:	3204      	adds	r2, #4
  40caf2:	4629      	mov	r1, r5
  40caf4:	9204      	str	r2, [sp, #16]
  40caf6:	e9c3 0100 	strd	r0, r1, [r3]
  40cafa:	e436      	b.n	40c36a <_vfiprintf_r+0x62>
  40cafc:	9406      	str	r4, [sp, #24]
  40cafe:	2900      	cmp	r1, #0
  40cb00:	f43f ae43 	beq.w	40c78a <_vfiprintf_r+0x482>
  40cb04:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40cb08:	e63f      	b.n	40c78a <_vfiprintf_r+0x482>
  40cb0a:	9406      	str	r4, [sp, #24]
  40cb0c:	2900      	cmp	r1, #0
  40cb0e:	f040 82ed 	bne.w	40d0ec <_vfiprintf_r+0xde4>
  40cb12:	2b00      	cmp	r3, #0
  40cb14:	f000 808f 	beq.w	40cc36 <_vfiprintf_r+0x92e>
  40cb18:	2501      	movs	r5, #1
  40cb1a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40cb1e:	f04f 0300 	mov.w	r3, #0
  40cb22:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40cb26:	9503      	str	r5, [sp, #12]
  40cb28:	af10      	add	r7, sp, #64	; 0x40
  40cb2a:	e7a0      	b.n	40ca6e <_vfiprintf_r+0x766>
  40cb2c:	9304      	str	r3, [sp, #16]
  40cb2e:	f04f 0900 	mov.w	r9, #0
  40cb32:	e696      	b.n	40c862 <_vfiprintf_r+0x55a>
  40cb34:	aa0d      	add	r2, sp, #52	; 0x34
  40cb36:	9900      	ldr	r1, [sp, #0]
  40cb38:	9309      	str	r3, [sp, #36]	; 0x24
  40cb3a:	4648      	mov	r0, r9
  40cb3c:	f7ff fba8 	bl	40c290 <__sprint_r.part.0>
  40cb40:	2800      	cmp	r0, #0
  40cb42:	d17f      	bne.n	40cc44 <_vfiprintf_r+0x93c>
  40cb44:	980e      	ldr	r0, [sp, #56]	; 0x38
  40cb46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cb48:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40cb4a:	f100 0e01 	add.w	lr, r0, #1
  40cb4e:	46dc      	mov	ip, fp
  40cb50:	e529      	b.n	40c5a6 <_vfiprintf_r+0x29e>
  40cb52:	980e      	ldr	r0, [sp, #56]	; 0x38
  40cb54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cb56:	f100 0e01 	add.w	lr, r0, #1
  40cb5a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40cb5e:	2b00      	cmp	r3, #0
  40cb60:	f43f ad50 	beq.w	40c604 <_vfiprintf_r+0x2fc>
  40cb64:	3201      	adds	r2, #1
  40cb66:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40cb6a:	2301      	movs	r3, #1
  40cb6c:	f1be 0f07 	cmp.w	lr, #7
  40cb70:	920f      	str	r2, [sp, #60]	; 0x3c
  40cb72:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40cb76:	e88a 000a 	stmia.w	sl, {r1, r3}
  40cb7a:	f340 80bf 	ble.w	40ccfc <_vfiprintf_r+0x9f4>
  40cb7e:	2a00      	cmp	r2, #0
  40cb80:	f040 814e 	bne.w	40ce20 <_vfiprintf_r+0xb18>
  40cb84:	9907      	ldr	r1, [sp, #28]
  40cb86:	2900      	cmp	r1, #0
  40cb88:	f040 80be 	bne.w	40cd08 <_vfiprintf_r+0xa00>
  40cb8c:	469e      	mov	lr, r3
  40cb8e:	4610      	mov	r0, r2
  40cb90:	46da      	mov	sl, fp
  40cb92:	9b08      	ldr	r3, [sp, #32]
  40cb94:	2b80      	cmp	r3, #128	; 0x80
  40cb96:	f43f ad50 	beq.w	40c63a <_vfiprintf_r+0x332>
  40cb9a:	9b01      	ldr	r3, [sp, #4]
  40cb9c:	9903      	ldr	r1, [sp, #12]
  40cb9e:	1a5c      	subs	r4, r3, r1
  40cba0:	2c00      	cmp	r4, #0
  40cba2:	f77f ad93 	ble.w	40c6cc <_vfiprintf_r+0x3c4>
  40cba6:	2c10      	cmp	r4, #16
  40cba8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40ccd8 <_vfiprintf_r+0x9d0>
  40cbac:	dd25      	ble.n	40cbfa <_vfiprintf_r+0x8f2>
  40cbae:	46d4      	mov	ip, sl
  40cbb0:	2310      	movs	r3, #16
  40cbb2:	46c2      	mov	sl, r8
  40cbb4:	46a8      	mov	r8, r5
  40cbb6:	464d      	mov	r5, r9
  40cbb8:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40cbbc:	e007      	b.n	40cbce <_vfiprintf_r+0x8c6>
  40cbbe:	f100 0e02 	add.w	lr, r0, #2
  40cbc2:	f10c 0c08 	add.w	ip, ip, #8
  40cbc6:	4608      	mov	r0, r1
  40cbc8:	3c10      	subs	r4, #16
  40cbca:	2c10      	cmp	r4, #16
  40cbcc:	dd11      	ble.n	40cbf2 <_vfiprintf_r+0x8ea>
  40cbce:	1c41      	adds	r1, r0, #1
  40cbd0:	3210      	adds	r2, #16
  40cbd2:	2907      	cmp	r1, #7
  40cbd4:	920f      	str	r2, [sp, #60]	; 0x3c
  40cbd6:	f8cc 5000 	str.w	r5, [ip]
  40cbda:	f8cc 3004 	str.w	r3, [ip, #4]
  40cbde:	910e      	str	r1, [sp, #56]	; 0x38
  40cbe0:	dded      	ble.n	40cbbe <_vfiprintf_r+0x8b6>
  40cbe2:	b9d2      	cbnz	r2, 40cc1a <_vfiprintf_r+0x912>
  40cbe4:	3c10      	subs	r4, #16
  40cbe6:	2c10      	cmp	r4, #16
  40cbe8:	f04f 0e01 	mov.w	lr, #1
  40cbec:	4610      	mov	r0, r2
  40cbee:	46dc      	mov	ip, fp
  40cbf0:	dced      	bgt.n	40cbce <_vfiprintf_r+0x8c6>
  40cbf2:	46a9      	mov	r9, r5
  40cbf4:	4645      	mov	r5, r8
  40cbf6:	46d0      	mov	r8, sl
  40cbf8:	46e2      	mov	sl, ip
  40cbfa:	4422      	add	r2, r4
  40cbfc:	f1be 0f07 	cmp.w	lr, #7
  40cc00:	920f      	str	r2, [sp, #60]	; 0x3c
  40cc02:	f8ca 9000 	str.w	r9, [sl]
  40cc06:	f8ca 4004 	str.w	r4, [sl, #4]
  40cc0a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40cc0e:	dc2e      	bgt.n	40cc6e <_vfiprintf_r+0x966>
  40cc10:	f10a 0a08 	add.w	sl, sl, #8
  40cc14:	f10e 0e01 	add.w	lr, lr, #1
  40cc18:	e558      	b.n	40c6cc <_vfiprintf_r+0x3c4>
  40cc1a:	aa0d      	add	r2, sp, #52	; 0x34
  40cc1c:	9900      	ldr	r1, [sp, #0]
  40cc1e:	9301      	str	r3, [sp, #4]
  40cc20:	4648      	mov	r0, r9
  40cc22:	f7ff fb35 	bl	40c290 <__sprint_r.part.0>
  40cc26:	b968      	cbnz	r0, 40cc44 <_vfiprintf_r+0x93c>
  40cc28:	980e      	ldr	r0, [sp, #56]	; 0x38
  40cc2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cc2c:	9b01      	ldr	r3, [sp, #4]
  40cc2e:	f100 0e01 	add.w	lr, r0, #1
  40cc32:	46dc      	mov	ip, fp
  40cc34:	e7c8      	b.n	40cbc8 <_vfiprintf_r+0x8c0>
  40cc36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cc38:	b123      	cbz	r3, 40cc44 <_vfiprintf_r+0x93c>
  40cc3a:	9805      	ldr	r0, [sp, #20]
  40cc3c:	9900      	ldr	r1, [sp, #0]
  40cc3e:	aa0d      	add	r2, sp, #52	; 0x34
  40cc40:	f7ff fb26 	bl	40c290 <__sprint_r.part.0>
  40cc44:	9b00      	ldr	r3, [sp, #0]
  40cc46:	899b      	ldrh	r3, [r3, #12]
  40cc48:	065a      	lsls	r2, r3, #25
  40cc4a:	f100 818b 	bmi.w	40cf64 <_vfiprintf_r+0xc5c>
  40cc4e:	9802      	ldr	r0, [sp, #8]
  40cc50:	b02b      	add	sp, #172	; 0xac
  40cc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc56:	aa0d      	add	r2, sp, #52	; 0x34
  40cc58:	9900      	ldr	r1, [sp, #0]
  40cc5a:	4648      	mov	r0, r9
  40cc5c:	f7ff fb18 	bl	40c290 <__sprint_r.part.0>
  40cc60:	2800      	cmp	r0, #0
  40cc62:	d1ef      	bne.n	40cc44 <_vfiprintf_r+0x93c>
  40cc64:	990e      	ldr	r1, [sp, #56]	; 0x38
  40cc66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cc68:	1c48      	adds	r0, r1, #1
  40cc6a:	46da      	mov	sl, fp
  40cc6c:	e555      	b.n	40c71a <_vfiprintf_r+0x412>
  40cc6e:	2a00      	cmp	r2, #0
  40cc70:	f040 80fb 	bne.w	40ce6a <_vfiprintf_r+0xb62>
  40cc74:	9a03      	ldr	r2, [sp, #12]
  40cc76:	921b      	str	r2, [sp, #108]	; 0x6c
  40cc78:	2301      	movs	r3, #1
  40cc7a:	920f      	str	r2, [sp, #60]	; 0x3c
  40cc7c:	971a      	str	r7, [sp, #104]	; 0x68
  40cc7e:	930e      	str	r3, [sp, #56]	; 0x38
  40cc80:	46da      	mov	sl, fp
  40cc82:	f10a 0a08 	add.w	sl, sl, #8
  40cc86:	0771      	lsls	r1, r6, #29
  40cc88:	d504      	bpl.n	40cc94 <_vfiprintf_r+0x98c>
  40cc8a:	9b06      	ldr	r3, [sp, #24]
  40cc8c:	1b5c      	subs	r4, r3, r5
  40cc8e:	2c00      	cmp	r4, #0
  40cc90:	f73f ad34 	bgt.w	40c6fc <_vfiprintf_r+0x3f4>
  40cc94:	9b02      	ldr	r3, [sp, #8]
  40cc96:	9906      	ldr	r1, [sp, #24]
  40cc98:	42a9      	cmp	r1, r5
  40cc9a:	bfac      	ite	ge
  40cc9c:	185b      	addge	r3, r3, r1
  40cc9e:	195b      	addlt	r3, r3, r5
  40cca0:	9302      	str	r3, [sp, #8]
  40cca2:	2a00      	cmp	r2, #0
  40cca4:	f040 80b3 	bne.w	40ce0e <_vfiprintf_r+0xb06>
  40cca8:	2300      	movs	r3, #0
  40ccaa:	930e      	str	r3, [sp, #56]	; 0x38
  40ccac:	46da      	mov	sl, fp
  40ccae:	f7ff bb5c 	b.w	40c36a <_vfiprintf_r+0x62>
  40ccb2:	aa0d      	add	r2, sp, #52	; 0x34
  40ccb4:	9900      	ldr	r1, [sp, #0]
  40ccb6:	9307      	str	r3, [sp, #28]
  40ccb8:	4648      	mov	r0, r9
  40ccba:	f7ff fae9 	bl	40c290 <__sprint_r.part.0>
  40ccbe:	2800      	cmp	r0, #0
  40ccc0:	d1c0      	bne.n	40cc44 <_vfiprintf_r+0x93c>
  40ccc2:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ccc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ccc6:	9b07      	ldr	r3, [sp, #28]
  40ccc8:	f100 0c01 	add.w	ip, r0, #1
  40cccc:	46de      	mov	lr, fp
  40ccce:	e4cb      	b.n	40c668 <_vfiprintf_r+0x360>
  40ccd0:	0041295c 	.word	0x0041295c
  40ccd4:	00412970 	.word	0x00412970
  40ccd8:	004129a0 	.word	0x004129a0
  40ccdc:	2a00      	cmp	r2, #0
  40ccde:	f040 8133 	bne.w	40cf48 <_vfiprintf_r+0xc40>
  40cce2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40cce6:	2b00      	cmp	r3, #0
  40cce8:	f000 80f5 	beq.w	40ced6 <_vfiprintf_r+0xbce>
  40ccec:	2301      	movs	r3, #1
  40ccee:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40ccf2:	461a      	mov	r2, r3
  40ccf4:	931b      	str	r3, [sp, #108]	; 0x6c
  40ccf6:	469e      	mov	lr, r3
  40ccf8:	911a      	str	r1, [sp, #104]	; 0x68
  40ccfa:	46da      	mov	sl, fp
  40ccfc:	4670      	mov	r0, lr
  40ccfe:	f10a 0a08 	add.w	sl, sl, #8
  40cd02:	f10e 0e01 	add.w	lr, lr, #1
  40cd06:	e47d      	b.n	40c604 <_vfiprintf_r+0x2fc>
  40cd08:	a90c      	add	r1, sp, #48	; 0x30
  40cd0a:	2202      	movs	r2, #2
  40cd0c:	469e      	mov	lr, r3
  40cd0e:	911a      	str	r1, [sp, #104]	; 0x68
  40cd10:	921b      	str	r2, [sp, #108]	; 0x6c
  40cd12:	46da      	mov	sl, fp
  40cd14:	4670      	mov	r0, lr
  40cd16:	f10a 0a08 	add.w	sl, sl, #8
  40cd1a:	f10e 0e01 	add.w	lr, lr, #1
  40cd1e:	e738      	b.n	40cb92 <_vfiprintf_r+0x88a>
  40cd20:	9b01      	ldr	r3, [sp, #4]
  40cd22:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40cd26:	2b00      	cmp	r3, #0
  40cd28:	f2c0 812a 	blt.w	40cf80 <_vfiprintf_r+0xc78>
  40cd2c:	ea54 0305 	orrs.w	r3, r4, r5
  40cd30:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cd34:	f43f abff 	beq.w	40c536 <_vfiprintf_r+0x22e>
  40cd38:	465f      	mov	r7, fp
  40cd3a:	0923      	lsrs	r3, r4, #4
  40cd3c:	f004 010f 	and.w	r1, r4, #15
  40cd40:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40cd44:	092a      	lsrs	r2, r5, #4
  40cd46:	461c      	mov	r4, r3
  40cd48:	4615      	mov	r5, r2
  40cd4a:	5c43      	ldrb	r3, [r0, r1]
  40cd4c:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40cd50:	ea54 0305 	orrs.w	r3, r4, r5
  40cd54:	d1f1      	bne.n	40cd3a <_vfiprintf_r+0xa32>
  40cd56:	ebc7 030b 	rsb	r3, r7, fp
  40cd5a:	9303      	str	r3, [sp, #12]
  40cd5c:	f7ff bbf4 	b.w	40c548 <_vfiprintf_r+0x240>
  40cd60:	aa0d      	add	r2, sp, #52	; 0x34
  40cd62:	9900      	ldr	r1, [sp, #0]
  40cd64:	9805      	ldr	r0, [sp, #20]
  40cd66:	f7ff fa93 	bl	40c290 <__sprint_r.part.0>
  40cd6a:	2800      	cmp	r0, #0
  40cd6c:	f47f af6a 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40cd70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cd72:	46da      	mov	sl, fp
  40cd74:	e787      	b.n	40cc86 <_vfiprintf_r+0x97e>
  40cd76:	f04f 0900 	mov.w	r9, #0
  40cd7a:	2400      	movs	r4, #0
  40cd7c:	2500      	movs	r5, #0
  40cd7e:	e7db      	b.n	40cd38 <_vfiprintf_r+0xa30>
  40cd80:	f016 0210 	ands.w	r2, r6, #16
  40cd84:	f000 80b2 	beq.w	40ceec <_vfiprintf_r+0xbe4>
  40cd88:	9904      	ldr	r1, [sp, #16]
  40cd8a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40cd8e:	460a      	mov	r2, r1
  40cd90:	680c      	ldr	r4, [r1, #0]
  40cd92:	9901      	ldr	r1, [sp, #4]
  40cd94:	2900      	cmp	r1, #0
  40cd96:	f102 0204 	add.w	r2, r2, #4
  40cd9a:	f04f 0500 	mov.w	r5, #0
  40cd9e:	f2c0 8159 	blt.w	40d054 <_vfiprintf_r+0xd4c>
  40cda2:	ea54 0105 	orrs.w	r1, r4, r5
  40cda6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cdaa:	9204      	str	r2, [sp, #16]
  40cdac:	f43f ad51 	beq.w	40c852 <_vfiprintf_r+0x54a>
  40cdb0:	4699      	mov	r9, r3
  40cdb2:	e556      	b.n	40c862 <_vfiprintf_r+0x55a>
  40cdb4:	06f7      	lsls	r7, r6, #27
  40cdb6:	d40a      	bmi.n	40cdce <_vfiprintf_r+0xac6>
  40cdb8:	0675      	lsls	r5, r6, #25
  40cdba:	d508      	bpl.n	40cdce <_vfiprintf_r+0xac6>
  40cdbc:	9904      	ldr	r1, [sp, #16]
  40cdbe:	f9b1 4000 	ldrsh.w	r4, [r1]
  40cdc2:	3104      	adds	r1, #4
  40cdc4:	17e5      	asrs	r5, r4, #31
  40cdc6:	4622      	mov	r2, r4
  40cdc8:	462b      	mov	r3, r5
  40cdca:	9104      	str	r1, [sp, #16]
  40cdcc:	e4ea      	b.n	40c7a4 <_vfiprintf_r+0x49c>
  40cdce:	9a04      	ldr	r2, [sp, #16]
  40cdd0:	6814      	ldr	r4, [r2, #0]
  40cdd2:	4613      	mov	r3, r2
  40cdd4:	3304      	adds	r3, #4
  40cdd6:	17e5      	asrs	r5, r4, #31
  40cdd8:	9304      	str	r3, [sp, #16]
  40cdda:	4622      	mov	r2, r4
  40cddc:	462b      	mov	r3, r5
  40cdde:	e4e1      	b.n	40c7a4 <_vfiprintf_r+0x49c>
  40cde0:	6814      	ldr	r4, [r2, #0]
  40cde2:	3204      	adds	r2, #4
  40cde4:	9204      	str	r2, [sp, #16]
  40cde6:	2500      	movs	r5, #0
  40cde8:	e61f      	b.n	40ca2a <_vfiprintf_r+0x722>
  40cdea:	f04f 0900 	mov.w	r9, #0
  40cdee:	ea54 0305 	orrs.w	r3, r4, r5
  40cdf2:	f47f ace8 	bne.w	40c7c6 <_vfiprintf_r+0x4be>
  40cdf6:	e5d8      	b.n	40c9aa <_vfiprintf_r+0x6a2>
  40cdf8:	aa0d      	add	r2, sp, #52	; 0x34
  40cdfa:	9900      	ldr	r1, [sp, #0]
  40cdfc:	9805      	ldr	r0, [sp, #20]
  40cdfe:	f7ff fa47 	bl	40c290 <__sprint_r.part.0>
  40ce02:	2800      	cmp	r0, #0
  40ce04:	f47f af1e 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40ce08:	46da      	mov	sl, fp
  40ce0a:	f7ff bb48 	b.w	40c49e <_vfiprintf_r+0x196>
  40ce0e:	aa0d      	add	r2, sp, #52	; 0x34
  40ce10:	9900      	ldr	r1, [sp, #0]
  40ce12:	9805      	ldr	r0, [sp, #20]
  40ce14:	f7ff fa3c 	bl	40c290 <__sprint_r.part.0>
  40ce18:	2800      	cmp	r0, #0
  40ce1a:	f43f af45 	beq.w	40cca8 <_vfiprintf_r+0x9a0>
  40ce1e:	e711      	b.n	40cc44 <_vfiprintf_r+0x93c>
  40ce20:	aa0d      	add	r2, sp, #52	; 0x34
  40ce22:	9900      	ldr	r1, [sp, #0]
  40ce24:	9805      	ldr	r0, [sp, #20]
  40ce26:	f7ff fa33 	bl	40c290 <__sprint_r.part.0>
  40ce2a:	2800      	cmp	r0, #0
  40ce2c:	f47f af0a 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40ce30:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ce32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ce34:	f100 0e01 	add.w	lr, r0, #1
  40ce38:	46da      	mov	sl, fp
  40ce3a:	f7ff bbe3 	b.w	40c604 <_vfiprintf_r+0x2fc>
  40ce3e:	aa0d      	add	r2, sp, #52	; 0x34
  40ce40:	9900      	ldr	r1, [sp, #0]
  40ce42:	9805      	ldr	r0, [sp, #20]
  40ce44:	f7ff fa24 	bl	40c290 <__sprint_r.part.0>
  40ce48:	2800      	cmp	r0, #0
  40ce4a:	f47f aefb 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40ce4e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ce50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ce52:	f100 0e01 	add.w	lr, r0, #1
  40ce56:	46da      	mov	sl, fp
  40ce58:	e69b      	b.n	40cb92 <_vfiprintf_r+0x88a>
  40ce5a:	2a00      	cmp	r2, #0
  40ce5c:	f040 80d8 	bne.w	40d010 <_vfiprintf_r+0xd08>
  40ce60:	f04f 0e01 	mov.w	lr, #1
  40ce64:	4610      	mov	r0, r2
  40ce66:	46da      	mov	sl, fp
  40ce68:	e697      	b.n	40cb9a <_vfiprintf_r+0x892>
  40ce6a:	aa0d      	add	r2, sp, #52	; 0x34
  40ce6c:	9900      	ldr	r1, [sp, #0]
  40ce6e:	9805      	ldr	r0, [sp, #20]
  40ce70:	f7ff fa0e 	bl	40c290 <__sprint_r.part.0>
  40ce74:	2800      	cmp	r0, #0
  40ce76:	f47f aee5 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40ce7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ce7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ce7e:	f103 0e01 	add.w	lr, r3, #1
  40ce82:	46da      	mov	sl, fp
  40ce84:	e422      	b.n	40c6cc <_vfiprintf_r+0x3c4>
  40ce86:	2230      	movs	r2, #48	; 0x30
  40ce88:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40ce8c:	9a01      	ldr	r2, [sp, #4]
  40ce8e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40ce92:	2a00      	cmp	r2, #0
  40ce94:	f04f 0300 	mov.w	r3, #0
  40ce98:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40ce9c:	f046 0302 	orr.w	r3, r6, #2
  40cea0:	f2c0 80cb 	blt.w	40d03a <_vfiprintf_r+0xd32>
  40cea4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cea8:	f046 0602 	orr.w	r6, r6, #2
  40ceac:	f04f 0900 	mov.w	r9, #0
  40ceb0:	e742      	b.n	40cd38 <_vfiprintf_r+0xa30>
  40ceb2:	f04f 0900 	mov.w	r9, #0
  40ceb6:	4890      	ldr	r0, [pc, #576]	; (40d0f8 <_vfiprintf_r+0xdf0>)
  40ceb8:	e73e      	b.n	40cd38 <_vfiprintf_r+0xa30>
  40ceba:	9b01      	ldr	r3, [sp, #4]
  40cebc:	4264      	negs	r4, r4
  40cebe:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40cec2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40cec6:	2b00      	cmp	r3, #0
  40cec8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40cecc:	f6ff ac7b 	blt.w	40c7c6 <_vfiprintf_r+0x4be>
  40ced0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40ced4:	e477      	b.n	40c7c6 <_vfiprintf_r+0x4be>
  40ced6:	9b07      	ldr	r3, [sp, #28]
  40ced8:	2b00      	cmp	r3, #0
  40ceda:	d072      	beq.n	40cfc2 <_vfiprintf_r+0xcba>
  40cedc:	ab0c      	add	r3, sp, #48	; 0x30
  40cede:	2202      	movs	r2, #2
  40cee0:	931a      	str	r3, [sp, #104]	; 0x68
  40cee2:	921b      	str	r2, [sp, #108]	; 0x6c
  40cee4:	f04f 0e01 	mov.w	lr, #1
  40cee8:	46da      	mov	sl, fp
  40ceea:	e713      	b.n	40cd14 <_vfiprintf_r+0xa0c>
  40ceec:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40cef0:	d048      	beq.n	40cf84 <_vfiprintf_r+0xc7c>
  40cef2:	9904      	ldr	r1, [sp, #16]
  40cef4:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40cef8:	460b      	mov	r3, r1
  40cefa:	880c      	ldrh	r4, [r1, #0]
  40cefc:	9901      	ldr	r1, [sp, #4]
  40cefe:	2900      	cmp	r1, #0
  40cf00:	f103 0304 	add.w	r3, r3, #4
  40cf04:	f04f 0500 	mov.w	r5, #0
  40cf08:	f6ff ae10 	blt.w	40cb2c <_vfiprintf_r+0x824>
  40cf0c:	ea54 0105 	orrs.w	r1, r4, r5
  40cf10:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cf14:	9304      	str	r3, [sp, #16]
  40cf16:	f43f ac9c 	beq.w	40c852 <_vfiprintf_r+0x54a>
  40cf1a:	4691      	mov	r9, r2
  40cf1c:	e4a1      	b.n	40c862 <_vfiprintf_r+0x55a>
  40cf1e:	06f0      	lsls	r0, r6, #27
  40cf20:	d40a      	bmi.n	40cf38 <_vfiprintf_r+0xc30>
  40cf22:	0671      	lsls	r1, r6, #25
  40cf24:	d508      	bpl.n	40cf38 <_vfiprintf_r+0xc30>
  40cf26:	9a04      	ldr	r2, [sp, #16]
  40cf28:	6813      	ldr	r3, [r2, #0]
  40cf2a:	3204      	adds	r2, #4
  40cf2c:	9204      	str	r2, [sp, #16]
  40cf2e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40cf32:	801a      	strh	r2, [r3, #0]
  40cf34:	f7ff ba19 	b.w	40c36a <_vfiprintf_r+0x62>
  40cf38:	9a04      	ldr	r2, [sp, #16]
  40cf3a:	6813      	ldr	r3, [r2, #0]
  40cf3c:	3204      	adds	r2, #4
  40cf3e:	9204      	str	r2, [sp, #16]
  40cf40:	9a02      	ldr	r2, [sp, #8]
  40cf42:	601a      	str	r2, [r3, #0]
  40cf44:	f7ff ba11 	b.w	40c36a <_vfiprintf_r+0x62>
  40cf48:	aa0d      	add	r2, sp, #52	; 0x34
  40cf4a:	9900      	ldr	r1, [sp, #0]
  40cf4c:	9805      	ldr	r0, [sp, #20]
  40cf4e:	f7ff f99f 	bl	40c290 <__sprint_r.part.0>
  40cf52:	2800      	cmp	r0, #0
  40cf54:	f47f ae76 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40cf58:	980e      	ldr	r0, [sp, #56]	; 0x38
  40cf5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cf5c:	f100 0e01 	add.w	lr, r0, #1
  40cf60:	46da      	mov	sl, fp
  40cf62:	e5fa      	b.n	40cb5a <_vfiprintf_r+0x852>
  40cf64:	f04f 30ff 	mov.w	r0, #4294967295
  40cf68:	f7ff bab6 	b.w	40c4d8 <_vfiprintf_r+0x1d0>
  40cf6c:	4862      	ldr	r0, [pc, #392]	; (40d0f8 <_vfiprintf_r+0xdf0>)
  40cf6e:	4616      	mov	r6, r2
  40cf70:	ea54 0205 	orrs.w	r2, r4, r5
  40cf74:	9304      	str	r3, [sp, #16]
  40cf76:	f04f 0900 	mov.w	r9, #0
  40cf7a:	f47f aedd 	bne.w	40cd38 <_vfiprintf_r+0xa30>
  40cf7e:	e6fc      	b.n	40cd7a <_vfiprintf_r+0xa72>
  40cf80:	9b04      	ldr	r3, [sp, #16]
  40cf82:	e7f5      	b.n	40cf70 <_vfiprintf_r+0xc68>
  40cf84:	9a04      	ldr	r2, [sp, #16]
  40cf86:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40cf8a:	4613      	mov	r3, r2
  40cf8c:	6814      	ldr	r4, [r2, #0]
  40cf8e:	9a01      	ldr	r2, [sp, #4]
  40cf90:	2a00      	cmp	r2, #0
  40cf92:	f103 0304 	add.w	r3, r3, #4
  40cf96:	f04f 0500 	mov.w	r5, #0
  40cf9a:	f6ff adc7 	blt.w	40cb2c <_vfiprintf_r+0x824>
  40cf9e:	ea54 0205 	orrs.w	r2, r4, r5
  40cfa2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cfa6:	9304      	str	r3, [sp, #16]
  40cfa8:	f47f ac5b 	bne.w	40c862 <_vfiprintf_r+0x55a>
  40cfac:	e451      	b.n	40c852 <_vfiprintf_r+0x54a>
  40cfae:	aa0d      	add	r2, sp, #52	; 0x34
  40cfb0:	9900      	ldr	r1, [sp, #0]
  40cfb2:	9805      	ldr	r0, [sp, #20]
  40cfb4:	f7ff f96c 	bl	40c290 <__sprint_r.part.0>
  40cfb8:	2800      	cmp	r0, #0
  40cfba:	f47f ae43 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40cfbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cfc0:	e668      	b.n	40cc94 <_vfiprintf_r+0x98c>
  40cfc2:	4610      	mov	r0, r2
  40cfc4:	f04f 0e01 	mov.w	lr, #1
  40cfc8:	46da      	mov	sl, fp
  40cfca:	e5e6      	b.n	40cb9a <_vfiprintf_r+0x892>
  40cfcc:	9904      	ldr	r1, [sp, #16]
  40cfce:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40cfd2:	460a      	mov	r2, r1
  40cfd4:	880c      	ldrh	r4, [r1, #0]
  40cfd6:	9901      	ldr	r1, [sp, #4]
  40cfd8:	2900      	cmp	r1, #0
  40cfda:	f102 0204 	add.w	r2, r2, #4
  40cfde:	f04f 0500 	mov.w	r5, #0
  40cfe2:	db4e      	blt.n	40d082 <_vfiprintf_r+0xd7a>
  40cfe4:	ea54 0105 	orrs.w	r1, r4, r5
  40cfe8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40cfec:	9204      	str	r2, [sp, #16]
  40cfee:	4699      	mov	r9, r3
  40cff0:	f47f abe9 	bne.w	40c7c6 <_vfiprintf_r+0x4be>
  40cff4:	e4d4      	b.n	40c9a0 <_vfiprintf_r+0x698>
  40cff6:	9304      	str	r3, [sp, #16]
  40cff8:	e6f9      	b.n	40cdee <_vfiprintf_r+0xae6>
  40cffa:	4638      	mov	r0, r7
  40cffc:	9404      	str	r4, [sp, #16]
  40cffe:	f7fc fa1f 	bl	409440 <strlen>
  40d002:	2300      	movs	r3, #0
  40d004:	9003      	str	r0, [sp, #12]
  40d006:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40d00a:	9301      	str	r3, [sp, #4]
  40d00c:	f7ff ba9c 	b.w	40c548 <_vfiprintf_r+0x240>
  40d010:	aa0d      	add	r2, sp, #52	; 0x34
  40d012:	9900      	ldr	r1, [sp, #0]
  40d014:	9805      	ldr	r0, [sp, #20]
  40d016:	f7ff f93b 	bl	40c290 <__sprint_r.part.0>
  40d01a:	2800      	cmp	r0, #0
  40d01c:	f47f ae12 	bne.w	40cc44 <_vfiprintf_r+0x93c>
  40d020:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d022:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40d024:	f100 0e01 	add.w	lr, r0, #1
  40d028:	46da      	mov	sl, fp
  40d02a:	e5b6      	b.n	40cb9a <_vfiprintf_r+0x892>
  40d02c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d02e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40d030:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40d100 <_vfiprintf_r+0xdf8>
  40d034:	3001      	adds	r0, #1
  40d036:	f7ff bad2 	b.w	40c5de <_vfiprintf_r+0x2d6>
  40d03a:	461e      	mov	r6, r3
  40d03c:	f04f 0900 	mov.w	r9, #0
  40d040:	e67a      	b.n	40cd38 <_vfiprintf_r+0xa30>
  40d042:	2b06      	cmp	r3, #6
  40d044:	bf28      	it	cs
  40d046:	2306      	movcs	r3, #6
  40d048:	9303      	str	r3, [sp, #12]
  40d04a:	9404      	str	r4, [sp, #16]
  40d04c:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40d050:	4f2a      	ldr	r7, [pc, #168]	; (40d0fc <_vfiprintf_r+0xdf4>)
  40d052:	e50c      	b.n	40ca6e <_vfiprintf_r+0x766>
  40d054:	9204      	str	r2, [sp, #16]
  40d056:	e56a      	b.n	40cb2e <_vfiprintf_r+0x826>
  40d058:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d05a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40d100 <_vfiprintf_r+0xdf8>
  40d05e:	3001      	adds	r0, #1
  40d060:	f7ff bb73 	b.w	40c74a <_vfiprintf_r+0x442>
  40d064:	46f4      	mov	ip, lr
  40d066:	f7ff bb1a 	b.w	40c69e <_vfiprintf_r+0x396>
  40d06a:	9b01      	ldr	r3, [sp, #4]
  40d06c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40d070:	9303      	str	r3, [sp, #12]
  40d072:	9404      	str	r4, [sp, #16]
  40d074:	9001      	str	r0, [sp, #4]
  40d076:	f7ff ba67 	b.w	40c548 <_vfiprintf_r+0x240>
  40d07a:	2200      	movs	r2, #0
  40d07c:	9201      	str	r2, [sp, #4]
  40d07e:	f7ff b9ac 	b.w	40c3da <_vfiprintf_r+0xd2>
  40d082:	9204      	str	r2, [sp, #16]
  40d084:	4699      	mov	r9, r3
  40d086:	e6b2      	b.n	40cdee <_vfiprintf_r+0xae6>
  40d088:	9a04      	ldr	r2, [sp, #16]
  40d08a:	6813      	ldr	r3, [r2, #0]
  40d08c:	9301      	str	r3, [sp, #4]
  40d08e:	3204      	adds	r2, #4
  40d090:	2b00      	cmp	r3, #0
  40d092:	9204      	str	r2, [sp, #16]
  40d094:	f898 3001 	ldrb.w	r3, [r8, #1]
  40d098:	46a8      	mov	r8, r5
  40d09a:	f6bf a99c 	bge.w	40c3d6 <_vfiprintf_r+0xce>
  40d09e:	f04f 32ff 	mov.w	r2, #4294967295
  40d0a2:	9201      	str	r2, [sp, #4]
  40d0a4:	f7ff b997 	b.w	40c3d6 <_vfiprintf_r+0xce>
  40d0a8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0ac:	e48e      	b.n	40c9cc <_vfiprintf_r+0x6c4>
  40d0ae:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0b2:	e4f0      	b.n	40ca96 <_vfiprintf_r+0x78e>
  40d0b4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0b8:	e4ab      	b.n	40ca12 <_vfiprintf_r+0x70a>
  40d0ba:	4699      	mov	r9, r3
  40d0bc:	07f3      	lsls	r3, r6, #31
  40d0be:	d505      	bpl.n	40d0cc <_vfiprintf_r+0xdc4>
  40d0c0:	af2a      	add	r7, sp, #168	; 0xa8
  40d0c2:	2330      	movs	r3, #48	; 0x30
  40d0c4:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40d0c8:	f7ff bb97 	b.w	40c7fa <_vfiprintf_r+0x4f2>
  40d0cc:	9b01      	ldr	r3, [sp, #4]
  40d0ce:	9303      	str	r3, [sp, #12]
  40d0d0:	465f      	mov	r7, fp
  40d0d2:	f7ff ba39 	b.w	40c548 <_vfiprintf_r+0x240>
  40d0d6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0da:	e443      	b.n	40c964 <_vfiprintf_r+0x65c>
  40d0dc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0e0:	f7ff bb9a 	b.w	40c818 <_vfiprintf_r+0x510>
  40d0e4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0e8:	f7ff bb4d 	b.w	40c786 <_vfiprintf_r+0x47e>
  40d0ec:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0f0:	e50f      	b.n	40cb12 <_vfiprintf_r+0x80a>
  40d0f2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40d0f6:	e4f3      	b.n	40cae0 <_vfiprintf_r+0x7d8>
  40d0f8:	00412970 	.word	0x00412970
  40d0fc:	00412984 	.word	0x00412984
  40d100:	004129b0 	.word	0x004129b0

0040d104 <__sbprintf>:
  40d104:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d106:	460c      	mov	r4, r1
  40d108:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40d10c:	8989      	ldrh	r1, [r1, #12]
  40d10e:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40d110:	89e5      	ldrh	r5, [r4, #14]
  40d112:	9619      	str	r6, [sp, #100]	; 0x64
  40d114:	f021 0102 	bic.w	r1, r1, #2
  40d118:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40d11a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40d11e:	2500      	movs	r5, #0
  40d120:	69e7      	ldr	r7, [r4, #28]
  40d122:	f8ad 100c 	strh.w	r1, [sp, #12]
  40d126:	9609      	str	r6, [sp, #36]	; 0x24
  40d128:	9506      	str	r5, [sp, #24]
  40d12a:	ae1a      	add	r6, sp, #104	; 0x68
  40d12c:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40d130:	4669      	mov	r1, sp
  40d132:	9600      	str	r6, [sp, #0]
  40d134:	9604      	str	r6, [sp, #16]
  40d136:	9502      	str	r5, [sp, #8]
  40d138:	9505      	str	r5, [sp, #20]
  40d13a:	9707      	str	r7, [sp, #28]
  40d13c:	4606      	mov	r6, r0
  40d13e:	f7ff f8e3 	bl	40c308 <_vfiprintf_r>
  40d142:	1e05      	subs	r5, r0, #0
  40d144:	db07      	blt.n	40d156 <__sbprintf+0x52>
  40d146:	4630      	mov	r0, r6
  40d148:	4669      	mov	r1, sp
  40d14a:	f001 f8e9 	bl	40e320 <_fflush_r>
  40d14e:	2800      	cmp	r0, #0
  40d150:	bf18      	it	ne
  40d152:	f04f 35ff 	movne.w	r5, #4294967295
  40d156:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40d15a:	065b      	lsls	r3, r3, #25
  40d15c:	d503      	bpl.n	40d166 <__sbprintf+0x62>
  40d15e:	89a3      	ldrh	r3, [r4, #12]
  40d160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40d164:	81a3      	strh	r3, [r4, #12]
  40d166:	4628      	mov	r0, r5
  40d168:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  40d16c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d16e:	bf00      	nop

0040d170 <__swsetup_r>:
  40d170:	b538      	push	{r3, r4, r5, lr}
  40d172:	4b30      	ldr	r3, [pc, #192]	; (40d234 <__swsetup_r+0xc4>)
  40d174:	681b      	ldr	r3, [r3, #0]
  40d176:	4605      	mov	r5, r0
  40d178:	460c      	mov	r4, r1
  40d17a:	b113      	cbz	r3, 40d182 <__swsetup_r+0x12>
  40d17c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40d17e:	2a00      	cmp	r2, #0
  40d180:	d038      	beq.n	40d1f4 <__swsetup_r+0x84>
  40d182:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d186:	b293      	uxth	r3, r2
  40d188:	0718      	lsls	r0, r3, #28
  40d18a:	d50c      	bpl.n	40d1a6 <__swsetup_r+0x36>
  40d18c:	6920      	ldr	r0, [r4, #16]
  40d18e:	b1a8      	cbz	r0, 40d1bc <__swsetup_r+0x4c>
  40d190:	f013 0201 	ands.w	r2, r3, #1
  40d194:	d01e      	beq.n	40d1d4 <__swsetup_r+0x64>
  40d196:	6963      	ldr	r3, [r4, #20]
  40d198:	2200      	movs	r2, #0
  40d19a:	425b      	negs	r3, r3
  40d19c:	61a3      	str	r3, [r4, #24]
  40d19e:	60a2      	str	r2, [r4, #8]
  40d1a0:	b1f0      	cbz	r0, 40d1e0 <__swsetup_r+0x70>
  40d1a2:	2000      	movs	r0, #0
  40d1a4:	bd38      	pop	{r3, r4, r5, pc}
  40d1a6:	06d9      	lsls	r1, r3, #27
  40d1a8:	d53c      	bpl.n	40d224 <__swsetup_r+0xb4>
  40d1aa:	0758      	lsls	r0, r3, #29
  40d1ac:	d426      	bmi.n	40d1fc <__swsetup_r+0x8c>
  40d1ae:	6920      	ldr	r0, [r4, #16]
  40d1b0:	f042 0308 	orr.w	r3, r2, #8
  40d1b4:	81a3      	strh	r3, [r4, #12]
  40d1b6:	b29b      	uxth	r3, r3
  40d1b8:	2800      	cmp	r0, #0
  40d1ba:	d1e9      	bne.n	40d190 <__swsetup_r+0x20>
  40d1bc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40d1c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40d1c4:	d0e4      	beq.n	40d190 <__swsetup_r+0x20>
  40d1c6:	4628      	mov	r0, r5
  40d1c8:	4621      	mov	r1, r4
  40d1ca:	f002 f88d 	bl	40f2e8 <__smakebuf_r>
  40d1ce:	89a3      	ldrh	r3, [r4, #12]
  40d1d0:	6920      	ldr	r0, [r4, #16]
  40d1d2:	e7dd      	b.n	40d190 <__swsetup_r+0x20>
  40d1d4:	0799      	lsls	r1, r3, #30
  40d1d6:	bf58      	it	pl
  40d1d8:	6962      	ldrpl	r2, [r4, #20]
  40d1da:	60a2      	str	r2, [r4, #8]
  40d1dc:	2800      	cmp	r0, #0
  40d1de:	d1e0      	bne.n	40d1a2 <__swsetup_r+0x32>
  40d1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40d1e4:	061a      	lsls	r2, r3, #24
  40d1e6:	d5dd      	bpl.n	40d1a4 <__swsetup_r+0x34>
  40d1e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40d1ec:	81a3      	strh	r3, [r4, #12]
  40d1ee:	f04f 30ff 	mov.w	r0, #4294967295
  40d1f2:	bd38      	pop	{r3, r4, r5, pc}
  40d1f4:	4618      	mov	r0, r3
  40d1f6:	f001 f927 	bl	40e448 <__sinit>
  40d1fa:	e7c2      	b.n	40d182 <__swsetup_r+0x12>
  40d1fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40d1fe:	b151      	cbz	r1, 40d216 <__swsetup_r+0xa6>
  40d200:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40d204:	4299      	cmp	r1, r3
  40d206:	d004      	beq.n	40d212 <__swsetup_r+0xa2>
  40d208:	4628      	mov	r0, r5
  40d20a:	f001 f9e7 	bl	40e5dc <_free_r>
  40d20e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d212:	2300      	movs	r3, #0
  40d214:	6323      	str	r3, [r4, #48]	; 0x30
  40d216:	2300      	movs	r3, #0
  40d218:	6920      	ldr	r0, [r4, #16]
  40d21a:	6063      	str	r3, [r4, #4]
  40d21c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40d220:	6020      	str	r0, [r4, #0]
  40d222:	e7c5      	b.n	40d1b0 <__swsetup_r+0x40>
  40d224:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d228:	2309      	movs	r3, #9
  40d22a:	602b      	str	r3, [r5, #0]
  40d22c:	f04f 30ff 	mov.w	r0, #4294967295
  40d230:	81a2      	strh	r2, [r4, #12]
  40d232:	bd38      	pop	{r3, r4, r5, pc}
  40d234:	20000458 	.word	0x20000458

0040d238 <register_fini>:
  40d238:	4b02      	ldr	r3, [pc, #8]	; (40d244 <register_fini+0xc>)
  40d23a:	b113      	cbz	r3, 40d242 <register_fini+0xa>
  40d23c:	4802      	ldr	r0, [pc, #8]	; (40d248 <register_fini+0x10>)
  40d23e:	f000 b805 	b.w	40d24c <atexit>
  40d242:	4770      	bx	lr
  40d244:	00000000 	.word	0x00000000
  40d248:	0040e45d 	.word	0x0040e45d

0040d24c <atexit>:
  40d24c:	2300      	movs	r3, #0
  40d24e:	4601      	mov	r1, r0
  40d250:	461a      	mov	r2, r3
  40d252:	4618      	mov	r0, r3
  40d254:	f003 b930 	b.w	4104b8 <__register_exitproc>

0040d258 <quorem>:
  40d258:	6902      	ldr	r2, [r0, #16]
  40d25a:	690b      	ldr	r3, [r1, #16]
  40d25c:	4293      	cmp	r3, r2
  40d25e:	f300 808d 	bgt.w	40d37c <quorem+0x124>
  40d262:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d266:	f103 38ff 	add.w	r8, r3, #4294967295
  40d26a:	f101 0714 	add.w	r7, r1, #20
  40d26e:	f100 0b14 	add.w	fp, r0, #20
  40d272:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40d276:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40d27a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40d27e:	b083      	sub	sp, #12
  40d280:	3201      	adds	r2, #1
  40d282:	fbb3 f9f2 	udiv	r9, r3, r2
  40d286:	eb0b 0304 	add.w	r3, fp, r4
  40d28a:	9400      	str	r4, [sp, #0]
  40d28c:	eb07 0a04 	add.w	sl, r7, r4
  40d290:	9301      	str	r3, [sp, #4]
  40d292:	f1b9 0f00 	cmp.w	r9, #0
  40d296:	d039      	beq.n	40d30c <quorem+0xb4>
  40d298:	2500      	movs	r5, #0
  40d29a:	46bc      	mov	ip, r7
  40d29c:	46de      	mov	lr, fp
  40d29e:	462b      	mov	r3, r5
  40d2a0:	f85c 6b04 	ldr.w	r6, [ip], #4
  40d2a4:	f8de 2000 	ldr.w	r2, [lr]
  40d2a8:	b2b4      	uxth	r4, r6
  40d2aa:	fb09 5504 	mla	r5, r9, r4, r5
  40d2ae:	0c36      	lsrs	r6, r6, #16
  40d2b0:	0c2c      	lsrs	r4, r5, #16
  40d2b2:	fb09 4406 	mla	r4, r9, r6, r4
  40d2b6:	b2ad      	uxth	r5, r5
  40d2b8:	1b5b      	subs	r3, r3, r5
  40d2ba:	b2a6      	uxth	r6, r4
  40d2bc:	fa13 f382 	uxtah	r3, r3, r2
  40d2c0:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  40d2c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40d2c8:	b29b      	uxth	r3, r3
  40d2ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40d2ce:	45e2      	cmp	sl, ip
  40d2d0:	f84e 3b04 	str.w	r3, [lr], #4
  40d2d4:	ea4f 4514 	mov.w	r5, r4, lsr #16
  40d2d8:	ea4f 4326 	mov.w	r3, r6, asr #16
  40d2dc:	d2e0      	bcs.n	40d2a0 <quorem+0x48>
  40d2de:	9b00      	ldr	r3, [sp, #0]
  40d2e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  40d2e4:	b993      	cbnz	r3, 40d30c <quorem+0xb4>
  40d2e6:	9c01      	ldr	r4, [sp, #4]
  40d2e8:	1f23      	subs	r3, r4, #4
  40d2ea:	459b      	cmp	fp, r3
  40d2ec:	d20c      	bcs.n	40d308 <quorem+0xb0>
  40d2ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d2f2:	b94b      	cbnz	r3, 40d308 <quorem+0xb0>
  40d2f4:	f1a4 0308 	sub.w	r3, r4, #8
  40d2f8:	e002      	b.n	40d300 <quorem+0xa8>
  40d2fa:	681a      	ldr	r2, [r3, #0]
  40d2fc:	3b04      	subs	r3, #4
  40d2fe:	b91a      	cbnz	r2, 40d308 <quorem+0xb0>
  40d300:	459b      	cmp	fp, r3
  40d302:	f108 38ff 	add.w	r8, r8, #4294967295
  40d306:	d3f8      	bcc.n	40d2fa <quorem+0xa2>
  40d308:	f8c0 8010 	str.w	r8, [r0, #16]
  40d30c:	4604      	mov	r4, r0
  40d30e:	f002 fb69 	bl	40f9e4 <__mcmp>
  40d312:	2800      	cmp	r0, #0
  40d314:	db2e      	blt.n	40d374 <quorem+0x11c>
  40d316:	f109 0901 	add.w	r9, r9, #1
  40d31a:	465d      	mov	r5, fp
  40d31c:	2300      	movs	r3, #0
  40d31e:	f857 1b04 	ldr.w	r1, [r7], #4
  40d322:	6828      	ldr	r0, [r5, #0]
  40d324:	b28a      	uxth	r2, r1
  40d326:	1a9a      	subs	r2, r3, r2
  40d328:	0c09      	lsrs	r1, r1, #16
  40d32a:	fa12 f280 	uxtah	r2, r2, r0
  40d32e:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40d332:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40d336:	b291      	uxth	r1, r2
  40d338:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40d33c:	45ba      	cmp	sl, r7
  40d33e:	f845 1b04 	str.w	r1, [r5], #4
  40d342:	ea4f 4323 	mov.w	r3, r3, asr #16
  40d346:	d2ea      	bcs.n	40d31e <quorem+0xc6>
  40d348:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40d34c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40d350:	b982      	cbnz	r2, 40d374 <quorem+0x11c>
  40d352:	1f1a      	subs	r2, r3, #4
  40d354:	4593      	cmp	fp, r2
  40d356:	d20b      	bcs.n	40d370 <quorem+0x118>
  40d358:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40d35c:	b942      	cbnz	r2, 40d370 <quorem+0x118>
  40d35e:	3b08      	subs	r3, #8
  40d360:	e002      	b.n	40d368 <quorem+0x110>
  40d362:	681a      	ldr	r2, [r3, #0]
  40d364:	3b04      	subs	r3, #4
  40d366:	b91a      	cbnz	r2, 40d370 <quorem+0x118>
  40d368:	459b      	cmp	fp, r3
  40d36a:	f108 38ff 	add.w	r8, r8, #4294967295
  40d36e:	d3f8      	bcc.n	40d362 <quorem+0x10a>
  40d370:	f8c4 8010 	str.w	r8, [r4, #16]
  40d374:	4648      	mov	r0, r9
  40d376:	b003      	add	sp, #12
  40d378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d37c:	2000      	movs	r0, #0
  40d37e:	4770      	bx	lr

0040d380 <_dtoa_r>:
  40d380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d384:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40d386:	b097      	sub	sp, #92	; 0x5c
  40d388:	4681      	mov	r9, r0
  40d38a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40d38c:	4692      	mov	sl, r2
  40d38e:	469b      	mov	fp, r3
  40d390:	b149      	cbz	r1, 40d3a6 <_dtoa_r+0x26>
  40d392:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40d394:	604a      	str	r2, [r1, #4]
  40d396:	2301      	movs	r3, #1
  40d398:	4093      	lsls	r3, r2
  40d39a:	608b      	str	r3, [r1, #8]
  40d39c:	f002 f8f4 	bl	40f588 <_Bfree>
  40d3a0:	2300      	movs	r3, #0
  40d3a2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  40d3a6:	f1bb 0f00 	cmp.w	fp, #0
  40d3aa:	46d8      	mov	r8, fp
  40d3ac:	db33      	blt.n	40d416 <_dtoa_r+0x96>
  40d3ae:	2300      	movs	r3, #0
  40d3b0:	6023      	str	r3, [r4, #0]
  40d3b2:	4ba5      	ldr	r3, [pc, #660]	; (40d648 <_dtoa_r+0x2c8>)
  40d3b4:	461a      	mov	r2, r3
  40d3b6:	ea08 0303 	and.w	r3, r8, r3
  40d3ba:	4293      	cmp	r3, r2
  40d3bc:	d014      	beq.n	40d3e8 <_dtoa_r+0x68>
  40d3be:	4650      	mov	r0, sl
  40d3c0:	4659      	mov	r1, fp
  40d3c2:	2200      	movs	r2, #0
  40d3c4:	2300      	movs	r3, #0
  40d3c6:	f7fa fd9b 	bl	407f00 <__aeabi_dcmpeq>
  40d3ca:	4605      	mov	r5, r0
  40d3cc:	b348      	cbz	r0, 40d422 <_dtoa_r+0xa2>
  40d3ce:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40d3d0:	2301      	movs	r3, #1
  40d3d2:	6013      	str	r3, [r2, #0]
  40d3d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d3d6:	2b00      	cmp	r3, #0
  40d3d8:	f000 80c5 	beq.w	40d566 <_dtoa_r+0x1e6>
  40d3dc:	489b      	ldr	r0, [pc, #620]	; (40d64c <_dtoa_r+0x2cc>)
  40d3de:	6018      	str	r0, [r3, #0]
  40d3e0:	3801      	subs	r0, #1
  40d3e2:	b017      	add	sp, #92	; 0x5c
  40d3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d3e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40d3ea:	f242 730f 	movw	r3, #9999	; 0x270f
  40d3ee:	6013      	str	r3, [r2, #0]
  40d3f0:	f1ba 0f00 	cmp.w	sl, #0
  40d3f4:	f000 80a2 	beq.w	40d53c <_dtoa_r+0x1bc>
  40d3f8:	4895      	ldr	r0, [pc, #596]	; (40d650 <_dtoa_r+0x2d0>)
  40d3fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d3fc:	2b00      	cmp	r3, #0
  40d3fe:	d0f0      	beq.n	40d3e2 <_dtoa_r+0x62>
  40d400:	78c3      	ldrb	r3, [r0, #3]
  40d402:	2b00      	cmp	r3, #0
  40d404:	f000 80b1 	beq.w	40d56a <_dtoa_r+0x1ea>
  40d408:	f100 0308 	add.w	r3, r0, #8
  40d40c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40d40e:	6013      	str	r3, [r2, #0]
  40d410:	b017      	add	sp, #92	; 0x5c
  40d412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d416:	2301      	movs	r3, #1
  40d418:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40d41c:	6023      	str	r3, [r4, #0]
  40d41e:	46c3      	mov	fp, r8
  40d420:	e7c7      	b.n	40d3b2 <_dtoa_r+0x32>
  40d422:	aa14      	add	r2, sp, #80	; 0x50
  40d424:	ab15      	add	r3, sp, #84	; 0x54
  40d426:	9201      	str	r2, [sp, #4]
  40d428:	9300      	str	r3, [sp, #0]
  40d42a:	4652      	mov	r2, sl
  40d42c:	465b      	mov	r3, fp
  40d42e:	4648      	mov	r0, r9
  40d430:	f002 fc0e 	bl	40fc50 <__d2b>
  40d434:	ea5f 5418 	movs.w	r4, r8, lsr #20
  40d438:	9008      	str	r0, [sp, #32]
  40d43a:	f040 8088 	bne.w	40d54e <_dtoa_r+0x1ce>
  40d43e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d440:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40d442:	442c      	add	r4, r5
  40d444:	f204 4332 	addw	r3, r4, #1074	; 0x432
  40d448:	2b20      	cmp	r3, #32
  40d44a:	f340 8291 	ble.w	40d970 <_dtoa_r+0x5f0>
  40d44e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40d452:	f204 4012 	addw	r0, r4, #1042	; 0x412
  40d456:	fa08 f803 	lsl.w	r8, r8, r3
  40d45a:	fa2a f000 	lsr.w	r0, sl, r0
  40d45e:	ea40 0008 	orr.w	r0, r0, r8
  40d462:	f7fa fa6f 	bl	407944 <__aeabi_ui2d>
  40d466:	2301      	movs	r3, #1
  40d468:	3c01      	subs	r4, #1
  40d46a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40d46e:	9310      	str	r3, [sp, #64]	; 0x40
  40d470:	2200      	movs	r2, #0
  40d472:	4b78      	ldr	r3, [pc, #480]	; (40d654 <_dtoa_r+0x2d4>)
  40d474:	f7fa f928 	bl	4076c8 <__aeabi_dsub>
  40d478:	a36d      	add	r3, pc, #436	; (adr r3, 40d630 <_dtoa_r+0x2b0>)
  40d47a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d47e:	f7fa fad7 	bl	407a30 <__aeabi_dmul>
  40d482:	a36d      	add	r3, pc, #436	; (adr r3, 40d638 <_dtoa_r+0x2b8>)
  40d484:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d488:	f7fa f920 	bl	4076cc <__adddf3>
  40d48c:	4606      	mov	r6, r0
  40d48e:	4620      	mov	r0, r4
  40d490:	460f      	mov	r7, r1
  40d492:	f7fa fa67 	bl	407964 <__aeabi_i2d>
  40d496:	a36a      	add	r3, pc, #424	; (adr r3, 40d640 <_dtoa_r+0x2c0>)
  40d498:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d49c:	f7fa fac8 	bl	407a30 <__aeabi_dmul>
  40d4a0:	4602      	mov	r2, r0
  40d4a2:	460b      	mov	r3, r1
  40d4a4:	4630      	mov	r0, r6
  40d4a6:	4639      	mov	r1, r7
  40d4a8:	f7fa f910 	bl	4076cc <__adddf3>
  40d4ac:	4606      	mov	r6, r0
  40d4ae:	460f      	mov	r7, r1
  40d4b0:	f003 f92a 	bl	410708 <__aeabi_d2iz>
  40d4b4:	2200      	movs	r2, #0
  40d4b6:	9004      	str	r0, [sp, #16]
  40d4b8:	2300      	movs	r3, #0
  40d4ba:	4630      	mov	r0, r6
  40d4bc:	4639      	mov	r1, r7
  40d4be:	f7fa fd29 	bl	407f14 <__aeabi_dcmplt>
  40d4c2:	2800      	cmp	r0, #0
  40d4c4:	f040 8230 	bne.w	40d928 <_dtoa_r+0x5a8>
  40d4c8:	9e04      	ldr	r6, [sp, #16]
  40d4ca:	2e16      	cmp	r6, #22
  40d4cc:	f200 8229 	bhi.w	40d922 <_dtoa_r+0x5a2>
  40d4d0:	4b61      	ldr	r3, [pc, #388]	; (40d658 <_dtoa_r+0x2d8>)
  40d4d2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40d4d6:	e9d3 0100 	ldrd	r0, r1, [r3]
  40d4da:	4652      	mov	r2, sl
  40d4dc:	465b      	mov	r3, fp
  40d4de:	f7fa fd37 	bl	407f50 <__aeabi_dcmpgt>
  40d4e2:	2800      	cmp	r0, #0
  40d4e4:	f000 8249 	beq.w	40d97a <_dtoa_r+0x5fa>
  40d4e8:	1e73      	subs	r3, r6, #1
  40d4ea:	9304      	str	r3, [sp, #16]
  40d4ec:	2300      	movs	r3, #0
  40d4ee:	930c      	str	r3, [sp, #48]	; 0x30
  40d4f0:	1b2c      	subs	r4, r5, r4
  40d4f2:	1e63      	subs	r3, r4, #1
  40d4f4:	9302      	str	r3, [sp, #8]
  40d4f6:	f100 8232 	bmi.w	40d95e <_dtoa_r+0x5de>
  40d4fa:	2300      	movs	r3, #0
  40d4fc:	9305      	str	r3, [sp, #20]
  40d4fe:	9b04      	ldr	r3, [sp, #16]
  40d500:	2b00      	cmp	r3, #0
  40d502:	f2c0 8223 	blt.w	40d94c <_dtoa_r+0x5cc>
  40d506:	9a02      	ldr	r2, [sp, #8]
  40d508:	930b      	str	r3, [sp, #44]	; 0x2c
  40d50a:	4611      	mov	r1, r2
  40d50c:	4419      	add	r1, r3
  40d50e:	2300      	movs	r3, #0
  40d510:	9102      	str	r1, [sp, #8]
  40d512:	930a      	str	r3, [sp, #40]	; 0x28
  40d514:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40d516:	2b09      	cmp	r3, #9
  40d518:	d829      	bhi.n	40d56e <_dtoa_r+0x1ee>
  40d51a:	2b05      	cmp	r3, #5
  40d51c:	f340 8658 	ble.w	40e1d0 <_dtoa_r+0xe50>
  40d520:	3b04      	subs	r3, #4
  40d522:	9320      	str	r3, [sp, #128]	; 0x80
  40d524:	2500      	movs	r5, #0
  40d526:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40d528:	3b02      	subs	r3, #2
  40d52a:	2b03      	cmp	r3, #3
  40d52c:	f200 8635 	bhi.w	40e19a <_dtoa_r+0xe1a>
  40d530:	e8df f013 	tbh	[pc, r3, lsl #1]
  40d534:	0228032c 	.word	0x0228032c
  40d538:	04590337 	.word	0x04590337
  40d53c:	4b44      	ldr	r3, [pc, #272]	; (40d650 <_dtoa_r+0x2d0>)
  40d53e:	4a47      	ldr	r2, [pc, #284]	; (40d65c <_dtoa_r+0x2dc>)
  40d540:	f3c8 0013 	ubfx	r0, r8, #0, #20
  40d544:	2800      	cmp	r0, #0
  40d546:	bf14      	ite	ne
  40d548:	4618      	movne	r0, r3
  40d54a:	4610      	moveq	r0, r2
  40d54c:	e755      	b.n	40d3fa <_dtoa_r+0x7a>
  40d54e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40d552:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40d556:	9510      	str	r5, [sp, #64]	; 0x40
  40d558:	4650      	mov	r0, sl
  40d55a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40d55e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40d562:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d564:	e784      	b.n	40d470 <_dtoa_r+0xf0>
  40d566:	483e      	ldr	r0, [pc, #248]	; (40d660 <_dtoa_r+0x2e0>)
  40d568:	e73b      	b.n	40d3e2 <_dtoa_r+0x62>
  40d56a:	1cc3      	adds	r3, r0, #3
  40d56c:	e74e      	b.n	40d40c <_dtoa_r+0x8c>
  40d56e:	2100      	movs	r1, #0
  40d570:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40d574:	4648      	mov	r0, r9
  40d576:	9120      	str	r1, [sp, #128]	; 0x80
  40d578:	f001 ffe0 	bl	40f53c <_Balloc>
  40d57c:	f04f 33ff 	mov.w	r3, #4294967295
  40d580:	9306      	str	r3, [sp, #24]
  40d582:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40d584:	930d      	str	r3, [sp, #52]	; 0x34
  40d586:	2301      	movs	r3, #1
  40d588:	9007      	str	r0, [sp, #28]
  40d58a:	9221      	str	r2, [sp, #132]	; 0x84
  40d58c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40d590:	9309      	str	r3, [sp, #36]	; 0x24
  40d592:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40d594:	2b00      	cmp	r3, #0
  40d596:	f2c0 80d1 	blt.w	40d73c <_dtoa_r+0x3bc>
  40d59a:	9a04      	ldr	r2, [sp, #16]
  40d59c:	2a0e      	cmp	r2, #14
  40d59e:	f300 80cd 	bgt.w	40d73c <_dtoa_r+0x3bc>
  40d5a2:	4b2d      	ldr	r3, [pc, #180]	; (40d658 <_dtoa_r+0x2d8>)
  40d5a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d5a8:	e9d3 3400 	ldrd	r3, r4, [r3]
  40d5ac:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40d5b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40d5b2:	2b00      	cmp	r3, #0
  40d5b4:	f2c0 8300 	blt.w	40dbb8 <_dtoa_r+0x838>
  40d5b8:	4656      	mov	r6, sl
  40d5ba:	465f      	mov	r7, fp
  40d5bc:	4650      	mov	r0, sl
  40d5be:	4659      	mov	r1, fp
  40d5c0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  40d5c4:	4652      	mov	r2, sl
  40d5c6:	465b      	mov	r3, fp
  40d5c8:	f7fa fb5c 	bl	407c84 <__aeabi_ddiv>
  40d5cc:	f003 f89c 	bl	410708 <__aeabi_d2iz>
  40d5d0:	4604      	mov	r4, r0
  40d5d2:	f7fa f9c7 	bl	407964 <__aeabi_i2d>
  40d5d6:	4652      	mov	r2, sl
  40d5d8:	465b      	mov	r3, fp
  40d5da:	f7fa fa29 	bl	407a30 <__aeabi_dmul>
  40d5de:	460b      	mov	r3, r1
  40d5e0:	4602      	mov	r2, r0
  40d5e2:	4639      	mov	r1, r7
  40d5e4:	4630      	mov	r0, r6
  40d5e6:	f7fa f86f 	bl	4076c8 <__aeabi_dsub>
  40d5ea:	9d07      	ldr	r5, [sp, #28]
  40d5ec:	f104 0330 	add.w	r3, r4, #48	; 0x30
  40d5f0:	702b      	strb	r3, [r5, #0]
  40d5f2:	9b06      	ldr	r3, [sp, #24]
  40d5f4:	2b01      	cmp	r3, #1
  40d5f6:	4606      	mov	r6, r0
  40d5f8:	460f      	mov	r7, r1
  40d5fa:	f105 0501 	add.w	r5, r5, #1
  40d5fe:	d062      	beq.n	40d6c6 <_dtoa_r+0x346>
  40d600:	2200      	movs	r2, #0
  40d602:	4b18      	ldr	r3, [pc, #96]	; (40d664 <_dtoa_r+0x2e4>)
  40d604:	f7fa fa14 	bl	407a30 <__aeabi_dmul>
  40d608:	2200      	movs	r2, #0
  40d60a:	2300      	movs	r3, #0
  40d60c:	4606      	mov	r6, r0
  40d60e:	460f      	mov	r7, r1
  40d610:	f7fa fc76 	bl	407f00 <__aeabi_dcmpeq>
  40d614:	2800      	cmp	r0, #0
  40d616:	d17e      	bne.n	40d716 <_dtoa_r+0x396>
  40d618:	f8cd 9014 	str.w	r9, [sp, #20]
  40d61c:	f8dd a018 	ldr.w	sl, [sp, #24]
  40d620:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40d624:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d628:	e029      	b.n	40d67e <_dtoa_r+0x2fe>
  40d62a:	bf00      	nop
  40d62c:	f3af 8000 	nop.w
  40d630:	636f4361 	.word	0x636f4361
  40d634:	3fd287a7 	.word	0x3fd287a7
  40d638:	8b60c8b3 	.word	0x8b60c8b3
  40d63c:	3fc68a28 	.word	0x3fc68a28
  40d640:	509f79fb 	.word	0x509f79fb
  40d644:	3fd34413 	.word	0x3fd34413
  40d648:	7ff00000 	.word	0x7ff00000
  40d64c:	0041298d 	.word	0x0041298d
  40d650:	00412ad0 	.word	0x00412ad0
  40d654:	3ff80000 	.word	0x3ff80000
  40d658:	00412be0 	.word	0x00412be0
  40d65c:	00412ac4 	.word	0x00412ac4
  40d660:	0041298c 	.word	0x0041298c
  40d664:	40240000 	.word	0x40240000
  40d668:	f7fa f9e2 	bl	407a30 <__aeabi_dmul>
  40d66c:	2200      	movs	r2, #0
  40d66e:	2300      	movs	r3, #0
  40d670:	4606      	mov	r6, r0
  40d672:	460f      	mov	r7, r1
  40d674:	f7fa fc44 	bl	407f00 <__aeabi_dcmpeq>
  40d678:	2800      	cmp	r0, #0
  40d67a:	f040 83b7 	bne.w	40ddec <_dtoa_r+0xa6c>
  40d67e:	4642      	mov	r2, r8
  40d680:	464b      	mov	r3, r9
  40d682:	4630      	mov	r0, r6
  40d684:	4639      	mov	r1, r7
  40d686:	f7fa fafd 	bl	407c84 <__aeabi_ddiv>
  40d68a:	f003 f83d 	bl	410708 <__aeabi_d2iz>
  40d68e:	4604      	mov	r4, r0
  40d690:	f7fa f968 	bl	407964 <__aeabi_i2d>
  40d694:	4642      	mov	r2, r8
  40d696:	464b      	mov	r3, r9
  40d698:	f7fa f9ca 	bl	407a30 <__aeabi_dmul>
  40d69c:	4602      	mov	r2, r0
  40d69e:	460b      	mov	r3, r1
  40d6a0:	4630      	mov	r0, r6
  40d6a2:	4639      	mov	r1, r7
  40d6a4:	f7fa f810 	bl	4076c8 <__aeabi_dsub>
  40d6a8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40d6ac:	f805 eb01 	strb.w	lr, [r5], #1
  40d6b0:	ebcb 0e05 	rsb	lr, fp, r5
  40d6b4:	45d6      	cmp	lr, sl
  40d6b6:	4606      	mov	r6, r0
  40d6b8:	460f      	mov	r7, r1
  40d6ba:	f04f 0200 	mov.w	r2, #0
  40d6be:	4bb0      	ldr	r3, [pc, #704]	; (40d980 <_dtoa_r+0x600>)
  40d6c0:	d1d2      	bne.n	40d668 <_dtoa_r+0x2e8>
  40d6c2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40d6c6:	4632      	mov	r2, r6
  40d6c8:	463b      	mov	r3, r7
  40d6ca:	4630      	mov	r0, r6
  40d6cc:	4639      	mov	r1, r7
  40d6ce:	f7f9 fffd 	bl	4076cc <__adddf3>
  40d6d2:	4606      	mov	r6, r0
  40d6d4:	460f      	mov	r7, r1
  40d6d6:	4602      	mov	r2, r0
  40d6d8:	460b      	mov	r3, r1
  40d6da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d6de:	f7fa fc19 	bl	407f14 <__aeabi_dcmplt>
  40d6e2:	b940      	cbnz	r0, 40d6f6 <_dtoa_r+0x376>
  40d6e4:	4632      	mov	r2, r6
  40d6e6:	463b      	mov	r3, r7
  40d6e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d6ec:	f7fa fc08 	bl	407f00 <__aeabi_dcmpeq>
  40d6f0:	b188      	cbz	r0, 40d716 <_dtoa_r+0x396>
  40d6f2:	07e3      	lsls	r3, r4, #31
  40d6f4:	d50f      	bpl.n	40d716 <_dtoa_r+0x396>
  40d6f6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40d6fa:	9a07      	ldr	r2, [sp, #28]
  40d6fc:	1e6b      	subs	r3, r5, #1
  40d6fe:	e004      	b.n	40d70a <_dtoa_r+0x38a>
  40d700:	429a      	cmp	r2, r3
  40d702:	f000 842c 	beq.w	40df5e <_dtoa_r+0xbde>
  40d706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40d70a:	2c39      	cmp	r4, #57	; 0x39
  40d70c:	f103 0501 	add.w	r5, r3, #1
  40d710:	d0f6      	beq.n	40d700 <_dtoa_r+0x380>
  40d712:	3401      	adds	r4, #1
  40d714:	701c      	strb	r4, [r3, #0]
  40d716:	9908      	ldr	r1, [sp, #32]
  40d718:	4648      	mov	r0, r9
  40d71a:	f001 ff35 	bl	40f588 <_Bfree>
  40d71e:	2200      	movs	r2, #0
  40d720:	9b04      	ldr	r3, [sp, #16]
  40d722:	702a      	strb	r2, [r5, #0]
  40d724:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40d726:	3301      	adds	r3, #1
  40d728:	6013      	str	r3, [r2, #0]
  40d72a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d72c:	2b00      	cmp	r3, #0
  40d72e:	f000 83a7 	beq.w	40de80 <_dtoa_r+0xb00>
  40d732:	9807      	ldr	r0, [sp, #28]
  40d734:	601d      	str	r5, [r3, #0]
  40d736:	b017      	add	sp, #92	; 0x5c
  40d738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d73c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40d73e:	2a00      	cmp	r2, #0
  40d740:	f000 8112 	beq.w	40d968 <_dtoa_r+0x5e8>
  40d744:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40d746:	2a01      	cmp	r2, #1
  40d748:	f340 8258 	ble.w	40dbfc <_dtoa_r+0x87c>
  40d74c:	9b06      	ldr	r3, [sp, #24]
  40d74e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d750:	1e5f      	subs	r7, r3, #1
  40d752:	42ba      	cmp	r2, r7
  40d754:	f2c0 8397 	blt.w	40de86 <_dtoa_r+0xb06>
  40d758:	1bd7      	subs	r7, r2, r7
  40d75a:	9b06      	ldr	r3, [sp, #24]
  40d75c:	2b00      	cmp	r3, #0
  40d75e:	f2c0 848a 	blt.w	40e076 <_dtoa_r+0xcf6>
  40d762:	9d05      	ldr	r5, [sp, #20]
  40d764:	9b06      	ldr	r3, [sp, #24]
  40d766:	9a05      	ldr	r2, [sp, #20]
  40d768:	441a      	add	r2, r3
  40d76a:	9205      	str	r2, [sp, #20]
  40d76c:	9a02      	ldr	r2, [sp, #8]
  40d76e:	2101      	movs	r1, #1
  40d770:	441a      	add	r2, r3
  40d772:	4648      	mov	r0, r9
  40d774:	9202      	str	r2, [sp, #8]
  40d776:	f001 ffeb 	bl	40f750 <__i2b>
  40d77a:	4606      	mov	r6, r0
  40d77c:	b165      	cbz	r5, 40d798 <_dtoa_r+0x418>
  40d77e:	9902      	ldr	r1, [sp, #8]
  40d780:	2900      	cmp	r1, #0
  40d782:	460b      	mov	r3, r1
  40d784:	dd08      	ble.n	40d798 <_dtoa_r+0x418>
  40d786:	42a9      	cmp	r1, r5
  40d788:	9a05      	ldr	r2, [sp, #20]
  40d78a:	bfa8      	it	ge
  40d78c:	462b      	movge	r3, r5
  40d78e:	1ad2      	subs	r2, r2, r3
  40d790:	1aed      	subs	r5, r5, r3
  40d792:	1acb      	subs	r3, r1, r3
  40d794:	9205      	str	r2, [sp, #20]
  40d796:	9302      	str	r3, [sp, #8]
  40d798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d79a:	2b00      	cmp	r3, #0
  40d79c:	f340 82fc 	ble.w	40dd98 <_dtoa_r+0xa18>
  40d7a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40d7a2:	2a00      	cmp	r2, #0
  40d7a4:	f000 8201 	beq.w	40dbaa <_dtoa_r+0x82a>
  40d7a8:	2f00      	cmp	r7, #0
  40d7aa:	f000 81fe 	beq.w	40dbaa <_dtoa_r+0x82a>
  40d7ae:	4631      	mov	r1, r6
  40d7b0:	463a      	mov	r2, r7
  40d7b2:	4648      	mov	r0, r9
  40d7b4:	f002 f86e 	bl	40f894 <__pow5mult>
  40d7b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40d7bc:	4601      	mov	r1, r0
  40d7be:	4642      	mov	r2, r8
  40d7c0:	4606      	mov	r6, r0
  40d7c2:	4648      	mov	r0, r9
  40d7c4:	f001 ffce 	bl	40f764 <__multiply>
  40d7c8:	4641      	mov	r1, r8
  40d7ca:	4604      	mov	r4, r0
  40d7cc:	4648      	mov	r0, r9
  40d7ce:	f001 fedb 	bl	40f588 <_Bfree>
  40d7d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d7d4:	1bdb      	subs	r3, r3, r7
  40d7d6:	930a      	str	r3, [sp, #40]	; 0x28
  40d7d8:	f040 81e6 	bne.w	40dba8 <_dtoa_r+0x828>
  40d7dc:	2101      	movs	r1, #1
  40d7de:	4648      	mov	r0, r9
  40d7e0:	f001 ffb6 	bl	40f750 <__i2b>
  40d7e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d7e6:	4680      	mov	r8, r0
  40d7e8:	2b00      	cmp	r3, #0
  40d7ea:	f000 8219 	beq.w	40dc20 <_dtoa_r+0x8a0>
  40d7ee:	4601      	mov	r1, r0
  40d7f0:	461a      	mov	r2, r3
  40d7f2:	4648      	mov	r0, r9
  40d7f4:	f002 f84e 	bl	40f894 <__pow5mult>
  40d7f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40d7fa:	2b01      	cmp	r3, #1
  40d7fc:	4680      	mov	r8, r0
  40d7fe:	f340 82f8 	ble.w	40ddf2 <_dtoa_r+0xa72>
  40d802:	2700      	movs	r7, #0
  40d804:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40d808:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40d80c:	6918      	ldr	r0, [r3, #16]
  40d80e:	f001 ff51 	bl	40f6b4 <__hi0bits>
  40d812:	f1c0 0020 	rsb	r0, r0, #32
  40d816:	9a02      	ldr	r2, [sp, #8]
  40d818:	4410      	add	r0, r2
  40d81a:	f010 001f 	ands.w	r0, r0, #31
  40d81e:	f000 81f6 	beq.w	40dc0e <_dtoa_r+0x88e>
  40d822:	f1c0 0320 	rsb	r3, r0, #32
  40d826:	2b04      	cmp	r3, #4
  40d828:	f340 84ca 	ble.w	40e1c0 <_dtoa_r+0xe40>
  40d82c:	9b05      	ldr	r3, [sp, #20]
  40d82e:	f1c0 001c 	rsb	r0, r0, #28
  40d832:	4403      	add	r3, r0
  40d834:	9305      	str	r3, [sp, #20]
  40d836:	4613      	mov	r3, r2
  40d838:	4403      	add	r3, r0
  40d83a:	4405      	add	r5, r0
  40d83c:	9302      	str	r3, [sp, #8]
  40d83e:	9b05      	ldr	r3, [sp, #20]
  40d840:	2b00      	cmp	r3, #0
  40d842:	dd05      	ble.n	40d850 <_dtoa_r+0x4d0>
  40d844:	4621      	mov	r1, r4
  40d846:	461a      	mov	r2, r3
  40d848:	4648      	mov	r0, r9
  40d84a:	f002 f873 	bl	40f934 <__lshift>
  40d84e:	4604      	mov	r4, r0
  40d850:	9b02      	ldr	r3, [sp, #8]
  40d852:	2b00      	cmp	r3, #0
  40d854:	dd05      	ble.n	40d862 <_dtoa_r+0x4e2>
  40d856:	4641      	mov	r1, r8
  40d858:	461a      	mov	r2, r3
  40d85a:	4648      	mov	r0, r9
  40d85c:	f002 f86a 	bl	40f934 <__lshift>
  40d860:	4680      	mov	r8, r0
  40d862:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d864:	2b00      	cmp	r3, #0
  40d866:	f040 827c 	bne.w	40dd62 <_dtoa_r+0x9e2>
  40d86a:	9b06      	ldr	r3, [sp, #24]
  40d86c:	2b00      	cmp	r3, #0
  40d86e:	f340 8295 	ble.w	40dd9c <_dtoa_r+0xa1c>
  40d872:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40d874:	2b00      	cmp	r3, #0
  40d876:	f040 81f5 	bne.w	40dc64 <_dtoa_r+0x8e4>
  40d87a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40d87e:	9f06      	ldr	r7, [sp, #24]
  40d880:	465d      	mov	r5, fp
  40d882:	e002      	b.n	40d88a <_dtoa_r+0x50a>
  40d884:	f001 fe8a 	bl	40f59c <__multadd>
  40d888:	4604      	mov	r4, r0
  40d88a:	4641      	mov	r1, r8
  40d88c:	4620      	mov	r0, r4
  40d88e:	f7ff fce3 	bl	40d258 <quorem>
  40d892:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40d896:	f805 ab01 	strb.w	sl, [r5], #1
  40d89a:	ebcb 0305 	rsb	r3, fp, r5
  40d89e:	42bb      	cmp	r3, r7
  40d8a0:	f04f 020a 	mov.w	r2, #10
  40d8a4:	f04f 0300 	mov.w	r3, #0
  40d8a8:	4621      	mov	r1, r4
  40d8aa:	4648      	mov	r0, r9
  40d8ac:	dbea      	blt.n	40d884 <_dtoa_r+0x504>
  40d8ae:	9b07      	ldr	r3, [sp, #28]
  40d8b0:	9a06      	ldr	r2, [sp, #24]
  40d8b2:	2a01      	cmp	r2, #1
  40d8b4:	bfac      	ite	ge
  40d8b6:	189b      	addge	r3, r3, r2
  40d8b8:	3301      	addlt	r3, #1
  40d8ba:	461d      	mov	r5, r3
  40d8bc:	f04f 0b00 	mov.w	fp, #0
  40d8c0:	4621      	mov	r1, r4
  40d8c2:	2201      	movs	r2, #1
  40d8c4:	4648      	mov	r0, r9
  40d8c6:	f002 f835 	bl	40f934 <__lshift>
  40d8ca:	4641      	mov	r1, r8
  40d8cc:	9008      	str	r0, [sp, #32]
  40d8ce:	f002 f889 	bl	40f9e4 <__mcmp>
  40d8d2:	2800      	cmp	r0, #0
  40d8d4:	f340 830d 	ble.w	40def2 <_dtoa_r+0xb72>
  40d8d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40d8dc:	9907      	ldr	r1, [sp, #28]
  40d8de:	1e6b      	subs	r3, r5, #1
  40d8e0:	e004      	b.n	40d8ec <_dtoa_r+0x56c>
  40d8e2:	428b      	cmp	r3, r1
  40d8e4:	f000 8278 	beq.w	40ddd8 <_dtoa_r+0xa58>
  40d8e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40d8ec:	2a39      	cmp	r2, #57	; 0x39
  40d8ee:	f103 0501 	add.w	r5, r3, #1
  40d8f2:	d0f6      	beq.n	40d8e2 <_dtoa_r+0x562>
  40d8f4:	3201      	adds	r2, #1
  40d8f6:	701a      	strb	r2, [r3, #0]
  40d8f8:	4641      	mov	r1, r8
  40d8fa:	4648      	mov	r0, r9
  40d8fc:	f001 fe44 	bl	40f588 <_Bfree>
  40d900:	2e00      	cmp	r6, #0
  40d902:	f43f af08 	beq.w	40d716 <_dtoa_r+0x396>
  40d906:	f1bb 0f00 	cmp.w	fp, #0
  40d90a:	d005      	beq.n	40d918 <_dtoa_r+0x598>
  40d90c:	45b3      	cmp	fp, r6
  40d90e:	d003      	beq.n	40d918 <_dtoa_r+0x598>
  40d910:	4659      	mov	r1, fp
  40d912:	4648      	mov	r0, r9
  40d914:	f001 fe38 	bl	40f588 <_Bfree>
  40d918:	4631      	mov	r1, r6
  40d91a:	4648      	mov	r0, r9
  40d91c:	f001 fe34 	bl	40f588 <_Bfree>
  40d920:	e6f9      	b.n	40d716 <_dtoa_r+0x396>
  40d922:	2301      	movs	r3, #1
  40d924:	930c      	str	r3, [sp, #48]	; 0x30
  40d926:	e5e3      	b.n	40d4f0 <_dtoa_r+0x170>
  40d928:	f8dd 8010 	ldr.w	r8, [sp, #16]
  40d92c:	4640      	mov	r0, r8
  40d92e:	f7fa f819 	bl	407964 <__aeabi_i2d>
  40d932:	4602      	mov	r2, r0
  40d934:	460b      	mov	r3, r1
  40d936:	4630      	mov	r0, r6
  40d938:	4639      	mov	r1, r7
  40d93a:	f7fa fae1 	bl	407f00 <__aeabi_dcmpeq>
  40d93e:	2800      	cmp	r0, #0
  40d940:	f47f adc2 	bne.w	40d4c8 <_dtoa_r+0x148>
  40d944:	f108 33ff 	add.w	r3, r8, #4294967295
  40d948:	9304      	str	r3, [sp, #16]
  40d94a:	e5bd      	b.n	40d4c8 <_dtoa_r+0x148>
  40d94c:	9a05      	ldr	r2, [sp, #20]
  40d94e:	9b04      	ldr	r3, [sp, #16]
  40d950:	1ad2      	subs	r2, r2, r3
  40d952:	425b      	negs	r3, r3
  40d954:	930a      	str	r3, [sp, #40]	; 0x28
  40d956:	2300      	movs	r3, #0
  40d958:	9205      	str	r2, [sp, #20]
  40d95a:	930b      	str	r3, [sp, #44]	; 0x2c
  40d95c:	e5da      	b.n	40d514 <_dtoa_r+0x194>
  40d95e:	425b      	negs	r3, r3
  40d960:	9305      	str	r3, [sp, #20]
  40d962:	2300      	movs	r3, #0
  40d964:	9302      	str	r3, [sp, #8]
  40d966:	e5ca      	b.n	40d4fe <_dtoa_r+0x17e>
  40d968:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d96a:	9d05      	ldr	r5, [sp, #20]
  40d96c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40d96e:	e705      	b.n	40d77c <_dtoa_r+0x3fc>
  40d970:	f1c3 0820 	rsb	r8, r3, #32
  40d974:	fa0a f008 	lsl.w	r0, sl, r8
  40d978:	e573      	b.n	40d462 <_dtoa_r+0xe2>
  40d97a:	900c      	str	r0, [sp, #48]	; 0x30
  40d97c:	e5b8      	b.n	40d4f0 <_dtoa_r+0x170>
  40d97e:	bf00      	nop
  40d980:	40240000 	.word	0x40240000
  40d984:	2300      	movs	r3, #0
  40d986:	9309      	str	r3, [sp, #36]	; 0x24
  40d988:	9b04      	ldr	r3, [sp, #16]
  40d98a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  40d98c:	4413      	add	r3, r2
  40d98e:	930d      	str	r3, [sp, #52]	; 0x34
  40d990:	3301      	adds	r3, #1
  40d992:	2b00      	cmp	r3, #0
  40d994:	9306      	str	r3, [sp, #24]
  40d996:	f340 8283 	ble.w	40dea0 <_dtoa_r+0xb20>
  40d99a:	9c06      	ldr	r4, [sp, #24]
  40d99c:	4626      	mov	r6, r4
  40d99e:	2100      	movs	r1, #0
  40d9a0:	2e17      	cmp	r6, #23
  40d9a2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40d9a6:	d90b      	bls.n	40d9c0 <_dtoa_r+0x640>
  40d9a8:	2201      	movs	r2, #1
  40d9aa:	2304      	movs	r3, #4
  40d9ac:	005b      	lsls	r3, r3, #1
  40d9ae:	f103 0014 	add.w	r0, r3, #20
  40d9b2:	42b0      	cmp	r0, r6
  40d9b4:	4611      	mov	r1, r2
  40d9b6:	f102 0201 	add.w	r2, r2, #1
  40d9ba:	d9f7      	bls.n	40d9ac <_dtoa_r+0x62c>
  40d9bc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40d9c0:	4648      	mov	r0, r9
  40d9c2:	f001 fdbb 	bl	40f53c <_Balloc>
  40d9c6:	2c0e      	cmp	r4, #14
  40d9c8:	9007      	str	r0, [sp, #28]
  40d9ca:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40d9ce:	f63f ade0 	bhi.w	40d592 <_dtoa_r+0x212>
  40d9d2:	2d00      	cmp	r5, #0
  40d9d4:	f43f addd 	beq.w	40d592 <_dtoa_r+0x212>
  40d9d8:	9904      	ldr	r1, [sp, #16]
  40d9da:	4657      	mov	r7, sl
  40d9dc:	46d8      	mov	r8, fp
  40d9de:	2900      	cmp	r1, #0
  40d9e0:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  40d9e4:	f340 8292 	ble.w	40df0c <_dtoa_r+0xb8c>
  40d9e8:	4b91      	ldr	r3, [pc, #580]	; (40dc30 <_dtoa_r+0x8b0>)
  40d9ea:	f001 020f 	and.w	r2, r1, #15
  40d9ee:	110e      	asrs	r6, r1, #4
  40d9f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d9f4:	06f0      	lsls	r0, r6, #27
  40d9f6:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d9fa:	f140 824c 	bpl.w	40de96 <_dtoa_r+0xb16>
  40d9fe:	4b8d      	ldr	r3, [pc, #564]	; (40dc34 <_dtoa_r+0x8b4>)
  40da00:	4650      	mov	r0, sl
  40da02:	4659      	mov	r1, fp
  40da04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40da08:	f7fa f93c 	bl	407c84 <__aeabi_ddiv>
  40da0c:	f006 060f 	and.w	r6, r6, #15
  40da10:	4682      	mov	sl, r0
  40da12:	468b      	mov	fp, r1
  40da14:	f04f 0803 	mov.w	r8, #3
  40da18:	b186      	cbz	r6, 40da3c <_dtoa_r+0x6bc>
  40da1a:	4f86      	ldr	r7, [pc, #536]	; (40dc34 <_dtoa_r+0x8b4>)
  40da1c:	07f1      	lsls	r1, r6, #31
  40da1e:	d509      	bpl.n	40da34 <_dtoa_r+0x6b4>
  40da20:	4620      	mov	r0, r4
  40da22:	4629      	mov	r1, r5
  40da24:	e9d7 2300 	ldrd	r2, r3, [r7]
  40da28:	f7fa f802 	bl	407a30 <__aeabi_dmul>
  40da2c:	f108 0801 	add.w	r8, r8, #1
  40da30:	4604      	mov	r4, r0
  40da32:	460d      	mov	r5, r1
  40da34:	1076      	asrs	r6, r6, #1
  40da36:	f107 0708 	add.w	r7, r7, #8
  40da3a:	d1ef      	bne.n	40da1c <_dtoa_r+0x69c>
  40da3c:	4622      	mov	r2, r4
  40da3e:	462b      	mov	r3, r5
  40da40:	4650      	mov	r0, sl
  40da42:	4659      	mov	r1, fp
  40da44:	f7fa f91e 	bl	407c84 <__aeabi_ddiv>
  40da48:	4606      	mov	r6, r0
  40da4a:	460f      	mov	r7, r1
  40da4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40da4e:	b143      	cbz	r3, 40da62 <_dtoa_r+0x6e2>
  40da50:	2200      	movs	r2, #0
  40da52:	4b79      	ldr	r3, [pc, #484]	; (40dc38 <_dtoa_r+0x8b8>)
  40da54:	4630      	mov	r0, r6
  40da56:	4639      	mov	r1, r7
  40da58:	f7fa fa5c 	bl	407f14 <__aeabi_dcmplt>
  40da5c:	2800      	cmp	r0, #0
  40da5e:	f040 8320 	bne.w	40e0a2 <_dtoa_r+0xd22>
  40da62:	4640      	mov	r0, r8
  40da64:	f7f9 ff7e 	bl	407964 <__aeabi_i2d>
  40da68:	4632      	mov	r2, r6
  40da6a:	463b      	mov	r3, r7
  40da6c:	f7f9 ffe0 	bl	407a30 <__aeabi_dmul>
  40da70:	4b72      	ldr	r3, [pc, #456]	; (40dc3c <_dtoa_r+0x8bc>)
  40da72:	2200      	movs	r2, #0
  40da74:	f7f9 fe2a 	bl	4076cc <__adddf3>
  40da78:	9b06      	ldr	r3, [sp, #24]
  40da7a:	4604      	mov	r4, r0
  40da7c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40da80:	2b00      	cmp	r3, #0
  40da82:	f000 81df 	beq.w	40de44 <_dtoa_r+0xac4>
  40da86:	9b04      	ldr	r3, [sp, #16]
  40da88:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40da8c:	9311      	str	r3, [sp, #68]	; 0x44
  40da8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40da90:	2b00      	cmp	r3, #0
  40da92:	f000 8297 	beq.w	40dfc4 <_dtoa_r+0xc44>
  40da96:	4b66      	ldr	r3, [pc, #408]	; (40dc30 <_dtoa_r+0x8b0>)
  40da98:	4969      	ldr	r1, [pc, #420]	; (40dc40 <_dtoa_r+0x8c0>)
  40da9a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40da9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40daa2:	2000      	movs	r0, #0
  40daa4:	f7fa f8ee 	bl	407c84 <__aeabi_ddiv>
  40daa8:	4622      	mov	r2, r4
  40daaa:	462b      	mov	r3, r5
  40daac:	f7f9 fe0c 	bl	4076c8 <__aeabi_dsub>
  40dab0:	4682      	mov	sl, r0
  40dab2:	468b      	mov	fp, r1
  40dab4:	4630      	mov	r0, r6
  40dab6:	4639      	mov	r1, r7
  40dab8:	f002 fe26 	bl	410708 <__aeabi_d2iz>
  40dabc:	4604      	mov	r4, r0
  40dabe:	f7f9 ff51 	bl	407964 <__aeabi_i2d>
  40dac2:	4602      	mov	r2, r0
  40dac4:	460b      	mov	r3, r1
  40dac6:	4630      	mov	r0, r6
  40dac8:	4639      	mov	r1, r7
  40daca:	f7f9 fdfd 	bl	4076c8 <__aeabi_dsub>
  40dace:	3430      	adds	r4, #48	; 0x30
  40dad0:	9d07      	ldr	r5, [sp, #28]
  40dad2:	b2e4      	uxtb	r4, r4
  40dad4:	4606      	mov	r6, r0
  40dad6:	460f      	mov	r7, r1
  40dad8:	702c      	strb	r4, [r5, #0]
  40dada:	4602      	mov	r2, r0
  40dadc:	460b      	mov	r3, r1
  40dade:	4650      	mov	r0, sl
  40dae0:	4659      	mov	r1, fp
  40dae2:	3501      	adds	r5, #1
  40dae4:	f7fa fa34 	bl	407f50 <__aeabi_dcmpgt>
  40dae8:	2800      	cmp	r0, #0
  40daea:	d14c      	bne.n	40db86 <_dtoa_r+0x806>
  40daec:	4632      	mov	r2, r6
  40daee:	463b      	mov	r3, r7
  40daf0:	2000      	movs	r0, #0
  40daf2:	4951      	ldr	r1, [pc, #324]	; (40dc38 <_dtoa_r+0x8b8>)
  40daf4:	f7f9 fde8 	bl	4076c8 <__aeabi_dsub>
  40daf8:	4602      	mov	r2, r0
  40dafa:	460b      	mov	r3, r1
  40dafc:	4650      	mov	r0, sl
  40dafe:	4659      	mov	r1, fp
  40db00:	f7fa fa26 	bl	407f50 <__aeabi_dcmpgt>
  40db04:	2800      	cmp	r0, #0
  40db06:	f040 830d 	bne.w	40e124 <_dtoa_r+0xda4>
  40db0a:	f1b8 0f01 	cmp.w	r8, #1
  40db0e:	f340 81b3 	ble.w	40de78 <_dtoa_r+0xaf8>
  40db12:	9b07      	ldr	r3, [sp, #28]
  40db14:	4498      	add	r8, r3
  40db16:	e00d      	b.n	40db34 <_dtoa_r+0x7b4>
  40db18:	2000      	movs	r0, #0
  40db1a:	4947      	ldr	r1, [pc, #284]	; (40dc38 <_dtoa_r+0x8b8>)
  40db1c:	f7f9 fdd4 	bl	4076c8 <__aeabi_dsub>
  40db20:	4652      	mov	r2, sl
  40db22:	465b      	mov	r3, fp
  40db24:	f7fa f9f6 	bl	407f14 <__aeabi_dcmplt>
  40db28:	2800      	cmp	r0, #0
  40db2a:	f040 82fb 	bne.w	40e124 <_dtoa_r+0xda4>
  40db2e:	4545      	cmp	r5, r8
  40db30:	f000 81a2 	beq.w	40de78 <_dtoa_r+0xaf8>
  40db34:	4650      	mov	r0, sl
  40db36:	4659      	mov	r1, fp
  40db38:	2200      	movs	r2, #0
  40db3a:	4b42      	ldr	r3, [pc, #264]	; (40dc44 <_dtoa_r+0x8c4>)
  40db3c:	f7f9 ff78 	bl	407a30 <__aeabi_dmul>
  40db40:	2200      	movs	r2, #0
  40db42:	4b40      	ldr	r3, [pc, #256]	; (40dc44 <_dtoa_r+0x8c4>)
  40db44:	4682      	mov	sl, r0
  40db46:	468b      	mov	fp, r1
  40db48:	4630      	mov	r0, r6
  40db4a:	4639      	mov	r1, r7
  40db4c:	f7f9 ff70 	bl	407a30 <__aeabi_dmul>
  40db50:	460f      	mov	r7, r1
  40db52:	4606      	mov	r6, r0
  40db54:	f002 fdd8 	bl	410708 <__aeabi_d2iz>
  40db58:	4604      	mov	r4, r0
  40db5a:	f7f9 ff03 	bl	407964 <__aeabi_i2d>
  40db5e:	4602      	mov	r2, r0
  40db60:	460b      	mov	r3, r1
  40db62:	4630      	mov	r0, r6
  40db64:	4639      	mov	r1, r7
  40db66:	f7f9 fdaf 	bl	4076c8 <__aeabi_dsub>
  40db6a:	3430      	adds	r4, #48	; 0x30
  40db6c:	b2e4      	uxtb	r4, r4
  40db6e:	4652      	mov	r2, sl
  40db70:	465b      	mov	r3, fp
  40db72:	f805 4b01 	strb.w	r4, [r5], #1
  40db76:	4606      	mov	r6, r0
  40db78:	460f      	mov	r7, r1
  40db7a:	f7fa f9cb 	bl	407f14 <__aeabi_dcmplt>
  40db7e:	4632      	mov	r2, r6
  40db80:	463b      	mov	r3, r7
  40db82:	2800      	cmp	r0, #0
  40db84:	d0c8      	beq.n	40db18 <_dtoa_r+0x798>
  40db86:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40db88:	9304      	str	r3, [sp, #16]
  40db8a:	e5c4      	b.n	40d716 <_dtoa_r+0x396>
  40db8c:	2300      	movs	r3, #0
  40db8e:	9309      	str	r3, [sp, #36]	; 0x24
  40db90:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40db92:	2b00      	cmp	r3, #0
  40db94:	f340 8189 	ble.w	40deaa <_dtoa_r+0xb2a>
  40db98:	461e      	mov	r6, r3
  40db9a:	461c      	mov	r4, r3
  40db9c:	930d      	str	r3, [sp, #52]	; 0x34
  40db9e:	9306      	str	r3, [sp, #24]
  40dba0:	e6fd      	b.n	40d99e <_dtoa_r+0x61e>
  40dba2:	2301      	movs	r3, #1
  40dba4:	9309      	str	r3, [sp, #36]	; 0x24
  40dba6:	e7f3      	b.n	40db90 <_dtoa_r+0x810>
  40dba8:	9408      	str	r4, [sp, #32]
  40dbaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40dbac:	9908      	ldr	r1, [sp, #32]
  40dbae:	4648      	mov	r0, r9
  40dbb0:	f001 fe70 	bl	40f894 <__pow5mult>
  40dbb4:	4604      	mov	r4, r0
  40dbb6:	e611      	b.n	40d7dc <_dtoa_r+0x45c>
  40dbb8:	9b06      	ldr	r3, [sp, #24]
  40dbba:	2b00      	cmp	r3, #0
  40dbbc:	f73f acfc 	bgt.w	40d5b8 <_dtoa_r+0x238>
  40dbc0:	f040 82da 	bne.w	40e178 <_dtoa_r+0xdf8>
  40dbc4:	2200      	movs	r2, #0
  40dbc6:	4b20      	ldr	r3, [pc, #128]	; (40dc48 <_dtoa_r+0x8c8>)
  40dbc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40dbcc:	f7f9 ff30 	bl	407a30 <__aeabi_dmul>
  40dbd0:	4652      	mov	r2, sl
  40dbd2:	465b      	mov	r3, fp
  40dbd4:	f7fa f9b2 	bl	407f3c <__aeabi_dcmpge>
  40dbd8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40dbdc:	4646      	mov	r6, r8
  40dbde:	2800      	cmp	r0, #0
  40dbe0:	f000 80f2 	beq.w	40ddc8 <_dtoa_r+0xa48>
  40dbe4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40dbe6:	9d07      	ldr	r5, [sp, #28]
  40dbe8:	43db      	mvns	r3, r3
  40dbea:	9304      	str	r3, [sp, #16]
  40dbec:	4641      	mov	r1, r8
  40dbee:	4648      	mov	r0, r9
  40dbf0:	f001 fcca 	bl	40f588 <_Bfree>
  40dbf4:	2e00      	cmp	r6, #0
  40dbf6:	f43f ad8e 	beq.w	40d716 <_dtoa_r+0x396>
  40dbfa:	e68d      	b.n	40d918 <_dtoa_r+0x598>
  40dbfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40dbfe:	2a00      	cmp	r2, #0
  40dc00:	f000 8241 	beq.w	40e086 <_dtoa_r+0xd06>
  40dc04:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40dc08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40dc0a:	9d05      	ldr	r5, [sp, #20]
  40dc0c:	e5ab      	b.n	40d766 <_dtoa_r+0x3e6>
  40dc0e:	201c      	movs	r0, #28
  40dc10:	9b05      	ldr	r3, [sp, #20]
  40dc12:	4403      	add	r3, r0
  40dc14:	9305      	str	r3, [sp, #20]
  40dc16:	9b02      	ldr	r3, [sp, #8]
  40dc18:	4403      	add	r3, r0
  40dc1a:	4405      	add	r5, r0
  40dc1c:	9302      	str	r3, [sp, #8]
  40dc1e:	e60e      	b.n	40d83e <_dtoa_r+0x4be>
  40dc20:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40dc22:	2b01      	cmp	r3, #1
  40dc24:	f340 8282 	ble.w	40e12c <_dtoa_r+0xdac>
  40dc28:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  40dc2a:	2001      	movs	r0, #1
  40dc2c:	e5f3      	b.n	40d816 <_dtoa_r+0x496>
  40dc2e:	bf00      	nop
  40dc30:	00412be0 	.word	0x00412be0
  40dc34:	00412ca8 	.word	0x00412ca8
  40dc38:	3ff00000 	.word	0x3ff00000
  40dc3c:	401c0000 	.word	0x401c0000
  40dc40:	3fe00000 	.word	0x3fe00000
  40dc44:	40240000 	.word	0x40240000
  40dc48:	40140000 	.word	0x40140000
  40dc4c:	4631      	mov	r1, r6
  40dc4e:	2300      	movs	r3, #0
  40dc50:	220a      	movs	r2, #10
  40dc52:	4648      	mov	r0, r9
  40dc54:	f001 fca2 	bl	40f59c <__multadd>
  40dc58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40dc5a:	2b00      	cmp	r3, #0
  40dc5c:	4606      	mov	r6, r0
  40dc5e:	f340 8297 	ble.w	40e190 <_dtoa_r+0xe10>
  40dc62:	9306      	str	r3, [sp, #24]
  40dc64:	2d00      	cmp	r5, #0
  40dc66:	dd05      	ble.n	40dc74 <_dtoa_r+0x8f4>
  40dc68:	4631      	mov	r1, r6
  40dc6a:	462a      	mov	r2, r5
  40dc6c:	4648      	mov	r0, r9
  40dc6e:	f001 fe61 	bl	40f934 <__lshift>
  40dc72:	4606      	mov	r6, r0
  40dc74:	2f00      	cmp	r7, #0
  40dc76:	f040 817c 	bne.w	40df72 <_dtoa_r+0xbf2>
  40dc7a:	9605      	str	r6, [sp, #20]
  40dc7c:	9b06      	ldr	r3, [sp, #24]
  40dc7e:	9a07      	ldr	r2, [sp, #28]
  40dc80:	f8dd b014 	ldr.w	fp, [sp, #20]
  40dc84:	3b01      	subs	r3, #1
  40dc86:	18d3      	adds	r3, r2, r3
  40dc88:	9308      	str	r3, [sp, #32]
  40dc8a:	f00a 0301 	and.w	r3, sl, #1
  40dc8e:	9309      	str	r3, [sp, #36]	; 0x24
  40dc90:	4617      	mov	r7, r2
  40dc92:	46c2      	mov	sl, r8
  40dc94:	4651      	mov	r1, sl
  40dc96:	4620      	mov	r0, r4
  40dc98:	f7ff fade 	bl	40d258 <quorem>
  40dc9c:	4631      	mov	r1, r6
  40dc9e:	4605      	mov	r5, r0
  40dca0:	4620      	mov	r0, r4
  40dca2:	f001 fe9f 	bl	40f9e4 <__mcmp>
  40dca6:	465a      	mov	r2, fp
  40dca8:	9002      	str	r0, [sp, #8]
  40dcaa:	4651      	mov	r1, sl
  40dcac:	4648      	mov	r0, r9
  40dcae:	f001 feb9 	bl	40fa24 <__mdiff>
  40dcb2:	68c2      	ldr	r2, [r0, #12]
  40dcb4:	4680      	mov	r8, r0
  40dcb6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40dcba:	2a00      	cmp	r2, #0
  40dcbc:	d149      	bne.n	40dd52 <_dtoa_r+0x9d2>
  40dcbe:	4601      	mov	r1, r0
  40dcc0:	4620      	mov	r0, r4
  40dcc2:	9306      	str	r3, [sp, #24]
  40dcc4:	f001 fe8e 	bl	40f9e4 <__mcmp>
  40dcc8:	4641      	mov	r1, r8
  40dcca:	9005      	str	r0, [sp, #20]
  40dccc:	4648      	mov	r0, r9
  40dcce:	f001 fc5b 	bl	40f588 <_Bfree>
  40dcd2:	9a05      	ldr	r2, [sp, #20]
  40dcd4:	9b06      	ldr	r3, [sp, #24]
  40dcd6:	b92a      	cbnz	r2, 40dce4 <_dtoa_r+0x964>
  40dcd8:	9920      	ldr	r1, [sp, #128]	; 0x80
  40dcda:	b919      	cbnz	r1, 40dce4 <_dtoa_r+0x964>
  40dcdc:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dcde:	2900      	cmp	r1, #0
  40dce0:	f000 8236 	beq.w	40e150 <_dtoa_r+0xdd0>
  40dce4:	9902      	ldr	r1, [sp, #8]
  40dce6:	2900      	cmp	r1, #0
  40dce8:	f2c0 80e4 	blt.w	40deb4 <_dtoa_r+0xb34>
  40dcec:	d105      	bne.n	40dcfa <_dtoa_r+0x97a>
  40dcee:	9920      	ldr	r1, [sp, #128]	; 0x80
  40dcf0:	b919      	cbnz	r1, 40dcfa <_dtoa_r+0x97a>
  40dcf2:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dcf4:	2900      	cmp	r1, #0
  40dcf6:	f000 80dd 	beq.w	40deb4 <_dtoa_r+0xb34>
  40dcfa:	2a00      	cmp	r2, #0
  40dcfc:	f300 814d 	bgt.w	40df9a <_dtoa_r+0xc1a>
  40dd00:	9a08      	ldr	r2, [sp, #32]
  40dd02:	703b      	strb	r3, [r7, #0]
  40dd04:	f107 0801 	add.w	r8, r7, #1
  40dd08:	4297      	cmp	r7, r2
  40dd0a:	4645      	mov	r5, r8
  40dd0c:	f000 8154 	beq.w	40dfb8 <_dtoa_r+0xc38>
  40dd10:	4621      	mov	r1, r4
  40dd12:	2300      	movs	r3, #0
  40dd14:	220a      	movs	r2, #10
  40dd16:	4648      	mov	r0, r9
  40dd18:	f001 fc40 	bl	40f59c <__multadd>
  40dd1c:	455e      	cmp	r6, fp
  40dd1e:	4604      	mov	r4, r0
  40dd20:	4631      	mov	r1, r6
  40dd22:	f04f 0300 	mov.w	r3, #0
  40dd26:	f04f 020a 	mov.w	r2, #10
  40dd2a:	4648      	mov	r0, r9
  40dd2c:	d00b      	beq.n	40dd46 <_dtoa_r+0x9c6>
  40dd2e:	f001 fc35 	bl	40f59c <__multadd>
  40dd32:	4659      	mov	r1, fp
  40dd34:	4606      	mov	r6, r0
  40dd36:	2300      	movs	r3, #0
  40dd38:	220a      	movs	r2, #10
  40dd3a:	4648      	mov	r0, r9
  40dd3c:	f001 fc2e 	bl	40f59c <__multadd>
  40dd40:	4647      	mov	r7, r8
  40dd42:	4683      	mov	fp, r0
  40dd44:	e7a6      	b.n	40dc94 <_dtoa_r+0x914>
  40dd46:	f001 fc29 	bl	40f59c <__multadd>
  40dd4a:	4647      	mov	r7, r8
  40dd4c:	4606      	mov	r6, r0
  40dd4e:	4683      	mov	fp, r0
  40dd50:	e7a0      	b.n	40dc94 <_dtoa_r+0x914>
  40dd52:	4601      	mov	r1, r0
  40dd54:	4648      	mov	r0, r9
  40dd56:	9305      	str	r3, [sp, #20]
  40dd58:	f001 fc16 	bl	40f588 <_Bfree>
  40dd5c:	2201      	movs	r2, #1
  40dd5e:	9b05      	ldr	r3, [sp, #20]
  40dd60:	e7c0      	b.n	40dce4 <_dtoa_r+0x964>
  40dd62:	4641      	mov	r1, r8
  40dd64:	4620      	mov	r0, r4
  40dd66:	f001 fe3d 	bl	40f9e4 <__mcmp>
  40dd6a:	2800      	cmp	r0, #0
  40dd6c:	f6bf ad7d 	bge.w	40d86a <_dtoa_r+0x4ea>
  40dd70:	4621      	mov	r1, r4
  40dd72:	9c04      	ldr	r4, [sp, #16]
  40dd74:	2300      	movs	r3, #0
  40dd76:	3c01      	subs	r4, #1
  40dd78:	220a      	movs	r2, #10
  40dd7a:	4648      	mov	r0, r9
  40dd7c:	9404      	str	r4, [sp, #16]
  40dd7e:	f001 fc0d 	bl	40f59c <__multadd>
  40dd82:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40dd84:	4604      	mov	r4, r0
  40dd86:	2b00      	cmp	r3, #0
  40dd88:	f47f af60 	bne.w	40dc4c <_dtoa_r+0x8cc>
  40dd8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40dd8e:	2b00      	cmp	r3, #0
  40dd90:	f340 81f6 	ble.w	40e180 <_dtoa_r+0xe00>
  40dd94:	9306      	str	r3, [sp, #24]
  40dd96:	e570      	b.n	40d87a <_dtoa_r+0x4fa>
  40dd98:	9c08      	ldr	r4, [sp, #32]
  40dd9a:	e51f      	b.n	40d7dc <_dtoa_r+0x45c>
  40dd9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40dd9e:	2b02      	cmp	r3, #2
  40dda0:	f77f ad67 	ble.w	40d872 <_dtoa_r+0x4f2>
  40dda4:	9b06      	ldr	r3, [sp, #24]
  40dda6:	2b00      	cmp	r3, #0
  40dda8:	f040 8179 	bne.w	40e09e <_dtoa_r+0xd1e>
  40ddac:	4641      	mov	r1, r8
  40ddae:	2205      	movs	r2, #5
  40ddb0:	4648      	mov	r0, r9
  40ddb2:	f001 fbf3 	bl	40f59c <__multadd>
  40ddb6:	4601      	mov	r1, r0
  40ddb8:	4680      	mov	r8, r0
  40ddba:	4620      	mov	r0, r4
  40ddbc:	f001 fe12 	bl	40f9e4 <__mcmp>
  40ddc0:	2800      	cmp	r0, #0
  40ddc2:	9408      	str	r4, [sp, #32]
  40ddc4:	f77f af0e 	ble.w	40dbe4 <_dtoa_r+0x864>
  40ddc8:	9a04      	ldr	r2, [sp, #16]
  40ddca:	9907      	ldr	r1, [sp, #28]
  40ddcc:	2331      	movs	r3, #49	; 0x31
  40ddce:	3201      	adds	r2, #1
  40ddd0:	9204      	str	r2, [sp, #16]
  40ddd2:	700b      	strb	r3, [r1, #0]
  40ddd4:	1c4d      	adds	r5, r1, #1
  40ddd6:	e709      	b.n	40dbec <_dtoa_r+0x86c>
  40ddd8:	9a04      	ldr	r2, [sp, #16]
  40ddda:	3201      	adds	r2, #1
  40dddc:	9204      	str	r2, [sp, #16]
  40ddde:	9a07      	ldr	r2, [sp, #28]
  40dde0:	2331      	movs	r3, #49	; 0x31
  40dde2:	7013      	strb	r3, [r2, #0]
  40dde4:	e588      	b.n	40d8f8 <_dtoa_r+0x578>
  40dde6:	2301      	movs	r3, #1
  40dde8:	9309      	str	r3, [sp, #36]	; 0x24
  40ddea:	e5cd      	b.n	40d988 <_dtoa_r+0x608>
  40ddec:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40ddf0:	e491      	b.n	40d716 <_dtoa_r+0x396>
  40ddf2:	f1ba 0f00 	cmp.w	sl, #0
  40ddf6:	f47f ad04 	bne.w	40d802 <_dtoa_r+0x482>
  40ddfa:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ddfe:	2b00      	cmp	r3, #0
  40de00:	f040 813f 	bne.w	40e082 <_dtoa_r+0xd02>
  40de04:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40de08:	0d3f      	lsrs	r7, r7, #20
  40de0a:	053f      	lsls	r7, r7, #20
  40de0c:	b137      	cbz	r7, 40de1c <_dtoa_r+0xa9c>
  40de0e:	9b05      	ldr	r3, [sp, #20]
  40de10:	3301      	adds	r3, #1
  40de12:	9305      	str	r3, [sp, #20]
  40de14:	9b02      	ldr	r3, [sp, #8]
  40de16:	3301      	adds	r3, #1
  40de18:	9302      	str	r3, [sp, #8]
  40de1a:	2701      	movs	r7, #1
  40de1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40de1e:	2001      	movs	r0, #1
  40de20:	2b00      	cmp	r3, #0
  40de22:	f43f acf8 	beq.w	40d816 <_dtoa_r+0x496>
  40de26:	e4ed      	b.n	40d804 <_dtoa_r+0x484>
  40de28:	4640      	mov	r0, r8
  40de2a:	f7f9 fd9b 	bl	407964 <__aeabi_i2d>
  40de2e:	4632      	mov	r2, r6
  40de30:	463b      	mov	r3, r7
  40de32:	f7f9 fdfd 	bl	407a30 <__aeabi_dmul>
  40de36:	2200      	movs	r2, #0
  40de38:	4bbf      	ldr	r3, [pc, #764]	; (40e138 <_dtoa_r+0xdb8>)
  40de3a:	f7f9 fc47 	bl	4076cc <__adddf3>
  40de3e:	4604      	mov	r4, r0
  40de40:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40de44:	4630      	mov	r0, r6
  40de46:	4639      	mov	r1, r7
  40de48:	2200      	movs	r2, #0
  40de4a:	4bbc      	ldr	r3, [pc, #752]	; (40e13c <_dtoa_r+0xdbc>)
  40de4c:	f7f9 fc3c 	bl	4076c8 <__aeabi_dsub>
  40de50:	4622      	mov	r2, r4
  40de52:	462b      	mov	r3, r5
  40de54:	4606      	mov	r6, r0
  40de56:	460f      	mov	r7, r1
  40de58:	f7fa f87a 	bl	407f50 <__aeabi_dcmpgt>
  40de5c:	4680      	mov	r8, r0
  40de5e:	2800      	cmp	r0, #0
  40de60:	f040 8105 	bne.w	40e06e <_dtoa_r+0xcee>
  40de64:	4622      	mov	r2, r4
  40de66:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  40de6a:	4630      	mov	r0, r6
  40de6c:	4639      	mov	r1, r7
  40de6e:	f7fa f851 	bl	407f14 <__aeabi_dcmplt>
  40de72:	b108      	cbz	r0, 40de78 <_dtoa_r+0xaf8>
  40de74:	4646      	mov	r6, r8
  40de76:	e6b5      	b.n	40dbe4 <_dtoa_r+0x864>
  40de78:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40de7c:	f7ff bb89 	b.w	40d592 <_dtoa_r+0x212>
  40de80:	9807      	ldr	r0, [sp, #28]
  40de82:	f7ff baae 	b.w	40d3e2 <_dtoa_r+0x62>
  40de86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40de88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40de8a:	970a      	str	r7, [sp, #40]	; 0x28
  40de8c:	1afb      	subs	r3, r7, r3
  40de8e:	441a      	add	r2, r3
  40de90:	920b      	str	r2, [sp, #44]	; 0x2c
  40de92:	2700      	movs	r7, #0
  40de94:	e461      	b.n	40d75a <_dtoa_r+0x3da>
  40de96:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40de9a:	f04f 0802 	mov.w	r8, #2
  40de9e:	e5bb      	b.n	40da18 <_dtoa_r+0x698>
  40dea0:	461c      	mov	r4, r3
  40dea2:	2100      	movs	r1, #0
  40dea4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40dea8:	e58a      	b.n	40d9c0 <_dtoa_r+0x640>
  40deaa:	2401      	movs	r4, #1
  40deac:	9421      	str	r4, [sp, #132]	; 0x84
  40deae:	940d      	str	r4, [sp, #52]	; 0x34
  40deb0:	9406      	str	r4, [sp, #24]
  40deb2:	e7f6      	b.n	40dea2 <_dtoa_r+0xb22>
  40deb4:	2a00      	cmp	r2, #0
  40deb6:	46d0      	mov	r8, sl
  40deb8:	f8cd b014 	str.w	fp, [sp, #20]
  40debc:	469a      	mov	sl, r3
  40debe:	dd11      	ble.n	40dee4 <_dtoa_r+0xb64>
  40dec0:	4621      	mov	r1, r4
  40dec2:	2201      	movs	r2, #1
  40dec4:	4648      	mov	r0, r9
  40dec6:	f001 fd35 	bl	40f934 <__lshift>
  40deca:	4641      	mov	r1, r8
  40decc:	4604      	mov	r4, r0
  40dece:	f001 fd89 	bl	40f9e4 <__mcmp>
  40ded2:	2800      	cmp	r0, #0
  40ded4:	f340 8149 	ble.w	40e16a <_dtoa_r+0xdea>
  40ded8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40dedc:	f000 8106 	beq.w	40e0ec <_dtoa_r+0xd6c>
  40dee0:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40dee4:	46b3      	mov	fp, r6
  40dee6:	f887 a000 	strb.w	sl, [r7]
  40deea:	1c7d      	adds	r5, r7, #1
  40deec:	9e05      	ldr	r6, [sp, #20]
  40deee:	9408      	str	r4, [sp, #32]
  40def0:	e502      	b.n	40d8f8 <_dtoa_r+0x578>
  40def2:	d104      	bne.n	40defe <_dtoa_r+0xb7e>
  40def4:	f01a 0f01 	tst.w	sl, #1
  40def8:	d001      	beq.n	40defe <_dtoa_r+0xb7e>
  40defa:	e4ed      	b.n	40d8d8 <_dtoa_r+0x558>
  40defc:	4615      	mov	r5, r2
  40defe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40df02:	2b30      	cmp	r3, #48	; 0x30
  40df04:	f105 32ff 	add.w	r2, r5, #4294967295
  40df08:	d0f8      	beq.n	40defc <_dtoa_r+0xb7c>
  40df0a:	e4f5      	b.n	40d8f8 <_dtoa_r+0x578>
  40df0c:	9b04      	ldr	r3, [sp, #16]
  40df0e:	425c      	negs	r4, r3
  40df10:	2c00      	cmp	r4, #0
  40df12:	f000 80bf 	beq.w	40e094 <_dtoa_r+0xd14>
  40df16:	4b8a      	ldr	r3, [pc, #552]	; (40e140 <_dtoa_r+0xdc0>)
  40df18:	f004 020f 	and.w	r2, r4, #15
  40df1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40df20:	e9d3 2300 	ldrd	r2, r3, [r3]
  40df24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40df28:	f7f9 fd82 	bl	407a30 <__aeabi_dmul>
  40df2c:	1124      	asrs	r4, r4, #4
  40df2e:	4606      	mov	r6, r0
  40df30:	460f      	mov	r7, r1
  40df32:	f000 812a 	beq.w	40e18a <_dtoa_r+0xe0a>
  40df36:	4d83      	ldr	r5, [pc, #524]	; (40e144 <_dtoa_r+0xdc4>)
  40df38:	f04f 0802 	mov.w	r8, #2
  40df3c:	07e2      	lsls	r2, r4, #31
  40df3e:	d509      	bpl.n	40df54 <_dtoa_r+0xbd4>
  40df40:	4630      	mov	r0, r6
  40df42:	4639      	mov	r1, r7
  40df44:	e9d5 2300 	ldrd	r2, r3, [r5]
  40df48:	f7f9 fd72 	bl	407a30 <__aeabi_dmul>
  40df4c:	f108 0801 	add.w	r8, r8, #1
  40df50:	4606      	mov	r6, r0
  40df52:	460f      	mov	r7, r1
  40df54:	1064      	asrs	r4, r4, #1
  40df56:	f105 0508 	add.w	r5, r5, #8
  40df5a:	d1ef      	bne.n	40df3c <_dtoa_r+0xbbc>
  40df5c:	e576      	b.n	40da4c <_dtoa_r+0x6cc>
  40df5e:	9907      	ldr	r1, [sp, #28]
  40df60:	2230      	movs	r2, #48	; 0x30
  40df62:	700a      	strb	r2, [r1, #0]
  40df64:	9a04      	ldr	r2, [sp, #16]
  40df66:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40df6a:	3201      	adds	r2, #1
  40df6c:	9204      	str	r2, [sp, #16]
  40df6e:	f7ff bbd0 	b.w	40d712 <_dtoa_r+0x392>
  40df72:	6871      	ldr	r1, [r6, #4]
  40df74:	4648      	mov	r0, r9
  40df76:	f001 fae1 	bl	40f53c <_Balloc>
  40df7a:	6933      	ldr	r3, [r6, #16]
  40df7c:	1c9a      	adds	r2, r3, #2
  40df7e:	4605      	mov	r5, r0
  40df80:	0092      	lsls	r2, r2, #2
  40df82:	f106 010c 	add.w	r1, r6, #12
  40df86:	300c      	adds	r0, #12
  40df88:	f7fa fe96 	bl	408cb8 <memcpy>
  40df8c:	4629      	mov	r1, r5
  40df8e:	2201      	movs	r2, #1
  40df90:	4648      	mov	r0, r9
  40df92:	f001 fccf 	bl	40f934 <__lshift>
  40df96:	9005      	str	r0, [sp, #20]
  40df98:	e670      	b.n	40dc7c <_dtoa_r+0x8fc>
  40df9a:	2b39      	cmp	r3, #57	; 0x39
  40df9c:	f8cd b014 	str.w	fp, [sp, #20]
  40dfa0:	46d0      	mov	r8, sl
  40dfa2:	f000 80a3 	beq.w	40e0ec <_dtoa_r+0xd6c>
  40dfa6:	f103 0a01 	add.w	sl, r3, #1
  40dfaa:	46b3      	mov	fp, r6
  40dfac:	f887 a000 	strb.w	sl, [r7]
  40dfb0:	1c7d      	adds	r5, r7, #1
  40dfb2:	9e05      	ldr	r6, [sp, #20]
  40dfb4:	9408      	str	r4, [sp, #32]
  40dfb6:	e49f      	b.n	40d8f8 <_dtoa_r+0x578>
  40dfb8:	465a      	mov	r2, fp
  40dfba:	46d0      	mov	r8, sl
  40dfbc:	46b3      	mov	fp, r6
  40dfbe:	469a      	mov	sl, r3
  40dfc0:	4616      	mov	r6, r2
  40dfc2:	e47d      	b.n	40d8c0 <_dtoa_r+0x540>
  40dfc4:	495e      	ldr	r1, [pc, #376]	; (40e140 <_dtoa_r+0xdc0>)
  40dfc6:	f108 3aff 	add.w	sl, r8, #4294967295
  40dfca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  40dfce:	4622      	mov	r2, r4
  40dfd0:	462b      	mov	r3, r5
  40dfd2:	e9d1 0100 	ldrd	r0, r1, [r1]
  40dfd6:	f7f9 fd2b 	bl	407a30 <__aeabi_dmul>
  40dfda:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40dfde:	4639      	mov	r1, r7
  40dfe0:	4630      	mov	r0, r6
  40dfe2:	f002 fb91 	bl	410708 <__aeabi_d2iz>
  40dfe6:	4604      	mov	r4, r0
  40dfe8:	f7f9 fcbc 	bl	407964 <__aeabi_i2d>
  40dfec:	4602      	mov	r2, r0
  40dfee:	460b      	mov	r3, r1
  40dff0:	4630      	mov	r0, r6
  40dff2:	4639      	mov	r1, r7
  40dff4:	f7f9 fb68 	bl	4076c8 <__aeabi_dsub>
  40dff8:	9a07      	ldr	r2, [sp, #28]
  40dffa:	3430      	adds	r4, #48	; 0x30
  40dffc:	f1b8 0f01 	cmp.w	r8, #1
  40e000:	4606      	mov	r6, r0
  40e002:	460f      	mov	r7, r1
  40e004:	7014      	strb	r4, [r2, #0]
  40e006:	f102 0501 	add.w	r5, r2, #1
  40e00a:	d01e      	beq.n	40e04a <_dtoa_r+0xcca>
  40e00c:	9b07      	ldr	r3, [sp, #28]
  40e00e:	eb03 0b08 	add.w	fp, r3, r8
  40e012:	46a8      	mov	r8, r5
  40e014:	2200      	movs	r2, #0
  40e016:	4b4c      	ldr	r3, [pc, #304]	; (40e148 <_dtoa_r+0xdc8>)
  40e018:	4630      	mov	r0, r6
  40e01a:	4639      	mov	r1, r7
  40e01c:	f7f9 fd08 	bl	407a30 <__aeabi_dmul>
  40e020:	460f      	mov	r7, r1
  40e022:	4606      	mov	r6, r0
  40e024:	f002 fb70 	bl	410708 <__aeabi_d2iz>
  40e028:	4604      	mov	r4, r0
  40e02a:	f7f9 fc9b 	bl	407964 <__aeabi_i2d>
  40e02e:	3430      	adds	r4, #48	; 0x30
  40e030:	4602      	mov	r2, r0
  40e032:	460b      	mov	r3, r1
  40e034:	4630      	mov	r0, r6
  40e036:	4639      	mov	r1, r7
  40e038:	f7f9 fb46 	bl	4076c8 <__aeabi_dsub>
  40e03c:	f808 4b01 	strb.w	r4, [r8], #1
  40e040:	45c3      	cmp	fp, r8
  40e042:	4606      	mov	r6, r0
  40e044:	460f      	mov	r7, r1
  40e046:	d1e5      	bne.n	40e014 <_dtoa_r+0xc94>
  40e048:	4455      	add	r5, sl
  40e04a:	2200      	movs	r2, #0
  40e04c:	4b3f      	ldr	r3, [pc, #252]	; (40e14c <_dtoa_r+0xdcc>)
  40e04e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40e052:	f7f9 fb3b 	bl	4076cc <__adddf3>
  40e056:	4632      	mov	r2, r6
  40e058:	463b      	mov	r3, r7
  40e05a:	f7f9 ff5b 	bl	407f14 <__aeabi_dcmplt>
  40e05e:	2800      	cmp	r0, #0
  40e060:	d04c      	beq.n	40e0fc <_dtoa_r+0xd7c>
  40e062:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e064:	9304      	str	r3, [sp, #16]
  40e066:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40e06a:	f7ff bb46 	b.w	40d6fa <_dtoa_r+0x37a>
  40e06e:	f04f 0800 	mov.w	r8, #0
  40e072:	4646      	mov	r6, r8
  40e074:	e6a8      	b.n	40ddc8 <_dtoa_r+0xa48>
  40e076:	9b05      	ldr	r3, [sp, #20]
  40e078:	9a06      	ldr	r2, [sp, #24]
  40e07a:	1a9d      	subs	r5, r3, r2
  40e07c:	2300      	movs	r3, #0
  40e07e:	f7ff bb72 	b.w	40d766 <_dtoa_r+0x3e6>
  40e082:	2700      	movs	r7, #0
  40e084:	e6ca      	b.n	40de1c <_dtoa_r+0xa9c>
  40e086:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e088:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e08a:	9d05      	ldr	r5, [sp, #20]
  40e08c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40e090:	f7ff bb69 	b.w	40d766 <_dtoa_r+0x3e6>
  40e094:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  40e098:	f04f 0802 	mov.w	r8, #2
  40e09c:	e4d6      	b.n	40da4c <_dtoa_r+0x6cc>
  40e09e:	9408      	str	r4, [sp, #32]
  40e0a0:	e5a0      	b.n	40dbe4 <_dtoa_r+0x864>
  40e0a2:	9b06      	ldr	r3, [sp, #24]
  40e0a4:	2b00      	cmp	r3, #0
  40e0a6:	f43f aebf 	beq.w	40de28 <_dtoa_r+0xaa8>
  40e0aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e0ac:	2b00      	cmp	r3, #0
  40e0ae:	f77f aee3 	ble.w	40de78 <_dtoa_r+0xaf8>
  40e0b2:	2200      	movs	r2, #0
  40e0b4:	4b24      	ldr	r3, [pc, #144]	; (40e148 <_dtoa_r+0xdc8>)
  40e0b6:	4630      	mov	r0, r6
  40e0b8:	4639      	mov	r1, r7
  40e0ba:	f7f9 fcb9 	bl	407a30 <__aeabi_dmul>
  40e0be:	4606      	mov	r6, r0
  40e0c0:	460f      	mov	r7, r1
  40e0c2:	f108 0001 	add.w	r0, r8, #1
  40e0c6:	f7f9 fc4d 	bl	407964 <__aeabi_i2d>
  40e0ca:	4632      	mov	r2, r6
  40e0cc:	463b      	mov	r3, r7
  40e0ce:	f7f9 fcaf 	bl	407a30 <__aeabi_dmul>
  40e0d2:	2200      	movs	r2, #0
  40e0d4:	4b18      	ldr	r3, [pc, #96]	; (40e138 <_dtoa_r+0xdb8>)
  40e0d6:	f7f9 faf9 	bl	4076cc <__adddf3>
  40e0da:	9a04      	ldr	r2, [sp, #16]
  40e0dc:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e0e0:	3a01      	subs	r2, #1
  40e0e2:	4604      	mov	r4, r0
  40e0e4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40e0e8:	9211      	str	r2, [sp, #68]	; 0x44
  40e0ea:	e4d0      	b.n	40da8e <_dtoa_r+0x70e>
  40e0ec:	2239      	movs	r2, #57	; 0x39
  40e0ee:	46b3      	mov	fp, r6
  40e0f0:	9408      	str	r4, [sp, #32]
  40e0f2:	9e05      	ldr	r6, [sp, #20]
  40e0f4:	703a      	strb	r2, [r7, #0]
  40e0f6:	1c7d      	adds	r5, r7, #1
  40e0f8:	f7ff bbf0 	b.w	40d8dc <_dtoa_r+0x55c>
  40e0fc:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40e100:	2000      	movs	r0, #0
  40e102:	4912      	ldr	r1, [pc, #72]	; (40e14c <_dtoa_r+0xdcc>)
  40e104:	f7f9 fae0 	bl	4076c8 <__aeabi_dsub>
  40e108:	4632      	mov	r2, r6
  40e10a:	463b      	mov	r3, r7
  40e10c:	f7f9 ff20 	bl	407f50 <__aeabi_dcmpgt>
  40e110:	b908      	cbnz	r0, 40e116 <_dtoa_r+0xd96>
  40e112:	e6b1      	b.n	40de78 <_dtoa_r+0xaf8>
  40e114:	4615      	mov	r5, r2
  40e116:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40e11a:	2b30      	cmp	r3, #48	; 0x30
  40e11c:	f105 32ff 	add.w	r2, r5, #4294967295
  40e120:	d0f8      	beq.n	40e114 <_dtoa_r+0xd94>
  40e122:	e530      	b.n	40db86 <_dtoa_r+0x806>
  40e124:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e126:	9304      	str	r3, [sp, #16]
  40e128:	f7ff bae7 	b.w	40d6fa <_dtoa_r+0x37a>
  40e12c:	f1ba 0f00 	cmp.w	sl, #0
  40e130:	f47f ad7a 	bne.w	40dc28 <_dtoa_r+0x8a8>
  40e134:	e661      	b.n	40ddfa <_dtoa_r+0xa7a>
  40e136:	bf00      	nop
  40e138:	401c0000 	.word	0x401c0000
  40e13c:	40140000 	.word	0x40140000
  40e140:	00412be0 	.word	0x00412be0
  40e144:	00412ca8 	.word	0x00412ca8
  40e148:	40240000 	.word	0x40240000
  40e14c:	3fe00000 	.word	0x3fe00000
  40e150:	2b39      	cmp	r3, #57	; 0x39
  40e152:	f8cd b014 	str.w	fp, [sp, #20]
  40e156:	46d0      	mov	r8, sl
  40e158:	f8dd b008 	ldr.w	fp, [sp, #8]
  40e15c:	469a      	mov	sl, r3
  40e15e:	d0c5      	beq.n	40e0ec <_dtoa_r+0xd6c>
  40e160:	f1bb 0f00 	cmp.w	fp, #0
  40e164:	f73f aebc 	bgt.w	40dee0 <_dtoa_r+0xb60>
  40e168:	e6bc      	b.n	40dee4 <_dtoa_r+0xb64>
  40e16a:	f47f aebb 	bne.w	40dee4 <_dtoa_r+0xb64>
  40e16e:	f01a 0f01 	tst.w	sl, #1
  40e172:	f43f aeb7 	beq.w	40dee4 <_dtoa_r+0xb64>
  40e176:	e6af      	b.n	40ded8 <_dtoa_r+0xb58>
  40e178:	f04f 0800 	mov.w	r8, #0
  40e17c:	4646      	mov	r6, r8
  40e17e:	e531      	b.n	40dbe4 <_dtoa_r+0x864>
  40e180:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40e182:	2b02      	cmp	r3, #2
  40e184:	dc21      	bgt.n	40e1ca <_dtoa_r+0xe4a>
  40e186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e188:	e604      	b.n	40dd94 <_dtoa_r+0xa14>
  40e18a:	f04f 0802 	mov.w	r8, #2
  40e18e:	e45d      	b.n	40da4c <_dtoa_r+0x6cc>
  40e190:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40e192:	2b02      	cmp	r3, #2
  40e194:	dc19      	bgt.n	40e1ca <_dtoa_r+0xe4a>
  40e196:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e198:	e563      	b.n	40dc62 <_dtoa_r+0x8e2>
  40e19a:	2400      	movs	r4, #0
  40e19c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  40e1a0:	4621      	mov	r1, r4
  40e1a2:	4648      	mov	r0, r9
  40e1a4:	f001 f9ca 	bl	40f53c <_Balloc>
  40e1a8:	f04f 33ff 	mov.w	r3, #4294967295
  40e1ac:	9306      	str	r3, [sp, #24]
  40e1ae:	930d      	str	r3, [sp, #52]	; 0x34
  40e1b0:	2301      	movs	r3, #1
  40e1b2:	9007      	str	r0, [sp, #28]
  40e1b4:	9421      	str	r4, [sp, #132]	; 0x84
  40e1b6:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40e1ba:	9309      	str	r3, [sp, #36]	; 0x24
  40e1bc:	f7ff b9e9 	b.w	40d592 <_dtoa_r+0x212>
  40e1c0:	f43f ab3d 	beq.w	40d83e <_dtoa_r+0x4be>
  40e1c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40e1c8:	e522      	b.n	40dc10 <_dtoa_r+0x890>
  40e1ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40e1cc:	9306      	str	r3, [sp, #24]
  40e1ce:	e5e9      	b.n	40dda4 <_dtoa_r+0xa24>
  40e1d0:	2501      	movs	r5, #1
  40e1d2:	f7ff b9a8 	b.w	40d526 <_dtoa_r+0x1a6>
  40e1d6:	bf00      	nop

0040e1d8 <__sflush_r>:
  40e1d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40e1dc:	b29a      	uxth	r2, r3
  40e1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e1e2:	460d      	mov	r5, r1
  40e1e4:	0711      	lsls	r1, r2, #28
  40e1e6:	4680      	mov	r8, r0
  40e1e8:	d43c      	bmi.n	40e264 <__sflush_r+0x8c>
  40e1ea:	686a      	ldr	r2, [r5, #4]
  40e1ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40e1f0:	2a00      	cmp	r2, #0
  40e1f2:	81ab      	strh	r3, [r5, #12]
  40e1f4:	dd73      	ble.n	40e2de <__sflush_r+0x106>
  40e1f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40e1f8:	2c00      	cmp	r4, #0
  40e1fa:	d04b      	beq.n	40e294 <__sflush_r+0xbc>
  40e1fc:	b29b      	uxth	r3, r3
  40e1fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40e202:	2100      	movs	r1, #0
  40e204:	b292      	uxth	r2, r2
  40e206:	f8d8 6000 	ldr.w	r6, [r8]
  40e20a:	f8c8 1000 	str.w	r1, [r8]
  40e20e:	2a00      	cmp	r2, #0
  40e210:	d069      	beq.n	40e2e6 <__sflush_r+0x10e>
  40e212:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40e214:	075f      	lsls	r7, r3, #29
  40e216:	d505      	bpl.n	40e224 <__sflush_r+0x4c>
  40e218:	6869      	ldr	r1, [r5, #4]
  40e21a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40e21c:	1a52      	subs	r2, r2, r1
  40e21e:	b10b      	cbz	r3, 40e224 <__sflush_r+0x4c>
  40e220:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40e222:	1ad2      	subs	r2, r2, r3
  40e224:	2300      	movs	r3, #0
  40e226:	69e9      	ldr	r1, [r5, #28]
  40e228:	4640      	mov	r0, r8
  40e22a:	47a0      	blx	r4
  40e22c:	1c44      	adds	r4, r0, #1
  40e22e:	d03c      	beq.n	40e2aa <__sflush_r+0xd2>
  40e230:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40e234:	692a      	ldr	r2, [r5, #16]
  40e236:	602a      	str	r2, [r5, #0]
  40e238:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40e23c:	2200      	movs	r2, #0
  40e23e:	81ab      	strh	r3, [r5, #12]
  40e240:	04db      	lsls	r3, r3, #19
  40e242:	606a      	str	r2, [r5, #4]
  40e244:	d449      	bmi.n	40e2da <__sflush_r+0x102>
  40e246:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40e248:	f8c8 6000 	str.w	r6, [r8]
  40e24c:	b311      	cbz	r1, 40e294 <__sflush_r+0xbc>
  40e24e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40e252:	4299      	cmp	r1, r3
  40e254:	d002      	beq.n	40e25c <__sflush_r+0x84>
  40e256:	4640      	mov	r0, r8
  40e258:	f000 f9c0 	bl	40e5dc <_free_r>
  40e25c:	2000      	movs	r0, #0
  40e25e:	6328      	str	r0, [r5, #48]	; 0x30
  40e260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e264:	692e      	ldr	r6, [r5, #16]
  40e266:	b1ae      	cbz	r6, 40e294 <__sflush_r+0xbc>
  40e268:	682c      	ldr	r4, [r5, #0]
  40e26a:	602e      	str	r6, [r5, #0]
  40e26c:	0790      	lsls	r0, r2, #30
  40e26e:	bf0c      	ite	eq
  40e270:	696b      	ldreq	r3, [r5, #20]
  40e272:	2300      	movne	r3, #0
  40e274:	1ba4      	subs	r4, r4, r6
  40e276:	60ab      	str	r3, [r5, #8]
  40e278:	e00a      	b.n	40e290 <__sflush_r+0xb8>
  40e27a:	4623      	mov	r3, r4
  40e27c:	4632      	mov	r2, r6
  40e27e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40e280:	69e9      	ldr	r1, [r5, #28]
  40e282:	4640      	mov	r0, r8
  40e284:	47b8      	blx	r7
  40e286:	2800      	cmp	r0, #0
  40e288:	eba4 0400 	sub.w	r4, r4, r0
  40e28c:	4406      	add	r6, r0
  40e28e:	dd04      	ble.n	40e29a <__sflush_r+0xc2>
  40e290:	2c00      	cmp	r4, #0
  40e292:	dcf2      	bgt.n	40e27a <__sflush_r+0xa2>
  40e294:	2000      	movs	r0, #0
  40e296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e29a:	89ab      	ldrh	r3, [r5, #12]
  40e29c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e2a0:	81ab      	strh	r3, [r5, #12]
  40e2a2:	f04f 30ff 	mov.w	r0, #4294967295
  40e2a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e2aa:	f8d8 2000 	ldr.w	r2, [r8]
  40e2ae:	2a1d      	cmp	r2, #29
  40e2b0:	d8f3      	bhi.n	40e29a <__sflush_r+0xc2>
  40e2b2:	4b1a      	ldr	r3, [pc, #104]	; (40e31c <__sflush_r+0x144>)
  40e2b4:	40d3      	lsrs	r3, r2
  40e2b6:	f003 0301 	and.w	r3, r3, #1
  40e2ba:	f083 0401 	eor.w	r4, r3, #1
  40e2be:	2b00      	cmp	r3, #0
  40e2c0:	d0eb      	beq.n	40e29a <__sflush_r+0xc2>
  40e2c2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40e2c6:	6929      	ldr	r1, [r5, #16]
  40e2c8:	6029      	str	r1, [r5, #0]
  40e2ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40e2ce:	04d9      	lsls	r1, r3, #19
  40e2d0:	606c      	str	r4, [r5, #4]
  40e2d2:	81ab      	strh	r3, [r5, #12]
  40e2d4:	d5b7      	bpl.n	40e246 <__sflush_r+0x6e>
  40e2d6:	2a00      	cmp	r2, #0
  40e2d8:	d1b5      	bne.n	40e246 <__sflush_r+0x6e>
  40e2da:	6528      	str	r0, [r5, #80]	; 0x50
  40e2dc:	e7b3      	b.n	40e246 <__sflush_r+0x6e>
  40e2de:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40e2e0:	2a00      	cmp	r2, #0
  40e2e2:	dc88      	bgt.n	40e1f6 <__sflush_r+0x1e>
  40e2e4:	e7d6      	b.n	40e294 <__sflush_r+0xbc>
  40e2e6:	2301      	movs	r3, #1
  40e2e8:	69e9      	ldr	r1, [r5, #28]
  40e2ea:	4640      	mov	r0, r8
  40e2ec:	47a0      	blx	r4
  40e2ee:	1c43      	adds	r3, r0, #1
  40e2f0:	4602      	mov	r2, r0
  40e2f2:	d002      	beq.n	40e2fa <__sflush_r+0x122>
  40e2f4:	89ab      	ldrh	r3, [r5, #12]
  40e2f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40e2f8:	e78c      	b.n	40e214 <__sflush_r+0x3c>
  40e2fa:	f8d8 3000 	ldr.w	r3, [r8]
  40e2fe:	2b00      	cmp	r3, #0
  40e300:	d0f8      	beq.n	40e2f4 <__sflush_r+0x11c>
  40e302:	2b1d      	cmp	r3, #29
  40e304:	d001      	beq.n	40e30a <__sflush_r+0x132>
  40e306:	2b16      	cmp	r3, #22
  40e308:	d102      	bne.n	40e310 <__sflush_r+0x138>
  40e30a:	f8c8 6000 	str.w	r6, [r8]
  40e30e:	e7c1      	b.n	40e294 <__sflush_r+0xbc>
  40e310:	89ab      	ldrh	r3, [r5, #12]
  40e312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e316:	81ab      	strh	r3, [r5, #12]
  40e318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e31c:	20400001 	.word	0x20400001

0040e320 <_fflush_r>:
  40e320:	b510      	push	{r4, lr}
  40e322:	4604      	mov	r4, r0
  40e324:	b082      	sub	sp, #8
  40e326:	b108      	cbz	r0, 40e32c <_fflush_r+0xc>
  40e328:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e32a:	b153      	cbz	r3, 40e342 <_fflush_r+0x22>
  40e32c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40e330:	b908      	cbnz	r0, 40e336 <_fflush_r+0x16>
  40e332:	b002      	add	sp, #8
  40e334:	bd10      	pop	{r4, pc}
  40e336:	4620      	mov	r0, r4
  40e338:	b002      	add	sp, #8
  40e33a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40e33e:	f7ff bf4b 	b.w	40e1d8 <__sflush_r>
  40e342:	9101      	str	r1, [sp, #4]
  40e344:	f000 f880 	bl	40e448 <__sinit>
  40e348:	9901      	ldr	r1, [sp, #4]
  40e34a:	e7ef      	b.n	40e32c <_fflush_r+0xc>

0040e34c <_cleanup_r>:
  40e34c:	4901      	ldr	r1, [pc, #4]	; (40e354 <_cleanup_r+0x8>)
  40e34e:	f000 bbaf 	b.w	40eab0 <_fwalk_reent>
  40e352:	bf00      	nop
  40e354:	004105e1 	.word	0x004105e1

0040e358 <__sinit.part.1>:
  40e358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e35c:	4b35      	ldr	r3, [pc, #212]	; (40e434 <__sinit.part.1+0xdc>)
  40e35e:	6845      	ldr	r5, [r0, #4]
  40e360:	63c3      	str	r3, [r0, #60]	; 0x3c
  40e362:	2400      	movs	r4, #0
  40e364:	4607      	mov	r7, r0
  40e366:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40e36a:	2304      	movs	r3, #4
  40e36c:	2103      	movs	r1, #3
  40e36e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40e372:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40e376:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40e37a:	b083      	sub	sp, #12
  40e37c:	602c      	str	r4, [r5, #0]
  40e37e:	606c      	str	r4, [r5, #4]
  40e380:	60ac      	str	r4, [r5, #8]
  40e382:	666c      	str	r4, [r5, #100]	; 0x64
  40e384:	81ec      	strh	r4, [r5, #14]
  40e386:	612c      	str	r4, [r5, #16]
  40e388:	616c      	str	r4, [r5, #20]
  40e38a:	61ac      	str	r4, [r5, #24]
  40e38c:	81ab      	strh	r3, [r5, #12]
  40e38e:	4621      	mov	r1, r4
  40e390:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40e394:	2208      	movs	r2, #8
  40e396:	f7fa fd29 	bl	408dec <memset>
  40e39a:	68be      	ldr	r6, [r7, #8]
  40e39c:	f8df b098 	ldr.w	fp, [pc, #152]	; 40e438 <__sinit.part.1+0xe0>
  40e3a0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40e43c <__sinit.part.1+0xe4>
  40e3a4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40e440 <__sinit.part.1+0xe8>
  40e3a8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40e444 <__sinit.part.1+0xec>
  40e3ac:	f8c5 b020 	str.w	fp, [r5, #32]
  40e3b0:	2301      	movs	r3, #1
  40e3b2:	2209      	movs	r2, #9
  40e3b4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40e3b8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40e3bc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40e3c0:	61ed      	str	r5, [r5, #28]
  40e3c2:	4621      	mov	r1, r4
  40e3c4:	81f3      	strh	r3, [r6, #14]
  40e3c6:	81b2      	strh	r2, [r6, #12]
  40e3c8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40e3cc:	6034      	str	r4, [r6, #0]
  40e3ce:	6074      	str	r4, [r6, #4]
  40e3d0:	60b4      	str	r4, [r6, #8]
  40e3d2:	6674      	str	r4, [r6, #100]	; 0x64
  40e3d4:	6134      	str	r4, [r6, #16]
  40e3d6:	6174      	str	r4, [r6, #20]
  40e3d8:	61b4      	str	r4, [r6, #24]
  40e3da:	2208      	movs	r2, #8
  40e3dc:	9301      	str	r3, [sp, #4]
  40e3de:	f7fa fd05 	bl	408dec <memset>
  40e3e2:	68fd      	ldr	r5, [r7, #12]
  40e3e4:	61f6      	str	r6, [r6, #28]
  40e3e6:	2012      	movs	r0, #18
  40e3e8:	2202      	movs	r2, #2
  40e3ea:	f8c6 b020 	str.w	fp, [r6, #32]
  40e3ee:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40e3f2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40e3f6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40e3fa:	4621      	mov	r1, r4
  40e3fc:	81a8      	strh	r0, [r5, #12]
  40e3fe:	81ea      	strh	r2, [r5, #14]
  40e400:	602c      	str	r4, [r5, #0]
  40e402:	606c      	str	r4, [r5, #4]
  40e404:	60ac      	str	r4, [r5, #8]
  40e406:	666c      	str	r4, [r5, #100]	; 0x64
  40e408:	612c      	str	r4, [r5, #16]
  40e40a:	616c      	str	r4, [r5, #20]
  40e40c:	61ac      	str	r4, [r5, #24]
  40e40e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40e412:	2208      	movs	r2, #8
  40e414:	f7fa fcea 	bl	408dec <memset>
  40e418:	9b01      	ldr	r3, [sp, #4]
  40e41a:	61ed      	str	r5, [r5, #28]
  40e41c:	f8c5 b020 	str.w	fp, [r5, #32]
  40e420:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40e424:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40e428:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40e42c:	63bb      	str	r3, [r7, #56]	; 0x38
  40e42e:	b003      	add	sp, #12
  40e430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e434:	0040e34d 	.word	0x0040e34d
  40e438:	004101e9 	.word	0x004101e9
  40e43c:	0041020d 	.word	0x0041020d
  40e440:	00410249 	.word	0x00410249
  40e444:	00410269 	.word	0x00410269

0040e448 <__sinit>:
  40e448:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e44a:	b103      	cbz	r3, 40e44e <__sinit+0x6>
  40e44c:	4770      	bx	lr
  40e44e:	f7ff bf83 	b.w	40e358 <__sinit.part.1>
  40e452:	bf00      	nop

0040e454 <__sfp_lock_acquire>:
  40e454:	4770      	bx	lr
  40e456:	bf00      	nop

0040e458 <__sfp_lock_release>:
  40e458:	4770      	bx	lr
  40e45a:	bf00      	nop

0040e45c <__libc_fini_array>:
  40e45c:	b538      	push	{r3, r4, r5, lr}
  40e45e:	4d07      	ldr	r5, [pc, #28]	; (40e47c <__libc_fini_array+0x20>)
  40e460:	4c07      	ldr	r4, [pc, #28]	; (40e480 <__libc_fini_array+0x24>)
  40e462:	1b2c      	subs	r4, r5, r4
  40e464:	10a4      	asrs	r4, r4, #2
  40e466:	d005      	beq.n	40e474 <__libc_fini_array+0x18>
  40e468:	3c01      	subs	r4, #1
  40e46a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40e46e:	4798      	blx	r3
  40e470:	2c00      	cmp	r4, #0
  40e472:	d1f9      	bne.n	40e468 <__libc_fini_array+0xc>
  40e474:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40e478:	f004 bc3a 	b.w	412cf0 <_fini>
  40e47c:	00412d00 	.word	0x00412d00
  40e480:	00412cfc 	.word	0x00412cfc

0040e484 <__fputwc>:
  40e484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e488:	b082      	sub	sp, #8
  40e48a:	4680      	mov	r8, r0
  40e48c:	4689      	mov	r9, r1
  40e48e:	4614      	mov	r4, r2
  40e490:	f000 fef0 	bl	40f274 <__locale_mb_cur_max>
  40e494:	2801      	cmp	r0, #1
  40e496:	d033      	beq.n	40e500 <__fputwc+0x7c>
  40e498:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40e49c:	464a      	mov	r2, r9
  40e49e:	a901      	add	r1, sp, #4
  40e4a0:	4640      	mov	r0, r8
  40e4a2:	f001 ffbb 	bl	41041c <_wcrtomb_r>
  40e4a6:	f1b0 3fff 	cmp.w	r0, #4294967295
  40e4aa:	4682      	mov	sl, r0
  40e4ac:	d021      	beq.n	40e4f2 <__fputwc+0x6e>
  40e4ae:	b388      	cbz	r0, 40e514 <__fputwc+0x90>
  40e4b0:	f89d 6004 	ldrb.w	r6, [sp, #4]
  40e4b4:	2500      	movs	r5, #0
  40e4b6:	e008      	b.n	40e4ca <__fputwc+0x46>
  40e4b8:	6823      	ldr	r3, [r4, #0]
  40e4ba:	1c5a      	adds	r2, r3, #1
  40e4bc:	6022      	str	r2, [r4, #0]
  40e4be:	701e      	strb	r6, [r3, #0]
  40e4c0:	3501      	adds	r5, #1
  40e4c2:	4555      	cmp	r5, sl
  40e4c4:	d226      	bcs.n	40e514 <__fputwc+0x90>
  40e4c6:	ab01      	add	r3, sp, #4
  40e4c8:	5d5e      	ldrb	r6, [r3, r5]
  40e4ca:	68a3      	ldr	r3, [r4, #8]
  40e4cc:	3b01      	subs	r3, #1
  40e4ce:	2b00      	cmp	r3, #0
  40e4d0:	60a3      	str	r3, [r4, #8]
  40e4d2:	daf1      	bge.n	40e4b8 <__fputwc+0x34>
  40e4d4:	69a7      	ldr	r7, [r4, #24]
  40e4d6:	42bb      	cmp	r3, r7
  40e4d8:	4631      	mov	r1, r6
  40e4da:	4622      	mov	r2, r4
  40e4dc:	4640      	mov	r0, r8
  40e4de:	db01      	blt.n	40e4e4 <__fputwc+0x60>
  40e4e0:	2e0a      	cmp	r6, #10
  40e4e2:	d1e9      	bne.n	40e4b8 <__fputwc+0x34>
  40e4e4:	f001 ff44 	bl	410370 <__swbuf_r>
  40e4e8:	1c43      	adds	r3, r0, #1
  40e4ea:	d1e9      	bne.n	40e4c0 <__fputwc+0x3c>
  40e4ec:	b002      	add	sp, #8
  40e4ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e4f2:	89a3      	ldrh	r3, [r4, #12]
  40e4f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e4f8:	81a3      	strh	r3, [r4, #12]
  40e4fa:	b002      	add	sp, #8
  40e4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e500:	f109 33ff 	add.w	r3, r9, #4294967295
  40e504:	2bfe      	cmp	r3, #254	; 0xfe
  40e506:	d8c7      	bhi.n	40e498 <__fputwc+0x14>
  40e508:	fa5f f689 	uxtb.w	r6, r9
  40e50c:	4682      	mov	sl, r0
  40e50e:	f88d 6004 	strb.w	r6, [sp, #4]
  40e512:	e7cf      	b.n	40e4b4 <__fputwc+0x30>
  40e514:	4648      	mov	r0, r9
  40e516:	b002      	add	sp, #8
  40e518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040e51c <_fputwc_r>:
  40e51c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40e520:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40e524:	d10a      	bne.n	40e53c <_fputwc_r+0x20>
  40e526:	b410      	push	{r4}
  40e528:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40e52a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40e52e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40e532:	6654      	str	r4, [r2, #100]	; 0x64
  40e534:	8193      	strh	r3, [r2, #12]
  40e536:	bc10      	pop	{r4}
  40e538:	f7ff bfa4 	b.w	40e484 <__fputwc>
  40e53c:	f7ff bfa2 	b.w	40e484 <__fputwc>

0040e540 <_malloc_trim_r>:
  40e540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40e542:	4f23      	ldr	r7, [pc, #140]	; (40e5d0 <_malloc_trim_r+0x90>)
  40e544:	460c      	mov	r4, r1
  40e546:	4606      	mov	r6, r0
  40e548:	f7fa fc9e 	bl	408e88 <__malloc_lock>
  40e54c:	68bb      	ldr	r3, [r7, #8]
  40e54e:	685d      	ldr	r5, [r3, #4]
  40e550:	f025 0503 	bic.w	r5, r5, #3
  40e554:	1b29      	subs	r1, r5, r4
  40e556:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40e55a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40e55e:	f021 010f 	bic.w	r1, r1, #15
  40e562:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40e566:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40e56a:	db07      	blt.n	40e57c <_malloc_trim_r+0x3c>
  40e56c:	2100      	movs	r1, #0
  40e56e:	4630      	mov	r0, r6
  40e570:	f7fa fc8e 	bl	408e90 <_sbrk_r>
  40e574:	68bb      	ldr	r3, [r7, #8]
  40e576:	442b      	add	r3, r5
  40e578:	4298      	cmp	r0, r3
  40e57a:	d004      	beq.n	40e586 <_malloc_trim_r+0x46>
  40e57c:	4630      	mov	r0, r6
  40e57e:	f7fa fc85 	bl	408e8c <__malloc_unlock>
  40e582:	2000      	movs	r0, #0
  40e584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e586:	4261      	negs	r1, r4
  40e588:	4630      	mov	r0, r6
  40e58a:	f7fa fc81 	bl	408e90 <_sbrk_r>
  40e58e:	3001      	adds	r0, #1
  40e590:	d00d      	beq.n	40e5ae <_malloc_trim_r+0x6e>
  40e592:	4b10      	ldr	r3, [pc, #64]	; (40e5d4 <_malloc_trim_r+0x94>)
  40e594:	68ba      	ldr	r2, [r7, #8]
  40e596:	6819      	ldr	r1, [r3, #0]
  40e598:	1b2d      	subs	r5, r5, r4
  40e59a:	f045 0501 	orr.w	r5, r5, #1
  40e59e:	4630      	mov	r0, r6
  40e5a0:	1b09      	subs	r1, r1, r4
  40e5a2:	6055      	str	r5, [r2, #4]
  40e5a4:	6019      	str	r1, [r3, #0]
  40e5a6:	f7fa fc71 	bl	408e8c <__malloc_unlock>
  40e5aa:	2001      	movs	r0, #1
  40e5ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e5ae:	2100      	movs	r1, #0
  40e5b0:	4630      	mov	r0, r6
  40e5b2:	f7fa fc6d 	bl	408e90 <_sbrk_r>
  40e5b6:	68ba      	ldr	r2, [r7, #8]
  40e5b8:	1a83      	subs	r3, r0, r2
  40e5ba:	2b0f      	cmp	r3, #15
  40e5bc:	ddde      	ble.n	40e57c <_malloc_trim_r+0x3c>
  40e5be:	4c06      	ldr	r4, [pc, #24]	; (40e5d8 <_malloc_trim_r+0x98>)
  40e5c0:	4904      	ldr	r1, [pc, #16]	; (40e5d4 <_malloc_trim_r+0x94>)
  40e5c2:	6824      	ldr	r4, [r4, #0]
  40e5c4:	f043 0301 	orr.w	r3, r3, #1
  40e5c8:	1b00      	subs	r0, r0, r4
  40e5ca:	6053      	str	r3, [r2, #4]
  40e5cc:	6008      	str	r0, [r1, #0]
  40e5ce:	e7d5      	b.n	40e57c <_malloc_trim_r+0x3c>
  40e5d0:	2000045c 	.word	0x2000045c
  40e5d4:	2000ad30 	.word	0x2000ad30
  40e5d8:	20000868 	.word	0x20000868

0040e5dc <_free_r>:
  40e5dc:	2900      	cmp	r1, #0
  40e5de:	d045      	beq.n	40e66c <_free_r+0x90>
  40e5e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e5e4:	460d      	mov	r5, r1
  40e5e6:	4680      	mov	r8, r0
  40e5e8:	f7fa fc4e 	bl	408e88 <__malloc_lock>
  40e5ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40e5f0:	496a      	ldr	r1, [pc, #424]	; (40e79c <_free_r+0x1c0>)
  40e5f2:	f027 0301 	bic.w	r3, r7, #1
  40e5f6:	f1a5 0408 	sub.w	r4, r5, #8
  40e5fa:	18e2      	adds	r2, r4, r3
  40e5fc:	688e      	ldr	r6, [r1, #8]
  40e5fe:	6850      	ldr	r0, [r2, #4]
  40e600:	42b2      	cmp	r2, r6
  40e602:	f020 0003 	bic.w	r0, r0, #3
  40e606:	d062      	beq.n	40e6ce <_free_r+0xf2>
  40e608:	07fe      	lsls	r6, r7, #31
  40e60a:	6050      	str	r0, [r2, #4]
  40e60c:	d40b      	bmi.n	40e626 <_free_r+0x4a>
  40e60e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40e612:	1be4      	subs	r4, r4, r7
  40e614:	f101 0e08 	add.w	lr, r1, #8
  40e618:	68a5      	ldr	r5, [r4, #8]
  40e61a:	4575      	cmp	r5, lr
  40e61c:	443b      	add	r3, r7
  40e61e:	d06f      	beq.n	40e700 <_free_r+0x124>
  40e620:	68e7      	ldr	r7, [r4, #12]
  40e622:	60ef      	str	r7, [r5, #12]
  40e624:	60bd      	str	r5, [r7, #8]
  40e626:	1815      	adds	r5, r2, r0
  40e628:	686d      	ldr	r5, [r5, #4]
  40e62a:	07ed      	lsls	r5, r5, #31
  40e62c:	d542      	bpl.n	40e6b4 <_free_r+0xd8>
  40e62e:	f043 0201 	orr.w	r2, r3, #1
  40e632:	6062      	str	r2, [r4, #4]
  40e634:	50e3      	str	r3, [r4, r3]
  40e636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40e63a:	d218      	bcs.n	40e66e <_free_r+0x92>
  40e63c:	08db      	lsrs	r3, r3, #3
  40e63e:	1c5a      	adds	r2, r3, #1
  40e640:	684d      	ldr	r5, [r1, #4]
  40e642:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40e646:	60a7      	str	r7, [r4, #8]
  40e648:	2001      	movs	r0, #1
  40e64a:	109b      	asrs	r3, r3, #2
  40e64c:	fa00 f303 	lsl.w	r3, r0, r3
  40e650:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40e654:	431d      	orrs	r5, r3
  40e656:	3808      	subs	r0, #8
  40e658:	60e0      	str	r0, [r4, #12]
  40e65a:	604d      	str	r5, [r1, #4]
  40e65c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  40e660:	60fc      	str	r4, [r7, #12]
  40e662:	4640      	mov	r0, r8
  40e664:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40e668:	f7fa bc10 	b.w	408e8c <__malloc_unlock>
  40e66c:	4770      	bx	lr
  40e66e:	0a5a      	lsrs	r2, r3, #9
  40e670:	2a04      	cmp	r2, #4
  40e672:	d853      	bhi.n	40e71c <_free_r+0x140>
  40e674:	099a      	lsrs	r2, r3, #6
  40e676:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40e67a:	007f      	lsls	r7, r7, #1
  40e67c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40e680:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40e684:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40e688:	4944      	ldr	r1, [pc, #272]	; (40e79c <_free_r+0x1c0>)
  40e68a:	3808      	subs	r0, #8
  40e68c:	4290      	cmp	r0, r2
  40e68e:	d04d      	beq.n	40e72c <_free_r+0x150>
  40e690:	6851      	ldr	r1, [r2, #4]
  40e692:	f021 0103 	bic.w	r1, r1, #3
  40e696:	428b      	cmp	r3, r1
  40e698:	d202      	bcs.n	40e6a0 <_free_r+0xc4>
  40e69a:	6892      	ldr	r2, [r2, #8]
  40e69c:	4290      	cmp	r0, r2
  40e69e:	d1f7      	bne.n	40e690 <_free_r+0xb4>
  40e6a0:	68d0      	ldr	r0, [r2, #12]
  40e6a2:	60e0      	str	r0, [r4, #12]
  40e6a4:	60a2      	str	r2, [r4, #8]
  40e6a6:	6084      	str	r4, [r0, #8]
  40e6a8:	60d4      	str	r4, [r2, #12]
  40e6aa:	4640      	mov	r0, r8
  40e6ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40e6b0:	f7fa bbec 	b.w	408e8c <__malloc_unlock>
  40e6b4:	6895      	ldr	r5, [r2, #8]
  40e6b6:	4f3a      	ldr	r7, [pc, #232]	; (40e7a0 <_free_r+0x1c4>)
  40e6b8:	42bd      	cmp	r5, r7
  40e6ba:	4403      	add	r3, r0
  40e6bc:	d03f      	beq.n	40e73e <_free_r+0x162>
  40e6be:	68d0      	ldr	r0, [r2, #12]
  40e6c0:	60e8      	str	r0, [r5, #12]
  40e6c2:	f043 0201 	orr.w	r2, r3, #1
  40e6c6:	6085      	str	r5, [r0, #8]
  40e6c8:	6062      	str	r2, [r4, #4]
  40e6ca:	50e3      	str	r3, [r4, r3]
  40e6cc:	e7b3      	b.n	40e636 <_free_r+0x5a>
  40e6ce:	07ff      	lsls	r7, r7, #31
  40e6d0:	4403      	add	r3, r0
  40e6d2:	d407      	bmi.n	40e6e4 <_free_r+0x108>
  40e6d4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40e6d8:	1aa4      	subs	r4, r4, r2
  40e6da:	4413      	add	r3, r2
  40e6dc:	68a0      	ldr	r0, [r4, #8]
  40e6de:	68e2      	ldr	r2, [r4, #12]
  40e6e0:	60c2      	str	r2, [r0, #12]
  40e6e2:	6090      	str	r0, [r2, #8]
  40e6e4:	4a2f      	ldr	r2, [pc, #188]	; (40e7a4 <_free_r+0x1c8>)
  40e6e6:	6812      	ldr	r2, [r2, #0]
  40e6e8:	f043 0001 	orr.w	r0, r3, #1
  40e6ec:	4293      	cmp	r3, r2
  40e6ee:	6060      	str	r0, [r4, #4]
  40e6f0:	608c      	str	r4, [r1, #8]
  40e6f2:	d3b6      	bcc.n	40e662 <_free_r+0x86>
  40e6f4:	4b2c      	ldr	r3, [pc, #176]	; (40e7a8 <_free_r+0x1cc>)
  40e6f6:	4640      	mov	r0, r8
  40e6f8:	6819      	ldr	r1, [r3, #0]
  40e6fa:	f7ff ff21 	bl	40e540 <_malloc_trim_r>
  40e6fe:	e7b0      	b.n	40e662 <_free_r+0x86>
  40e700:	1811      	adds	r1, r2, r0
  40e702:	6849      	ldr	r1, [r1, #4]
  40e704:	07c9      	lsls	r1, r1, #31
  40e706:	d444      	bmi.n	40e792 <_free_r+0x1b6>
  40e708:	6891      	ldr	r1, [r2, #8]
  40e70a:	68d2      	ldr	r2, [r2, #12]
  40e70c:	60ca      	str	r2, [r1, #12]
  40e70e:	4403      	add	r3, r0
  40e710:	f043 0001 	orr.w	r0, r3, #1
  40e714:	6091      	str	r1, [r2, #8]
  40e716:	6060      	str	r0, [r4, #4]
  40e718:	50e3      	str	r3, [r4, r3]
  40e71a:	e7a2      	b.n	40e662 <_free_r+0x86>
  40e71c:	2a14      	cmp	r2, #20
  40e71e:	d817      	bhi.n	40e750 <_free_r+0x174>
  40e720:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40e724:	007f      	lsls	r7, r7, #1
  40e726:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40e72a:	e7a9      	b.n	40e680 <_free_r+0xa4>
  40e72c:	10aa      	asrs	r2, r5, #2
  40e72e:	684b      	ldr	r3, [r1, #4]
  40e730:	2501      	movs	r5, #1
  40e732:	fa05 f202 	lsl.w	r2, r5, r2
  40e736:	4313      	orrs	r3, r2
  40e738:	604b      	str	r3, [r1, #4]
  40e73a:	4602      	mov	r2, r0
  40e73c:	e7b1      	b.n	40e6a2 <_free_r+0xc6>
  40e73e:	f043 0201 	orr.w	r2, r3, #1
  40e742:	614c      	str	r4, [r1, #20]
  40e744:	610c      	str	r4, [r1, #16]
  40e746:	60e5      	str	r5, [r4, #12]
  40e748:	60a5      	str	r5, [r4, #8]
  40e74a:	6062      	str	r2, [r4, #4]
  40e74c:	50e3      	str	r3, [r4, r3]
  40e74e:	e788      	b.n	40e662 <_free_r+0x86>
  40e750:	2a54      	cmp	r2, #84	; 0x54
  40e752:	d806      	bhi.n	40e762 <_free_r+0x186>
  40e754:	0b1a      	lsrs	r2, r3, #12
  40e756:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40e75a:	007f      	lsls	r7, r7, #1
  40e75c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40e760:	e78e      	b.n	40e680 <_free_r+0xa4>
  40e762:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40e766:	d806      	bhi.n	40e776 <_free_r+0x19a>
  40e768:	0bda      	lsrs	r2, r3, #15
  40e76a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40e76e:	007f      	lsls	r7, r7, #1
  40e770:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40e774:	e784      	b.n	40e680 <_free_r+0xa4>
  40e776:	f240 5054 	movw	r0, #1364	; 0x554
  40e77a:	4282      	cmp	r2, r0
  40e77c:	d806      	bhi.n	40e78c <_free_r+0x1b0>
  40e77e:	0c9a      	lsrs	r2, r3, #18
  40e780:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40e784:	007f      	lsls	r7, r7, #1
  40e786:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40e78a:	e779      	b.n	40e680 <_free_r+0xa4>
  40e78c:	27fe      	movs	r7, #254	; 0xfe
  40e78e:	257e      	movs	r5, #126	; 0x7e
  40e790:	e776      	b.n	40e680 <_free_r+0xa4>
  40e792:	f043 0201 	orr.w	r2, r3, #1
  40e796:	6062      	str	r2, [r4, #4]
  40e798:	50e3      	str	r3, [r4, r3]
  40e79a:	e762      	b.n	40e662 <_free_r+0x86>
  40e79c:	2000045c 	.word	0x2000045c
  40e7a0:	20000464 	.word	0x20000464
  40e7a4:	20000864 	.word	0x20000864
  40e7a8:	2000ad2c 	.word	0x2000ad2c

0040e7ac <__sfvwrite_r>:
  40e7ac:	6893      	ldr	r3, [r2, #8]
  40e7ae:	2b00      	cmp	r3, #0
  40e7b0:	d076      	beq.n	40e8a0 <__sfvwrite_r+0xf4>
  40e7b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e7b6:	898b      	ldrh	r3, [r1, #12]
  40e7b8:	b085      	sub	sp, #20
  40e7ba:	460c      	mov	r4, r1
  40e7bc:	0719      	lsls	r1, r3, #28
  40e7be:	9001      	str	r0, [sp, #4]
  40e7c0:	4616      	mov	r6, r2
  40e7c2:	d529      	bpl.n	40e818 <__sfvwrite_r+0x6c>
  40e7c4:	6922      	ldr	r2, [r4, #16]
  40e7c6:	b33a      	cbz	r2, 40e818 <__sfvwrite_r+0x6c>
  40e7c8:	f003 0802 	and.w	r8, r3, #2
  40e7cc:	fa1f f088 	uxth.w	r0, r8
  40e7d0:	6835      	ldr	r5, [r6, #0]
  40e7d2:	2800      	cmp	r0, #0
  40e7d4:	d02f      	beq.n	40e836 <__sfvwrite_r+0x8a>
  40e7d6:	f04f 0900 	mov.w	r9, #0
  40e7da:	4fb4      	ldr	r7, [pc, #720]	; (40eaac <__sfvwrite_r+0x300>)
  40e7dc:	46c8      	mov	r8, r9
  40e7de:	46b2      	mov	sl, r6
  40e7e0:	45b8      	cmp	r8, r7
  40e7e2:	4643      	mov	r3, r8
  40e7e4:	464a      	mov	r2, r9
  40e7e6:	bf28      	it	cs
  40e7e8:	463b      	movcs	r3, r7
  40e7ea:	9801      	ldr	r0, [sp, #4]
  40e7ec:	f1b8 0f00 	cmp.w	r8, #0
  40e7f0:	d050      	beq.n	40e894 <__sfvwrite_r+0xe8>
  40e7f2:	69e1      	ldr	r1, [r4, #28]
  40e7f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40e7f6:	47b0      	blx	r6
  40e7f8:	2800      	cmp	r0, #0
  40e7fa:	dd71      	ble.n	40e8e0 <__sfvwrite_r+0x134>
  40e7fc:	f8da 3008 	ldr.w	r3, [sl, #8]
  40e800:	1a1b      	subs	r3, r3, r0
  40e802:	4481      	add	r9, r0
  40e804:	ebc0 0808 	rsb	r8, r0, r8
  40e808:	f8ca 3008 	str.w	r3, [sl, #8]
  40e80c:	2b00      	cmp	r3, #0
  40e80e:	d1e7      	bne.n	40e7e0 <__sfvwrite_r+0x34>
  40e810:	2000      	movs	r0, #0
  40e812:	b005      	add	sp, #20
  40e814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e818:	4621      	mov	r1, r4
  40e81a:	9801      	ldr	r0, [sp, #4]
  40e81c:	f7fe fca8 	bl	40d170 <__swsetup_r>
  40e820:	2800      	cmp	r0, #0
  40e822:	f040 813a 	bne.w	40ea9a <__sfvwrite_r+0x2ee>
  40e826:	89a3      	ldrh	r3, [r4, #12]
  40e828:	6835      	ldr	r5, [r6, #0]
  40e82a:	f003 0802 	and.w	r8, r3, #2
  40e82e:	fa1f f088 	uxth.w	r0, r8
  40e832:	2800      	cmp	r0, #0
  40e834:	d1cf      	bne.n	40e7d6 <__sfvwrite_r+0x2a>
  40e836:	f013 0901 	ands.w	r9, r3, #1
  40e83a:	d15b      	bne.n	40e8f4 <__sfvwrite_r+0x148>
  40e83c:	464f      	mov	r7, r9
  40e83e:	9602      	str	r6, [sp, #8]
  40e840:	b31f      	cbz	r7, 40e88a <__sfvwrite_r+0xde>
  40e842:	059a      	lsls	r2, r3, #22
  40e844:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40e848:	d52c      	bpl.n	40e8a4 <__sfvwrite_r+0xf8>
  40e84a:	4547      	cmp	r7, r8
  40e84c:	46c2      	mov	sl, r8
  40e84e:	f0c0 80a4 	bcc.w	40e99a <__sfvwrite_r+0x1ee>
  40e852:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40e856:	f040 80b1 	bne.w	40e9bc <__sfvwrite_r+0x210>
  40e85a:	6820      	ldr	r0, [r4, #0]
  40e85c:	4652      	mov	r2, sl
  40e85e:	4649      	mov	r1, r9
  40e860:	f000 fe08 	bl	40f474 <memmove>
  40e864:	68a0      	ldr	r0, [r4, #8]
  40e866:	6823      	ldr	r3, [r4, #0]
  40e868:	ebc8 0000 	rsb	r0, r8, r0
  40e86c:	4453      	add	r3, sl
  40e86e:	60a0      	str	r0, [r4, #8]
  40e870:	6023      	str	r3, [r4, #0]
  40e872:	4638      	mov	r0, r7
  40e874:	9a02      	ldr	r2, [sp, #8]
  40e876:	6893      	ldr	r3, [r2, #8]
  40e878:	1a1b      	subs	r3, r3, r0
  40e87a:	4481      	add	r9, r0
  40e87c:	1a3f      	subs	r7, r7, r0
  40e87e:	6093      	str	r3, [r2, #8]
  40e880:	2b00      	cmp	r3, #0
  40e882:	d0c5      	beq.n	40e810 <__sfvwrite_r+0x64>
  40e884:	89a3      	ldrh	r3, [r4, #12]
  40e886:	2f00      	cmp	r7, #0
  40e888:	d1db      	bne.n	40e842 <__sfvwrite_r+0x96>
  40e88a:	f8d5 9000 	ldr.w	r9, [r5]
  40e88e:	686f      	ldr	r7, [r5, #4]
  40e890:	3508      	adds	r5, #8
  40e892:	e7d5      	b.n	40e840 <__sfvwrite_r+0x94>
  40e894:	f8d5 9000 	ldr.w	r9, [r5]
  40e898:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40e89c:	3508      	adds	r5, #8
  40e89e:	e79f      	b.n	40e7e0 <__sfvwrite_r+0x34>
  40e8a0:	2000      	movs	r0, #0
  40e8a2:	4770      	bx	lr
  40e8a4:	6820      	ldr	r0, [r4, #0]
  40e8a6:	6923      	ldr	r3, [r4, #16]
  40e8a8:	4298      	cmp	r0, r3
  40e8aa:	d803      	bhi.n	40e8b4 <__sfvwrite_r+0x108>
  40e8ac:	6961      	ldr	r1, [r4, #20]
  40e8ae:	428f      	cmp	r7, r1
  40e8b0:	f080 80b7 	bcs.w	40ea22 <__sfvwrite_r+0x276>
  40e8b4:	45b8      	cmp	r8, r7
  40e8b6:	bf28      	it	cs
  40e8b8:	46b8      	movcs	r8, r7
  40e8ba:	4642      	mov	r2, r8
  40e8bc:	4649      	mov	r1, r9
  40e8be:	f000 fdd9 	bl	40f474 <memmove>
  40e8c2:	68a3      	ldr	r3, [r4, #8]
  40e8c4:	6822      	ldr	r2, [r4, #0]
  40e8c6:	ebc8 0303 	rsb	r3, r8, r3
  40e8ca:	4442      	add	r2, r8
  40e8cc:	60a3      	str	r3, [r4, #8]
  40e8ce:	6022      	str	r2, [r4, #0]
  40e8d0:	2b00      	cmp	r3, #0
  40e8d2:	d149      	bne.n	40e968 <__sfvwrite_r+0x1bc>
  40e8d4:	4621      	mov	r1, r4
  40e8d6:	9801      	ldr	r0, [sp, #4]
  40e8d8:	f7ff fd22 	bl	40e320 <_fflush_r>
  40e8dc:	2800      	cmp	r0, #0
  40e8de:	d043      	beq.n	40e968 <__sfvwrite_r+0x1bc>
  40e8e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e8e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e8e8:	f04f 30ff 	mov.w	r0, #4294967295
  40e8ec:	81a3      	strh	r3, [r4, #12]
  40e8ee:	b005      	add	sp, #20
  40e8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e8f4:	4680      	mov	r8, r0
  40e8f6:	9002      	str	r0, [sp, #8]
  40e8f8:	4682      	mov	sl, r0
  40e8fa:	4681      	mov	r9, r0
  40e8fc:	f1b9 0f00 	cmp.w	r9, #0
  40e900:	d02a      	beq.n	40e958 <__sfvwrite_r+0x1ac>
  40e902:	9b02      	ldr	r3, [sp, #8]
  40e904:	2b00      	cmp	r3, #0
  40e906:	d04c      	beq.n	40e9a2 <__sfvwrite_r+0x1f6>
  40e908:	6820      	ldr	r0, [r4, #0]
  40e90a:	6923      	ldr	r3, [r4, #16]
  40e90c:	6962      	ldr	r2, [r4, #20]
  40e90e:	45c8      	cmp	r8, r9
  40e910:	46c3      	mov	fp, r8
  40e912:	bf28      	it	cs
  40e914:	46cb      	movcs	fp, r9
  40e916:	4298      	cmp	r0, r3
  40e918:	465f      	mov	r7, fp
  40e91a:	d904      	bls.n	40e926 <__sfvwrite_r+0x17a>
  40e91c:	68a3      	ldr	r3, [r4, #8]
  40e91e:	4413      	add	r3, r2
  40e920:	459b      	cmp	fp, r3
  40e922:	f300 8090 	bgt.w	40ea46 <__sfvwrite_r+0x29a>
  40e926:	4593      	cmp	fp, r2
  40e928:	db20      	blt.n	40e96c <__sfvwrite_r+0x1c0>
  40e92a:	4613      	mov	r3, r2
  40e92c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40e92e:	69e1      	ldr	r1, [r4, #28]
  40e930:	9801      	ldr	r0, [sp, #4]
  40e932:	4652      	mov	r2, sl
  40e934:	47b8      	blx	r7
  40e936:	1e07      	subs	r7, r0, #0
  40e938:	ddd2      	ble.n	40e8e0 <__sfvwrite_r+0x134>
  40e93a:	ebb8 0807 	subs.w	r8, r8, r7
  40e93e:	d023      	beq.n	40e988 <__sfvwrite_r+0x1dc>
  40e940:	68b3      	ldr	r3, [r6, #8]
  40e942:	1bdb      	subs	r3, r3, r7
  40e944:	44ba      	add	sl, r7
  40e946:	ebc7 0909 	rsb	r9, r7, r9
  40e94a:	60b3      	str	r3, [r6, #8]
  40e94c:	2b00      	cmp	r3, #0
  40e94e:	f43f af5f 	beq.w	40e810 <__sfvwrite_r+0x64>
  40e952:	f1b9 0f00 	cmp.w	r9, #0
  40e956:	d1d4      	bne.n	40e902 <__sfvwrite_r+0x156>
  40e958:	2300      	movs	r3, #0
  40e95a:	f8d5 a000 	ldr.w	sl, [r5]
  40e95e:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40e962:	9302      	str	r3, [sp, #8]
  40e964:	3508      	adds	r5, #8
  40e966:	e7c9      	b.n	40e8fc <__sfvwrite_r+0x150>
  40e968:	4640      	mov	r0, r8
  40e96a:	e783      	b.n	40e874 <__sfvwrite_r+0xc8>
  40e96c:	465a      	mov	r2, fp
  40e96e:	4651      	mov	r1, sl
  40e970:	f000 fd80 	bl	40f474 <memmove>
  40e974:	68a2      	ldr	r2, [r4, #8]
  40e976:	6823      	ldr	r3, [r4, #0]
  40e978:	ebcb 0202 	rsb	r2, fp, r2
  40e97c:	445b      	add	r3, fp
  40e97e:	ebb8 0807 	subs.w	r8, r8, r7
  40e982:	60a2      	str	r2, [r4, #8]
  40e984:	6023      	str	r3, [r4, #0]
  40e986:	d1db      	bne.n	40e940 <__sfvwrite_r+0x194>
  40e988:	4621      	mov	r1, r4
  40e98a:	9801      	ldr	r0, [sp, #4]
  40e98c:	f7ff fcc8 	bl	40e320 <_fflush_r>
  40e990:	2800      	cmp	r0, #0
  40e992:	d1a5      	bne.n	40e8e0 <__sfvwrite_r+0x134>
  40e994:	f8cd 8008 	str.w	r8, [sp, #8]
  40e998:	e7d2      	b.n	40e940 <__sfvwrite_r+0x194>
  40e99a:	6820      	ldr	r0, [r4, #0]
  40e99c:	46b8      	mov	r8, r7
  40e99e:	46ba      	mov	sl, r7
  40e9a0:	e75c      	b.n	40e85c <__sfvwrite_r+0xb0>
  40e9a2:	464a      	mov	r2, r9
  40e9a4:	210a      	movs	r1, #10
  40e9a6:	4650      	mov	r0, sl
  40e9a8:	f000 fce2 	bl	40f370 <memchr>
  40e9ac:	2800      	cmp	r0, #0
  40e9ae:	d06f      	beq.n	40ea90 <__sfvwrite_r+0x2e4>
  40e9b0:	3001      	adds	r0, #1
  40e9b2:	2301      	movs	r3, #1
  40e9b4:	ebca 0800 	rsb	r8, sl, r0
  40e9b8:	9302      	str	r3, [sp, #8]
  40e9ba:	e7a5      	b.n	40e908 <__sfvwrite_r+0x15c>
  40e9bc:	6962      	ldr	r2, [r4, #20]
  40e9be:	6820      	ldr	r0, [r4, #0]
  40e9c0:	6921      	ldr	r1, [r4, #16]
  40e9c2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40e9c6:	ebc1 0a00 	rsb	sl, r1, r0
  40e9ca:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40e9ce:	f10a 0001 	add.w	r0, sl, #1
  40e9d2:	ea4f 0868 	mov.w	r8, r8, asr #1
  40e9d6:	4438      	add	r0, r7
  40e9d8:	4540      	cmp	r0, r8
  40e9da:	4642      	mov	r2, r8
  40e9dc:	bf84      	itt	hi
  40e9de:	4680      	movhi	r8, r0
  40e9e0:	4642      	movhi	r2, r8
  40e9e2:	055b      	lsls	r3, r3, #21
  40e9e4:	d542      	bpl.n	40ea6c <__sfvwrite_r+0x2c0>
  40e9e6:	4611      	mov	r1, r2
  40e9e8:	9801      	ldr	r0, [sp, #4]
  40e9ea:	f7f9 fead 	bl	408748 <_malloc_r>
  40e9ee:	4683      	mov	fp, r0
  40e9f0:	2800      	cmp	r0, #0
  40e9f2:	d055      	beq.n	40eaa0 <__sfvwrite_r+0x2f4>
  40e9f4:	4652      	mov	r2, sl
  40e9f6:	6921      	ldr	r1, [r4, #16]
  40e9f8:	f7fa f95e 	bl	408cb8 <memcpy>
  40e9fc:	89a3      	ldrh	r3, [r4, #12]
  40e9fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40ea02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40ea06:	81a3      	strh	r3, [r4, #12]
  40ea08:	ebca 0308 	rsb	r3, sl, r8
  40ea0c:	eb0b 000a 	add.w	r0, fp, sl
  40ea10:	f8c4 8014 	str.w	r8, [r4, #20]
  40ea14:	f8c4 b010 	str.w	fp, [r4, #16]
  40ea18:	6020      	str	r0, [r4, #0]
  40ea1a:	60a3      	str	r3, [r4, #8]
  40ea1c:	46b8      	mov	r8, r7
  40ea1e:	46ba      	mov	sl, r7
  40ea20:	e71c      	b.n	40e85c <__sfvwrite_r+0xb0>
  40ea22:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40ea26:	42bb      	cmp	r3, r7
  40ea28:	bf28      	it	cs
  40ea2a:	463b      	movcs	r3, r7
  40ea2c:	464a      	mov	r2, r9
  40ea2e:	fb93 f3f1 	sdiv	r3, r3, r1
  40ea32:	9801      	ldr	r0, [sp, #4]
  40ea34:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40ea36:	fb01 f303 	mul.w	r3, r1, r3
  40ea3a:	69e1      	ldr	r1, [r4, #28]
  40ea3c:	47b0      	blx	r6
  40ea3e:	2800      	cmp	r0, #0
  40ea40:	f73f af18 	bgt.w	40e874 <__sfvwrite_r+0xc8>
  40ea44:	e74c      	b.n	40e8e0 <__sfvwrite_r+0x134>
  40ea46:	461a      	mov	r2, r3
  40ea48:	4651      	mov	r1, sl
  40ea4a:	9303      	str	r3, [sp, #12]
  40ea4c:	f000 fd12 	bl	40f474 <memmove>
  40ea50:	6822      	ldr	r2, [r4, #0]
  40ea52:	9b03      	ldr	r3, [sp, #12]
  40ea54:	9801      	ldr	r0, [sp, #4]
  40ea56:	441a      	add	r2, r3
  40ea58:	6022      	str	r2, [r4, #0]
  40ea5a:	4621      	mov	r1, r4
  40ea5c:	f7ff fc60 	bl	40e320 <_fflush_r>
  40ea60:	9b03      	ldr	r3, [sp, #12]
  40ea62:	2800      	cmp	r0, #0
  40ea64:	f47f af3c 	bne.w	40e8e0 <__sfvwrite_r+0x134>
  40ea68:	461f      	mov	r7, r3
  40ea6a:	e766      	b.n	40e93a <__sfvwrite_r+0x18e>
  40ea6c:	9801      	ldr	r0, [sp, #4]
  40ea6e:	f001 f9c7 	bl	40fe00 <_realloc_r>
  40ea72:	4683      	mov	fp, r0
  40ea74:	2800      	cmp	r0, #0
  40ea76:	d1c7      	bne.n	40ea08 <__sfvwrite_r+0x25c>
  40ea78:	9d01      	ldr	r5, [sp, #4]
  40ea7a:	6921      	ldr	r1, [r4, #16]
  40ea7c:	4628      	mov	r0, r5
  40ea7e:	f7ff fdad 	bl	40e5dc <_free_r>
  40ea82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ea86:	220c      	movs	r2, #12
  40ea88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40ea8c:	602a      	str	r2, [r5, #0]
  40ea8e:	e729      	b.n	40e8e4 <__sfvwrite_r+0x138>
  40ea90:	2301      	movs	r3, #1
  40ea92:	f109 0801 	add.w	r8, r9, #1
  40ea96:	9302      	str	r3, [sp, #8]
  40ea98:	e736      	b.n	40e908 <__sfvwrite_r+0x15c>
  40ea9a:	f04f 30ff 	mov.w	r0, #4294967295
  40ea9e:	e6b8      	b.n	40e812 <__sfvwrite_r+0x66>
  40eaa0:	9a01      	ldr	r2, [sp, #4]
  40eaa2:	230c      	movs	r3, #12
  40eaa4:	6013      	str	r3, [r2, #0]
  40eaa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40eaaa:	e71b      	b.n	40e8e4 <__sfvwrite_r+0x138>
  40eaac:	7ffffc00 	.word	0x7ffffc00

0040eab0 <_fwalk_reent>:
  40eab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40eab4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40eab8:	d01f      	beq.n	40eafa <_fwalk_reent+0x4a>
  40eaba:	4688      	mov	r8, r1
  40eabc:	4606      	mov	r6, r0
  40eabe:	f04f 0900 	mov.w	r9, #0
  40eac2:	687d      	ldr	r5, [r7, #4]
  40eac4:	68bc      	ldr	r4, [r7, #8]
  40eac6:	3d01      	subs	r5, #1
  40eac8:	d411      	bmi.n	40eaee <_fwalk_reent+0x3e>
  40eaca:	89a3      	ldrh	r3, [r4, #12]
  40eacc:	2b01      	cmp	r3, #1
  40eace:	f105 35ff 	add.w	r5, r5, #4294967295
  40ead2:	d908      	bls.n	40eae6 <_fwalk_reent+0x36>
  40ead4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40ead8:	3301      	adds	r3, #1
  40eada:	4621      	mov	r1, r4
  40eadc:	4630      	mov	r0, r6
  40eade:	d002      	beq.n	40eae6 <_fwalk_reent+0x36>
  40eae0:	47c0      	blx	r8
  40eae2:	ea49 0900 	orr.w	r9, r9, r0
  40eae6:	1c6b      	adds	r3, r5, #1
  40eae8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40eaec:	d1ed      	bne.n	40eaca <_fwalk_reent+0x1a>
  40eaee:	683f      	ldr	r7, [r7, #0]
  40eaf0:	2f00      	cmp	r7, #0
  40eaf2:	d1e6      	bne.n	40eac2 <_fwalk_reent+0x12>
  40eaf4:	4648      	mov	r0, r9
  40eaf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40eafa:	46b9      	mov	r9, r7
  40eafc:	4648      	mov	r0, r9
  40eafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40eb02:	bf00      	nop

0040eb04 <rshift>:
  40eb04:	6902      	ldr	r2, [r0, #16]
  40eb06:	114b      	asrs	r3, r1, #5
  40eb08:	4293      	cmp	r3, r2
  40eb0a:	da2e      	bge.n	40eb6a <rshift+0x66>
  40eb0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40eb0e:	f011 011f 	ands.w	r1, r1, #31
  40eb12:	f100 0614 	add.w	r6, r0, #20
  40eb16:	eb06 0282 	add.w	r2, r6, r2, lsl #2
  40eb1a:	eb06 0e83 	add.w	lr, r6, r3, lsl #2
  40eb1e:	d029      	beq.n	40eb74 <rshift+0x70>
  40eb20:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40eb24:	f10e 0504 	add.w	r5, lr, #4
  40eb28:	42aa      	cmp	r2, r5
  40eb2a:	fa23 f401 	lsr.w	r4, r3, r1
  40eb2e:	f1c1 0c20 	rsb	ip, r1, #32
  40eb32:	d939      	bls.n	40eba8 <rshift+0xa4>
  40eb34:	f100 0710 	add.w	r7, r0, #16
  40eb38:	682b      	ldr	r3, [r5, #0]
  40eb3a:	fa03 f30c 	lsl.w	r3, r3, ip
  40eb3e:	4323      	orrs	r3, r4
  40eb40:	f847 3f04 	str.w	r3, [r7, #4]!
  40eb44:	f855 3b04 	ldr.w	r3, [r5], #4
  40eb48:	42aa      	cmp	r2, r5
  40eb4a:	fa23 f401 	lsr.w	r4, r3, r1
  40eb4e:	d8f3      	bhi.n	40eb38 <rshift+0x34>
  40eb50:	ebce 0202 	rsb	r2, lr, r2
  40eb54:	3a05      	subs	r2, #5
  40eb56:	f022 0203 	bic.w	r2, r2, #3
  40eb5a:	3204      	adds	r2, #4
  40eb5c:	4432      	add	r2, r6
  40eb5e:	6014      	str	r4, [r2, #0]
  40eb60:	b104      	cbz	r4, 40eb64 <rshift+0x60>
  40eb62:	3204      	adds	r2, #4
  40eb64:	1b93      	subs	r3, r2, r6
  40eb66:	109b      	asrs	r3, r3, #2
  40eb68:	e016      	b.n	40eb98 <rshift+0x94>
  40eb6a:	2300      	movs	r3, #0
  40eb6c:	6103      	str	r3, [r0, #16]
  40eb6e:	2300      	movs	r3, #0
  40eb70:	6143      	str	r3, [r0, #20]
  40eb72:	4770      	bx	lr
  40eb74:	4572      	cmp	r2, lr
  40eb76:	d912      	bls.n	40eb9e <rshift+0x9a>
  40eb78:	f100 0410 	add.w	r4, r0, #16
  40eb7c:	4671      	mov	r1, lr
  40eb7e:	f851 5b04 	ldr.w	r5, [r1], #4
  40eb82:	f844 5f04 	str.w	r5, [r4, #4]!
  40eb86:	428a      	cmp	r2, r1
  40eb88:	d8f9      	bhi.n	40eb7e <rshift+0x7a>
  40eb8a:	ea6f 030e 	mvn.w	r3, lr
  40eb8e:	4413      	add	r3, r2
  40eb90:	f023 0303 	bic.w	r3, r3, #3
  40eb94:	3304      	adds	r3, #4
  40eb96:	109b      	asrs	r3, r3, #2
  40eb98:	6103      	str	r3, [r0, #16]
  40eb9a:	b113      	cbz	r3, 40eba2 <rshift+0x9e>
  40eb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40eb9e:	2300      	movs	r3, #0
  40eba0:	6103      	str	r3, [r0, #16]
  40eba2:	2300      	movs	r3, #0
  40eba4:	6143      	str	r3, [r0, #20]
  40eba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40eba8:	4632      	mov	r2, r6
  40ebaa:	e7d8      	b.n	40eb5e <rshift+0x5a>

0040ebac <__gethex>:
  40ebac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ebb0:	b08b      	sub	sp, #44	; 0x2c
  40ebb2:	4689      	mov	r9, r1
  40ebb4:	9203      	str	r2, [sp, #12]
  40ebb6:	9308      	str	r3, [sp, #32]
  40ebb8:	9005      	str	r0, [sp, #20]
  40ebba:	f000 fb61 	bl	40f280 <_localeconv_r>
  40ebbe:	6803      	ldr	r3, [r0, #0]
  40ebc0:	9302      	str	r3, [sp, #8]
  40ebc2:	4618      	mov	r0, r3
  40ebc4:	461c      	mov	r4, r3
  40ebc6:	f7fa fc3b 	bl	409440 <strlen>
  40ebca:	f8d9 3000 	ldr.w	r3, [r9]
  40ebce:	9000      	str	r0, [sp, #0]
  40ebd0:	789a      	ldrb	r2, [r3, #2]
  40ebd2:	1821      	adds	r1, r4, r0
  40ebd4:	2a30      	cmp	r2, #48	; 0x30
  40ebd6:	f811 bc01 	ldrb.w	fp, [r1, #-1]
  40ebda:	f040 81aa 	bne.w	40ef32 <__gethex+0x386>
  40ebde:	3303      	adds	r3, #3
  40ebe0:	f04f 0800 	mov.w	r8, #0
  40ebe4:	461c      	mov	r4, r3
  40ebe6:	f813 2b01 	ldrb.w	r2, [r3], #1
  40ebea:	2a30      	cmp	r2, #48	; 0x30
  40ebec:	f108 0801 	add.w	r8, r8, #1
  40ebf0:	d0f8      	beq.n	40ebe4 <__gethex+0x38>
  40ebf2:	4eb3      	ldr	r6, [pc, #716]	; (40eec0 <__gethex+0x314>)
  40ebf4:	5cb3      	ldrb	r3, [r6, r2]
  40ebf6:	2b00      	cmp	r3, #0
  40ebf8:	f000 80f0 	beq.w	40eddc <__gethex+0x230>
  40ebfc:	7823      	ldrb	r3, [r4, #0]
  40ebfe:	f04f 0a00 	mov.w	sl, #0
  40ec02:	5cf3      	ldrb	r3, [r6, r3]
  40ec04:	4655      	mov	r5, sl
  40ec06:	4627      	mov	r7, r4
  40ec08:	b123      	cbz	r3, 40ec14 <__gethex+0x68>
  40ec0a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  40ec0e:	5cf3      	ldrb	r3, [r6, r3]
  40ec10:	2b00      	cmp	r3, #0
  40ec12:	d1fa      	bne.n	40ec0a <__gethex+0x5e>
  40ec14:	9a00      	ldr	r2, [sp, #0]
  40ec16:	9902      	ldr	r1, [sp, #8]
  40ec18:	4638      	mov	r0, r7
  40ec1a:	f7fa fc7f 	bl	40951c <strncmp>
  40ec1e:	2800      	cmp	r0, #0
  40ec20:	f000 8092 	beq.w	40ed48 <__gethex+0x19c>
  40ec24:	783b      	ldrb	r3, [r7, #0]
  40ec26:	2d00      	cmp	r5, #0
  40ec28:	f000 8172 	beq.w	40ef10 <__gethex+0x364>
  40ec2c:	1bed      	subs	r5, r5, r7
  40ec2e:	00aa      	lsls	r2, r5, #2
  40ec30:	9201      	str	r2, [sp, #4]
  40ec32:	2b50      	cmp	r3, #80	; 0x50
  40ec34:	f000 8091 	beq.w	40ed5a <__gethex+0x1ae>
  40ec38:	2b70      	cmp	r3, #112	; 0x70
  40ec3a:	f000 808e 	beq.w	40ed5a <__gethex+0x1ae>
  40ec3e:	463d      	mov	r5, r7
  40ec40:	f8c9 7000 	str.w	r7, [r9]
  40ec44:	f1ba 0f00 	cmp.w	sl, #0
  40ec48:	f040 80b7 	bne.w	40edba <__gethex+0x20e>
  40ec4c:	1b2b      	subs	r3, r5, r4
  40ec4e:	3b01      	subs	r3, #1
  40ec50:	2b07      	cmp	r3, #7
  40ec52:	4651      	mov	r1, sl
  40ec54:	dd04      	ble.n	40ec60 <__gethex+0xb4>
  40ec56:	105b      	asrs	r3, r3, #1
  40ec58:	2b07      	cmp	r3, #7
  40ec5a:	f101 0101 	add.w	r1, r1, #1
  40ec5e:	dcfa      	bgt.n	40ec56 <__gethex+0xaa>
  40ec60:	9805      	ldr	r0, [sp, #20]
  40ec62:	f000 fc6b 	bl	40f53c <_Balloc>
  40ec66:	4603      	mov	r3, r0
  40ec68:	3314      	adds	r3, #20
  40ec6a:	42a5      	cmp	r5, r4
  40ec6c:	9004      	str	r0, [sp, #16]
  40ec6e:	9307      	str	r3, [sp, #28]
  40ec70:	f240 81d4 	bls.w	40f01c <__gethex+0x470>
  40ec74:	4699      	mov	r9, r3
  40ec76:	9b00      	ldr	r3, [sp, #0]
  40ec78:	f04f 0800 	mov.w	r8, #0
  40ec7c:	f1c3 0301 	rsb	r3, r3, #1
  40ec80:	4647      	mov	r7, r8
  40ec82:	9306      	str	r3, [sp, #24]
  40ec84:	e00f      	b.n	40eca6 <__gethex+0xfa>
  40ec86:	2f20      	cmp	r7, #32
  40ec88:	f000 809f 	beq.w	40edca <__gethex+0x21e>
  40ec8c:	463a      	mov	r2, r7
  40ec8e:	3704      	adds	r7, #4
  40ec90:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40ec94:	5cf3      	ldrb	r3, [r6, r3]
  40ec96:	4655      	mov	r5, sl
  40ec98:	f003 030f 	and.w	r3, r3, #15
  40ec9c:	4093      	lsls	r3, r2
  40ec9e:	42a5      	cmp	r5, r4
  40eca0:	ea48 0803 	orr.w	r8, r8, r3
  40eca4:	d915      	bls.n	40ecd2 <__gethex+0x126>
  40eca6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40ecaa:	455b      	cmp	r3, fp
  40ecac:	f105 3aff 	add.w	sl, r5, #4294967295
  40ecb0:	d1e9      	bne.n	40ec86 <__gethex+0xda>
  40ecb2:	9b06      	ldr	r3, [sp, #24]
  40ecb4:	4453      	add	r3, sl
  40ecb6:	42a3      	cmp	r3, r4
  40ecb8:	d3e5      	bcc.n	40ec86 <__gethex+0xda>
  40ecba:	4618      	mov	r0, r3
  40ecbc:	9a00      	ldr	r2, [sp, #0]
  40ecbe:	9902      	ldr	r1, [sp, #8]
  40ecc0:	9309      	str	r3, [sp, #36]	; 0x24
  40ecc2:	f7fa fc2b 	bl	40951c <strncmp>
  40ecc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ecc8:	2800      	cmp	r0, #0
  40ecca:	d1dc      	bne.n	40ec86 <__gethex+0xda>
  40eccc:	461d      	mov	r5, r3
  40ecce:	42a5      	cmp	r5, r4
  40ecd0:	d8e9      	bhi.n	40eca6 <__gethex+0xfa>
  40ecd2:	f849 8b04 	str.w	r8, [r9], #4
  40ecd6:	9b07      	ldr	r3, [sp, #28]
  40ecd8:	9a04      	ldr	r2, [sp, #16]
  40ecda:	ebc3 0909 	rsb	r9, r3, r9
  40ecde:	ea4f 03a9 	mov.w	r3, r9, asr #2
  40ece2:	6113      	str	r3, [r2, #16]
  40ece4:	4640      	mov	r0, r8
  40ece6:	ea4f 1943 	mov.w	r9, r3, lsl #5
  40ecea:	f000 fce3 	bl	40f6b4 <__hi0bits>
  40ecee:	9b03      	ldr	r3, [sp, #12]
  40ecf0:	681e      	ldr	r6, [r3, #0]
  40ecf2:	ebc0 0009 	rsb	r0, r0, r9
  40ecf6:	42b0      	cmp	r0, r6
  40ecf8:	f300 80e4 	bgt.w	40eec4 <__gethex+0x318>
  40ecfc:	f2c0 810a 	blt.w	40ef14 <__gethex+0x368>
  40ed00:	2700      	movs	r7, #0
  40ed02:	9b03      	ldr	r3, [sp, #12]
  40ed04:	9a01      	ldr	r2, [sp, #4]
  40ed06:	689b      	ldr	r3, [r3, #8]
  40ed08:	429a      	cmp	r2, r3
  40ed0a:	f300 8097 	bgt.w	40ee3c <__gethex+0x290>
  40ed0e:	9803      	ldr	r0, [sp, #12]
  40ed10:	9901      	ldr	r1, [sp, #4]
  40ed12:	6843      	ldr	r3, [r0, #4]
  40ed14:	4299      	cmp	r1, r3
  40ed16:	f280 80b5 	bge.w	40ee84 <__gethex+0x2d8>
  40ed1a:	1a5d      	subs	r5, r3, r1
  40ed1c:	42ae      	cmp	r6, r5
  40ed1e:	f300 8110 	bgt.w	40ef42 <__gethex+0x396>
  40ed22:	68c2      	ldr	r2, [r0, #12]
  40ed24:	2a02      	cmp	r2, #2
  40ed26:	f000 8180 	beq.w	40f02a <__gethex+0x47e>
  40ed2a:	2a03      	cmp	r2, #3
  40ed2c:	f000 815d 	beq.w	40efea <__gethex+0x43e>
  40ed30:	2a01      	cmp	r2, #1
  40ed32:	f000 817e 	beq.w	40f032 <__gethex+0x486>
  40ed36:	9805      	ldr	r0, [sp, #20]
  40ed38:	9904      	ldr	r1, [sp, #16]
  40ed3a:	f000 fc25 	bl	40f588 <_Bfree>
  40ed3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40ed40:	2300      	movs	r3, #0
  40ed42:	6013      	str	r3, [r2, #0]
  40ed44:	2050      	movs	r0, #80	; 0x50
  40ed46:	e03d      	b.n	40edc4 <__gethex+0x218>
  40ed48:	2d00      	cmp	r5, #0
  40ed4a:	f000 811a 	beq.w	40ef82 <__gethex+0x3d6>
  40ed4e:	783b      	ldrb	r3, [r7, #0]
  40ed50:	e76c      	b.n	40ec2c <__gethex+0x80>
  40ed52:	2300      	movs	r3, #0
  40ed54:	9301      	str	r3, [sp, #4]
  40ed56:	f04f 0a01 	mov.w	sl, #1
  40ed5a:	787b      	ldrb	r3, [r7, #1]
  40ed5c:	2b2b      	cmp	r3, #43	; 0x2b
  40ed5e:	f000 80ac 	beq.w	40eeba <__gethex+0x30e>
  40ed62:	2b2d      	cmp	r3, #45	; 0x2d
  40ed64:	d075      	beq.n	40ee52 <__gethex+0x2a6>
  40ed66:	1c79      	adds	r1, r7, #1
  40ed68:	2500      	movs	r5, #0
  40ed6a:	5cf3      	ldrb	r3, [r6, r3]
  40ed6c:	4854      	ldr	r0, [pc, #336]	; (40eec0 <__gethex+0x314>)
  40ed6e:	1e5a      	subs	r2, r3, #1
  40ed70:	2a18      	cmp	r2, #24
  40ed72:	f63f af64 	bhi.w	40ec3e <__gethex+0x92>
  40ed76:	784a      	ldrb	r2, [r1, #1]
  40ed78:	5c82      	ldrb	r2, [r0, r2]
  40ed7a:	1e50      	subs	r0, r2, #1
  40ed7c:	2818      	cmp	r0, #24
  40ed7e:	f1a3 0310 	sub.w	r3, r3, #16
  40ed82:	f101 0101 	add.w	r1, r1, #1
  40ed86:	d80b      	bhi.n	40eda0 <__gethex+0x1f4>
  40ed88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40ed8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40ed90:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  40ed94:	5c32      	ldrb	r2, [r6, r0]
  40ed96:	1e50      	subs	r0, r2, #1
  40ed98:	2818      	cmp	r0, #24
  40ed9a:	f1a3 0310 	sub.w	r3, r3, #16
  40ed9e:	d9f3      	bls.n	40ed88 <__gethex+0x1dc>
  40eda0:	b105      	cbz	r5, 40eda4 <__gethex+0x1f8>
  40eda2:	425b      	negs	r3, r3
  40eda4:	9a01      	ldr	r2, [sp, #4]
  40eda6:	463d      	mov	r5, r7
  40eda8:	441a      	add	r2, r3
  40edaa:	460f      	mov	r7, r1
  40edac:	9201      	str	r2, [sp, #4]
  40edae:	f8c9 7000 	str.w	r7, [r9]
  40edb2:	f1ba 0f00 	cmp.w	sl, #0
  40edb6:	f43f af49 	beq.w	40ec4c <__gethex+0xa0>
  40edba:	f1b8 0f00 	cmp.w	r8, #0
  40edbe:	bf0c      	ite	eq
  40edc0:	2006      	moveq	r0, #6
  40edc2:	2000      	movne	r0, #0
  40edc4:	b00b      	add	sp, #44	; 0x2c
  40edc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40edca:	f8c9 8000 	str.w	r8, [r9]
  40edce:	f04f 0800 	mov.w	r8, #0
  40edd2:	f109 0904 	add.w	r9, r9, #4
  40edd6:	4642      	mov	r2, r8
  40edd8:	2704      	movs	r7, #4
  40edda:	e759      	b.n	40ec90 <__gethex+0xe4>
  40eddc:	9d00      	ldr	r5, [sp, #0]
  40edde:	9902      	ldr	r1, [sp, #8]
  40ede0:	462a      	mov	r2, r5
  40ede2:	4620      	mov	r0, r4
  40ede4:	f7fa fb9a 	bl	40951c <strncmp>
  40ede8:	2800      	cmp	r0, #0
  40edea:	d036      	beq.n	40ee5a <__gethex+0x2ae>
  40edec:	7823      	ldrb	r3, [r4, #0]
  40edee:	4627      	mov	r7, r4
  40edf0:	2b50      	cmp	r3, #80	; 0x50
  40edf2:	d0ae      	beq.n	40ed52 <__gethex+0x1a6>
  40edf4:	2b70      	cmp	r3, #112	; 0x70
  40edf6:	d0ac      	beq.n	40ed52 <__gethex+0x1a6>
  40edf8:	f8c9 7000 	str.w	r7, [r9]
  40edfc:	e7dd      	b.n	40edba <__gethex+0x20e>
  40edfe:	9b04      	ldr	r3, [sp, #16]
  40ee00:	689b      	ldr	r3, [r3, #8]
  40ee02:	429f      	cmp	r7, r3
  40ee04:	f280 8135 	bge.w	40f072 <__gethex+0x4c6>
  40ee08:	463b      	mov	r3, r7
  40ee0a:	9804      	ldr	r0, [sp, #16]
  40ee0c:	eb00 0283 	add.w	r2, r0, r3, lsl #2
  40ee10:	2101      	movs	r1, #1
  40ee12:	3301      	adds	r3, #1
  40ee14:	2c02      	cmp	r4, #2
  40ee16:	6103      	str	r3, [r0, #16]
  40ee18:	6151      	str	r1, [r2, #20]
  40ee1a:	f000 8119 	beq.w	40f050 <__gethex+0x4a4>
  40ee1e:	429f      	cmp	r7, r3
  40ee20:	f280 80dc 	bge.w	40efdc <__gethex+0x430>
  40ee24:	2101      	movs	r1, #1
  40ee26:	9804      	ldr	r0, [sp, #16]
  40ee28:	f7ff fe6c 	bl	40eb04 <rshift>
  40ee2c:	9b03      	ldr	r3, [sp, #12]
  40ee2e:	9a01      	ldr	r2, [sp, #4]
  40ee30:	689b      	ldr	r3, [r3, #8]
  40ee32:	3201      	adds	r2, #1
  40ee34:	429a      	cmp	r2, r3
  40ee36:	9201      	str	r2, [sp, #4]
  40ee38:	f340 80d3 	ble.w	40efe2 <__gethex+0x436>
  40ee3c:	9805      	ldr	r0, [sp, #20]
  40ee3e:	9904      	ldr	r1, [sp, #16]
  40ee40:	f000 fba2 	bl	40f588 <_Bfree>
  40ee44:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40ee46:	2300      	movs	r3, #0
  40ee48:	20a3      	movs	r0, #163	; 0xa3
  40ee4a:	6013      	str	r3, [r2, #0]
  40ee4c:	b00b      	add	sp, #44	; 0x2c
  40ee4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ee52:	2501      	movs	r5, #1
  40ee54:	78bb      	ldrb	r3, [r7, #2]
  40ee56:	1cb9      	adds	r1, r7, #2
  40ee58:	e787      	b.n	40ed6a <__gethex+0x1be>
  40ee5a:	5d62      	ldrb	r2, [r4, r5]
  40ee5c:	5cb3      	ldrb	r3, [r6, r2]
  40ee5e:	1967      	adds	r7, r4, r5
  40ee60:	2b00      	cmp	r3, #0
  40ee62:	d06a      	beq.n	40ef3a <__gethex+0x38e>
  40ee64:	2a30      	cmp	r2, #48	; 0x30
  40ee66:	463c      	mov	r4, r7
  40ee68:	d104      	bne.n	40ee74 <__gethex+0x2c8>
  40ee6a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40ee6e:	2b30      	cmp	r3, #48	; 0x30
  40ee70:	d0fb      	beq.n	40ee6a <__gethex+0x2be>
  40ee72:	5cf3      	ldrb	r3, [r6, r3]
  40ee74:	fab3 fa83 	clz	sl, r3
  40ee78:	463d      	mov	r5, r7
  40ee7a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  40ee7e:	f04f 0801 	mov.w	r8, #1
  40ee82:	e6c0      	b.n	40ec06 <__gethex+0x5a>
  40ee84:	2401      	movs	r4, #1
  40ee86:	b167      	cbz	r7, 40eea2 <__gethex+0x2f6>
  40ee88:	9b03      	ldr	r3, [sp, #12]
  40ee8a:	68db      	ldr	r3, [r3, #12]
  40ee8c:	2b02      	cmp	r3, #2
  40ee8e:	f000 8086 	beq.w	40ef9e <__gethex+0x3f2>
  40ee92:	2b03      	cmp	r3, #3
  40ee94:	f000 8087 	beq.w	40efa6 <__gethex+0x3fa>
  40ee98:	2b01      	cmp	r3, #1
  40ee9a:	f000 80b6 	beq.w	40f00a <__gethex+0x45e>
  40ee9e:	f044 0410 	orr.w	r4, r4, #16
  40eea2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40eea4:	461a      	mov	r2, r3
  40eea6:	9b04      	ldr	r3, [sp, #16]
  40eea8:	6013      	str	r3, [r2, #0]
  40eeaa:	9b08      	ldr	r3, [sp, #32]
  40eeac:	461a      	mov	r2, r3
  40eeae:	9b01      	ldr	r3, [sp, #4]
  40eeb0:	6013      	str	r3, [r2, #0]
  40eeb2:	4620      	mov	r0, r4
  40eeb4:	b00b      	add	sp, #44	; 0x2c
  40eeb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40eeba:	2500      	movs	r5, #0
  40eebc:	e7ca      	b.n	40ee54 <__gethex+0x2a8>
  40eebe:	bf00      	nop
  40eec0:	00412ad4 	.word	0x00412ad4
  40eec4:	1b84      	subs	r4, r0, r6
  40eec6:	4621      	mov	r1, r4
  40eec8:	9804      	ldr	r0, [sp, #16]
  40eeca:	f000 ff6b 	bl	40fda4 <__any_on>
  40eece:	2800      	cmp	r0, #0
  40eed0:	d035      	beq.n	40ef3e <__gethex+0x392>
  40eed2:	1e62      	subs	r2, r4, #1
  40eed4:	1151      	asrs	r1, r2, #5
  40eed6:	9807      	ldr	r0, [sp, #28]
  40eed8:	f002 031f 	and.w	r3, r2, #31
  40eedc:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
  40eee0:	2701      	movs	r7, #1
  40eee2:	fa07 f303 	lsl.w	r3, r7, r3
  40eee6:	420b      	tst	r3, r1
  40eee8:	d00a      	beq.n	40ef00 <__gethex+0x354>
  40eeea:	42ba      	cmp	r2, r7
  40eeec:	f340 809b 	ble.w	40f026 <__gethex+0x47a>
  40eef0:	1ea1      	subs	r1, r4, #2
  40eef2:	9804      	ldr	r0, [sp, #16]
  40eef4:	f000 ff56 	bl	40fda4 <__any_on>
  40eef8:	2800      	cmp	r0, #0
  40eefa:	f000 8094 	beq.w	40f026 <__gethex+0x47a>
  40eefe:	2703      	movs	r7, #3
  40ef00:	9b01      	ldr	r3, [sp, #4]
  40ef02:	9804      	ldr	r0, [sp, #16]
  40ef04:	4423      	add	r3, r4
  40ef06:	4621      	mov	r1, r4
  40ef08:	9301      	str	r3, [sp, #4]
  40ef0a:	f7ff fdfb 	bl	40eb04 <rshift>
  40ef0e:	e6f8      	b.n	40ed02 <__gethex+0x156>
  40ef10:	9501      	str	r5, [sp, #4]
  40ef12:	e68e      	b.n	40ec32 <__gethex+0x86>
  40ef14:	1a34      	subs	r4, r6, r0
  40ef16:	9904      	ldr	r1, [sp, #16]
  40ef18:	9805      	ldr	r0, [sp, #20]
  40ef1a:	4622      	mov	r2, r4
  40ef1c:	f000 fd0a 	bl	40f934 <__lshift>
  40ef20:	9b01      	ldr	r3, [sp, #4]
  40ef22:	9004      	str	r0, [sp, #16]
  40ef24:	1b1b      	subs	r3, r3, r4
  40ef26:	9301      	str	r3, [sp, #4]
  40ef28:	4603      	mov	r3, r0
  40ef2a:	3314      	adds	r3, #20
  40ef2c:	9307      	str	r3, [sp, #28]
  40ef2e:	2700      	movs	r7, #0
  40ef30:	e6e7      	b.n	40ed02 <__gethex+0x156>
  40ef32:	1c9c      	adds	r4, r3, #2
  40ef34:	f04f 0800 	mov.w	r8, #0
  40ef38:	e65b      	b.n	40ebf2 <__gethex+0x46>
  40ef3a:	4613      	mov	r3, r2
  40ef3c:	e758      	b.n	40edf0 <__gethex+0x244>
  40ef3e:	4607      	mov	r7, r0
  40ef40:	e7de      	b.n	40ef00 <__gethex+0x354>
  40ef42:	1e6c      	subs	r4, r5, #1
  40ef44:	2f00      	cmp	r7, #0
  40ef46:	d14e      	bne.n	40efe6 <__gethex+0x43a>
  40ef48:	b124      	cbz	r4, 40ef54 <__gethex+0x3a8>
  40ef4a:	4621      	mov	r1, r4
  40ef4c:	9804      	ldr	r0, [sp, #16]
  40ef4e:	f000 ff29 	bl	40fda4 <__any_on>
  40ef52:	4607      	mov	r7, r0
  40ef54:	1163      	asrs	r3, r4, #5
  40ef56:	9a07      	ldr	r2, [sp, #28]
  40ef58:	9804      	ldr	r0, [sp, #16]
  40ef5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40ef5e:	f004 041f 	and.w	r4, r4, #31
  40ef62:	2301      	movs	r3, #1
  40ef64:	fa03 f404 	lsl.w	r4, r3, r4
  40ef68:	4214      	tst	r4, r2
  40ef6a:	4629      	mov	r1, r5
  40ef6c:	bf18      	it	ne
  40ef6e:	f047 0702 	orrne.w	r7, r7, #2
  40ef72:	f7ff fdc7 	bl	40eb04 <rshift>
  40ef76:	9b03      	ldr	r3, [sp, #12]
  40ef78:	685b      	ldr	r3, [r3, #4]
  40ef7a:	9301      	str	r3, [sp, #4]
  40ef7c:	1b76      	subs	r6, r6, r5
  40ef7e:	2402      	movs	r4, #2
  40ef80:	e781      	b.n	40ee86 <__gethex+0x2da>
  40ef82:	9900      	ldr	r1, [sp, #0]
  40ef84:	5c7b      	ldrb	r3, [r7, r1]
  40ef86:	5cf2      	ldrb	r2, [r6, r3]
  40ef88:	187d      	adds	r5, r7, r1
  40ef8a:	462f      	mov	r7, r5
  40ef8c:	2a00      	cmp	r2, #0
  40ef8e:	f43f ae4d 	beq.w	40ec2c <__gethex+0x80>
  40ef92:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  40ef96:	5cf2      	ldrb	r2, [r6, r3]
  40ef98:	2a00      	cmp	r2, #0
  40ef9a:	d1fa      	bne.n	40ef92 <__gethex+0x3e6>
  40ef9c:	e646      	b.n	40ec2c <__gethex+0x80>
  40ef9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40efa0:	f1c3 0301 	rsb	r3, r3, #1
  40efa4:	9315      	str	r3, [sp, #84]	; 0x54
  40efa6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40efa8:	2b00      	cmp	r3, #0
  40efaa:	f43f af78 	beq.w	40ee9e <__gethex+0x2f2>
  40efae:	9b04      	ldr	r3, [sp, #16]
  40efb0:	9d07      	ldr	r5, [sp, #28]
  40efb2:	691f      	ldr	r7, [r3, #16]
  40efb4:	ea4f 0887 	mov.w	r8, r7, lsl #2
  40efb8:	eb05 0008 	add.w	r0, r5, r8
  40efbc:	462b      	mov	r3, r5
  40efbe:	2100      	movs	r1, #0
  40efc0:	e004      	b.n	40efcc <__gethex+0x420>
  40efc2:	f843 1b04 	str.w	r1, [r3], #4
  40efc6:	4298      	cmp	r0, r3
  40efc8:	f67f af19 	bls.w	40edfe <__gethex+0x252>
  40efcc:	681a      	ldr	r2, [r3, #0]
  40efce:	f1b2 3fff 	cmp.w	r2, #4294967295
  40efd2:	d0f6      	beq.n	40efc2 <__gethex+0x416>
  40efd4:	3201      	adds	r2, #1
  40efd6:	2c02      	cmp	r4, #2
  40efd8:	601a      	str	r2, [r3, #0]
  40efda:	d039      	beq.n	40f050 <__gethex+0x4a4>
  40efdc:	f016 061f 	ands.w	r6, r6, #31
  40efe0:	d13d      	bne.n	40f05e <__gethex+0x4b2>
  40efe2:	2421      	movs	r4, #33	; 0x21
  40efe4:	e75d      	b.n	40eea2 <__gethex+0x2f6>
  40efe6:	2701      	movs	r7, #1
  40efe8:	e7b4      	b.n	40ef54 <__gethex+0x3a8>
  40efea:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40efec:	2a00      	cmp	r2, #0
  40efee:	f43f aea2 	beq.w	40ed36 <__gethex+0x18a>
  40eff2:	9908      	ldr	r1, [sp, #32]
  40eff4:	600b      	str	r3, [r1, #0]
  40eff6:	9b07      	ldr	r3, [sp, #28]
  40eff8:	9904      	ldr	r1, [sp, #16]
  40effa:	2201      	movs	r2, #1
  40effc:	610a      	str	r2, [r1, #16]
  40effe:	601a      	str	r2, [r3, #0]
  40f000:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f002:	461a      	mov	r2, r3
  40f004:	2062      	movs	r0, #98	; 0x62
  40f006:	6011      	str	r1, [r2, #0]
  40f008:	e6dc      	b.n	40edc4 <__gethex+0x218>
  40f00a:	07ba      	lsls	r2, r7, #30
  40f00c:	f57f af47 	bpl.w	40ee9e <__gethex+0x2f2>
  40f010:	9b07      	ldr	r3, [sp, #28]
  40f012:	681b      	ldr	r3, [r3, #0]
  40f014:	433b      	orrs	r3, r7
  40f016:	07db      	lsls	r3, r3, #31
  40f018:	d4c9      	bmi.n	40efae <__gethex+0x402>
  40f01a:	e740      	b.n	40ee9e <__gethex+0x2f2>
  40f01c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  40f020:	f04f 0800 	mov.w	r8, #0
  40f024:	e655      	b.n	40ecd2 <__gethex+0x126>
  40f026:	2702      	movs	r7, #2
  40f028:	e76a      	b.n	40ef00 <__gethex+0x354>
  40f02a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f02c:	2a00      	cmp	r2, #0
  40f02e:	d0e0      	beq.n	40eff2 <__gethex+0x446>
  40f030:	e681      	b.n	40ed36 <__gethex+0x18a>
  40f032:	42ae      	cmp	r6, r5
  40f034:	f47f ae7f 	bne.w	40ed36 <__gethex+0x18a>
  40f038:	2e01      	cmp	r6, #1
  40f03a:	ddda      	ble.n	40eff2 <__gethex+0x446>
  40f03c:	1e71      	subs	r1, r6, #1
  40f03e:	9804      	ldr	r0, [sp, #16]
  40f040:	f000 feb0 	bl	40fda4 <__any_on>
  40f044:	2800      	cmp	r0, #0
  40f046:	f43f ae76 	beq.w	40ed36 <__gethex+0x18a>
  40f04a:	9b03      	ldr	r3, [sp, #12]
  40f04c:	685b      	ldr	r3, [r3, #4]
  40f04e:	e7d0      	b.n	40eff2 <__gethex+0x446>
  40f050:	9b03      	ldr	r3, [sp, #12]
  40f052:	681b      	ldr	r3, [r3, #0]
  40f054:	3b01      	subs	r3, #1
  40f056:	429e      	cmp	r6, r3
  40f058:	d024      	beq.n	40f0a4 <__gethex+0x4f8>
  40f05a:	2422      	movs	r4, #34	; 0x22
  40f05c:	e721      	b.n	40eea2 <__gethex+0x2f6>
  40f05e:	4445      	add	r5, r8
  40f060:	f1c6 0620 	rsb	r6, r6, #32
  40f064:	f855 0c04 	ldr.w	r0, [r5, #-4]
  40f068:	f000 fb24 	bl	40f6b4 <__hi0bits>
  40f06c:	42b0      	cmp	r0, r6
  40f06e:	dab8      	bge.n	40efe2 <__gethex+0x436>
  40f070:	e6d8      	b.n	40ee24 <__gethex+0x278>
  40f072:	9b04      	ldr	r3, [sp, #16]
  40f074:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f078:	6859      	ldr	r1, [r3, #4]
  40f07a:	4648      	mov	r0, r9
  40f07c:	3101      	adds	r1, #1
  40f07e:	f000 fa5d 	bl	40f53c <_Balloc>
  40f082:	9904      	ldr	r1, [sp, #16]
  40f084:	690b      	ldr	r3, [r1, #16]
  40f086:	1c9a      	adds	r2, r3, #2
  40f088:	4605      	mov	r5, r0
  40f08a:	0092      	lsls	r2, r2, #2
  40f08c:	310c      	adds	r1, #12
  40f08e:	300c      	adds	r0, #12
  40f090:	f7f9 fe12 	bl	408cb8 <memcpy>
  40f094:	9904      	ldr	r1, [sp, #16]
  40f096:	4648      	mov	r0, r9
  40f098:	f000 fa76 	bl	40f588 <_Bfree>
  40f09c:	9504      	str	r5, [sp, #16]
  40f09e:	692b      	ldr	r3, [r5, #16]
  40f0a0:	3514      	adds	r5, #20
  40f0a2:	e6b2      	b.n	40ee0a <__gethex+0x25e>
  40f0a4:	1173      	asrs	r3, r6, #5
  40f0a6:	f006 061f 	and.w	r6, r6, #31
  40f0aa:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
  40f0ae:	2301      	movs	r3, #1
  40f0b0:	40b3      	lsls	r3, r6
  40f0b2:	4213      	tst	r3, r2
  40f0b4:	bf14      	ite	ne
  40f0b6:	2421      	movne	r4, #33	; 0x21
  40f0b8:	2422      	moveq	r4, #34	; 0x22
  40f0ba:	e6f2      	b.n	40eea2 <__gethex+0x2f6>

0040f0bc <__match>:
  40f0bc:	b430      	push	{r4, r5}
  40f0be:	6804      	ldr	r4, [r0, #0]
  40f0c0:	e008      	b.n	40f0d4 <__match+0x18>
  40f0c2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40f0c6:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40f0ca:	2d19      	cmp	r5, #25
  40f0cc:	bf98      	it	ls
  40f0ce:	3320      	addls	r3, #32
  40f0d0:	4293      	cmp	r3, r2
  40f0d2:	d108      	bne.n	40f0e6 <__match+0x2a>
  40f0d4:	f811 2b01 	ldrb.w	r2, [r1], #1
  40f0d8:	2a00      	cmp	r2, #0
  40f0da:	d1f2      	bne.n	40f0c2 <__match+0x6>
  40f0dc:	3401      	adds	r4, #1
  40f0de:	6004      	str	r4, [r0, #0]
  40f0e0:	2001      	movs	r0, #1
  40f0e2:	bc30      	pop	{r4, r5}
  40f0e4:	4770      	bx	lr
  40f0e6:	2000      	movs	r0, #0
  40f0e8:	bc30      	pop	{r4, r5}
  40f0ea:	4770      	bx	lr

0040f0ec <__hexnan>:
  40f0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f0f0:	680b      	ldr	r3, [r1, #0]
  40f0f2:	f8df 9174 	ldr.w	r9, [pc, #372]	; 40f268 <__hexnan+0x17c>
  40f0f6:	b085      	sub	sp, #20
  40f0f8:	1159      	asrs	r1, r3, #5
  40f0fa:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  40f0fe:	f013 031f 	ands.w	r3, r3, #31
  40f102:	9101      	str	r1, [sp, #4]
  40f104:	bf1c      	itt	ne
  40f106:	3104      	addne	r1, #4
  40f108:	9101      	strne	r1, [sp, #4]
  40f10a:	9c01      	ldr	r4, [sp, #4]
  40f10c:	9002      	str	r0, [sp, #8]
  40f10e:	9303      	str	r3, [sp, #12]
  40f110:	2300      	movs	r3, #0
  40f112:	4619      	mov	r1, r3
  40f114:	f844 3c04 	str.w	r3, [r4, #-4]
  40f118:	469a      	mov	sl, r3
  40f11a:	469e      	mov	lr, r3
  40f11c:	9b02      	ldr	r3, [sp, #8]
  40f11e:	f1a4 0c04 	sub.w	ip, r4, #4
  40f122:	681d      	ldr	r5, [r3, #0]
  40f124:	46e0      	mov	r8, ip
  40f126:	4660      	mov	r0, ip
  40f128:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40f12c:	b323      	cbz	r3, 40f178 <__hexnan+0x8c>
  40f12e:	f819 4003 	ldrb.w	r4, [r9, r3]
  40f132:	2c00      	cmp	r4, #0
  40f134:	d143      	bne.n	40f1be <__hexnan+0xd2>
  40f136:	2b20      	cmp	r3, #32
  40f138:	d85d      	bhi.n	40f1f6 <__hexnan+0x10a>
  40f13a:	45d6      	cmp	lr, sl
  40f13c:	ddf4      	ble.n	40f128 <__hexnan+0x3c>
  40f13e:	4540      	cmp	r0, r8
  40f140:	d213      	bcs.n	40f16a <__hexnan+0x7e>
  40f142:	2907      	cmp	r1, #7
  40f144:	dc11      	bgt.n	40f16a <__hexnan+0x7e>
  40f146:	f1c1 0108 	rsb	r1, r1, #8
  40f14a:	0089      	lsls	r1, r1, #2
  40f14c:	6806      	ldr	r6, [r0, #0]
  40f14e:	f1c1 0b20 	rsb	fp, r1, #32
  40f152:	4603      	mov	r3, r0
  40f154:	685f      	ldr	r7, [r3, #4]
  40f156:	fa07 f40b 	lsl.w	r4, r7, fp
  40f15a:	4334      	orrs	r4, r6
  40f15c:	fa27 f601 	lsr.w	r6, r7, r1
  40f160:	601c      	str	r4, [r3, #0]
  40f162:	f843 6f04 	str.w	r6, [r3, #4]!
  40f166:	4598      	cmp	r8, r3
  40f168:	d8f4      	bhi.n	40f154 <__hexnan+0x68>
  40f16a:	4290      	cmp	r0, r2
  40f16c:	d83a      	bhi.n	40f1e4 <__hexnan+0xf8>
  40f16e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40f172:	2108      	movs	r1, #8
  40f174:	2b00      	cmp	r3, #0
  40f176:	d1da      	bne.n	40f12e <__hexnan+0x42>
  40f178:	f1be 0f00 	cmp.w	lr, #0
  40f17c:	d03d      	beq.n	40f1fa <__hexnan+0x10e>
  40f17e:	4540      	cmp	r0, r8
  40f180:	d201      	bcs.n	40f186 <__hexnan+0x9a>
  40f182:	2907      	cmp	r1, #7
  40f184:	dd5c      	ble.n	40f240 <__hexnan+0x154>
  40f186:	4290      	cmp	r0, r2
  40f188:	d93b      	bls.n	40f202 <__hexnan+0x116>
  40f18a:	4613      	mov	r3, r2
  40f18c:	f850 1b04 	ldr.w	r1, [r0], #4
  40f190:	f843 1b04 	str.w	r1, [r3], #4
  40f194:	4584      	cmp	ip, r0
  40f196:	d2f9      	bcs.n	40f18c <__hexnan+0xa0>
  40f198:	2100      	movs	r1, #0
  40f19a:	f843 1b04 	str.w	r1, [r3], #4
  40f19e:	459c      	cmp	ip, r3
  40f1a0:	d2fb      	bcs.n	40f19a <__hexnan+0xae>
  40f1a2:	9b01      	ldr	r3, [sp, #4]
  40f1a4:	f853 3c04 	ldr.w	r3, [r3, #-4]
  40f1a8:	b92b      	cbnz	r3, 40f1b6 <__hexnan+0xca>
  40f1aa:	4562      	cmp	r2, ip
  40f1ac:	d03a      	beq.n	40f224 <__hexnan+0x138>
  40f1ae:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  40f1b2:	2b00      	cmp	r3, #0
  40f1b4:	d0f9      	beq.n	40f1aa <__hexnan+0xbe>
  40f1b6:	2005      	movs	r0, #5
  40f1b8:	b005      	add	sp, #20
  40f1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f1be:	3101      	adds	r1, #1
  40f1c0:	2908      	cmp	r1, #8
  40f1c2:	f10e 0e01 	add.w	lr, lr, #1
  40f1c6:	dd06      	ble.n	40f1d6 <__hexnan+0xea>
  40f1c8:	4290      	cmp	r0, r2
  40f1ca:	d9ad      	bls.n	40f128 <__hexnan+0x3c>
  40f1cc:	2300      	movs	r3, #0
  40f1ce:	f840 3c04 	str.w	r3, [r0, #-4]
  40f1d2:	2101      	movs	r1, #1
  40f1d4:	3804      	subs	r0, #4
  40f1d6:	6803      	ldr	r3, [r0, #0]
  40f1d8:	f004 040f 	and.w	r4, r4, #15
  40f1dc:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
  40f1e0:	6004      	str	r4, [r0, #0]
  40f1e2:	e7a1      	b.n	40f128 <__hexnan+0x3c>
  40f1e4:	2300      	movs	r3, #0
  40f1e6:	f1a0 0804 	sub.w	r8, r0, #4
  40f1ea:	f840 3c04 	str.w	r3, [r0, #-4]
  40f1ee:	46f2      	mov	sl, lr
  40f1f0:	4640      	mov	r0, r8
  40f1f2:	4619      	mov	r1, r3
  40f1f4:	e798      	b.n	40f128 <__hexnan+0x3c>
  40f1f6:	2b29      	cmp	r3, #41	; 0x29
  40f1f8:	d01b      	beq.n	40f232 <__hexnan+0x146>
  40f1fa:	2004      	movs	r0, #4
  40f1fc:	b005      	add	sp, #20
  40f1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f202:	9b03      	ldr	r3, [sp, #12]
  40f204:	2b00      	cmp	r3, #0
  40f206:	d0cc      	beq.n	40f1a2 <__hexnan+0xb6>
  40f208:	9c01      	ldr	r4, [sp, #4]
  40f20a:	9b03      	ldr	r3, [sp, #12]
  40f20c:	f854 1c04 	ldr.w	r1, [r4, #-4]
  40f210:	f1c3 0320 	rsb	r3, r3, #32
  40f214:	f04f 30ff 	mov.w	r0, #4294967295
  40f218:	fa20 f303 	lsr.w	r3, r0, r3
  40f21c:	400b      	ands	r3, r1
  40f21e:	f844 3c04 	str.w	r3, [r4, #-4]
  40f222:	e7c1      	b.n	40f1a8 <__hexnan+0xbc>
  40f224:	2301      	movs	r3, #1
  40f226:	2005      	movs	r0, #5
  40f228:	f8cc 3000 	str.w	r3, [ip]
  40f22c:	b005      	add	sp, #20
  40f22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f232:	9b02      	ldr	r3, [sp, #8]
  40f234:	3501      	adds	r5, #1
  40f236:	601d      	str	r5, [r3, #0]
  40f238:	f1be 0f00 	cmp.w	lr, #0
  40f23c:	d19f      	bne.n	40f17e <__hexnan+0x92>
  40f23e:	e7dc      	b.n	40f1fa <__hexnan+0x10e>
  40f240:	f1c1 0308 	rsb	r3, r1, #8
  40f244:	009b      	lsls	r3, r3, #2
  40f246:	6805      	ldr	r5, [r0, #0]
  40f248:	f1c3 0720 	rsb	r7, r3, #32
  40f24c:	4601      	mov	r1, r0
  40f24e:	684e      	ldr	r6, [r1, #4]
  40f250:	fa06 f407 	lsl.w	r4, r6, r7
  40f254:	432c      	orrs	r4, r5
  40f256:	fa26 f503 	lsr.w	r5, r6, r3
  40f25a:	600c      	str	r4, [r1, #0]
  40f25c:	f841 5f04 	str.w	r5, [r1, #4]!
  40f260:	4588      	cmp	r8, r1
  40f262:	d8f4      	bhi.n	40f24e <__hexnan+0x162>
  40f264:	e78f      	b.n	40f186 <__hexnan+0x9a>
  40f266:	bf00      	nop
  40f268:	00412ad4 	.word	0x00412ad4

0040f26c <__locale_charset>:
  40f26c:	4800      	ldr	r0, [pc, #0]	; (40f270 <__locale_charset+0x4>)
  40f26e:	4770      	bx	lr
  40f270:	200008a8 	.word	0x200008a8

0040f274 <__locale_mb_cur_max>:
  40f274:	4b01      	ldr	r3, [pc, #4]	; (40f27c <__locale_mb_cur_max+0x8>)
  40f276:	6818      	ldr	r0, [r3, #0]
  40f278:	4770      	bx	lr
  40f27a:	bf00      	nop
  40f27c:	200008c8 	.word	0x200008c8

0040f280 <_localeconv_r>:
  40f280:	4800      	ldr	r0, [pc, #0]	; (40f284 <_localeconv_r+0x4>)
  40f282:	4770      	bx	lr
  40f284:	20000870 	.word	0x20000870

0040f288 <__swhatbuf_r>:
  40f288:	b570      	push	{r4, r5, r6, lr}
  40f28a:	460d      	mov	r5, r1
  40f28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40f290:	2900      	cmp	r1, #0
  40f292:	b090      	sub	sp, #64	; 0x40
  40f294:	4614      	mov	r4, r2
  40f296:	461e      	mov	r6, r3
  40f298:	db14      	blt.n	40f2c4 <__swhatbuf_r+0x3c>
  40f29a:	aa01      	add	r2, sp, #4
  40f29c:	f001 f9e2 	bl	410664 <_fstat_r>
  40f2a0:	2800      	cmp	r0, #0
  40f2a2:	db0f      	blt.n	40f2c4 <__swhatbuf_r+0x3c>
  40f2a4:	9a02      	ldr	r2, [sp, #8]
  40f2a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40f2aa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40f2ae:	fab2 f282 	clz	r2, r2
  40f2b2:	0952      	lsrs	r2, r2, #5
  40f2b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40f2b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40f2bc:	6032      	str	r2, [r6, #0]
  40f2be:	6023      	str	r3, [r4, #0]
  40f2c0:	b010      	add	sp, #64	; 0x40
  40f2c2:	bd70      	pop	{r4, r5, r6, pc}
  40f2c4:	89a8      	ldrh	r0, [r5, #12]
  40f2c6:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40f2ca:	b282      	uxth	r2, r0
  40f2cc:	2000      	movs	r0, #0
  40f2ce:	6030      	str	r0, [r6, #0]
  40f2d0:	b11a      	cbz	r2, 40f2da <__swhatbuf_r+0x52>
  40f2d2:	2340      	movs	r3, #64	; 0x40
  40f2d4:	6023      	str	r3, [r4, #0]
  40f2d6:	b010      	add	sp, #64	; 0x40
  40f2d8:	bd70      	pop	{r4, r5, r6, pc}
  40f2da:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40f2de:	4610      	mov	r0, r2
  40f2e0:	6023      	str	r3, [r4, #0]
  40f2e2:	b010      	add	sp, #64	; 0x40
  40f2e4:	bd70      	pop	{r4, r5, r6, pc}
  40f2e6:	bf00      	nop

0040f2e8 <__smakebuf_r>:
  40f2e8:	898a      	ldrh	r2, [r1, #12]
  40f2ea:	0792      	lsls	r2, r2, #30
  40f2ec:	460b      	mov	r3, r1
  40f2ee:	d506      	bpl.n	40f2fe <__smakebuf_r+0x16>
  40f2f0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40f2f4:	2101      	movs	r1, #1
  40f2f6:	601a      	str	r2, [r3, #0]
  40f2f8:	611a      	str	r2, [r3, #16]
  40f2fa:	6159      	str	r1, [r3, #20]
  40f2fc:	4770      	bx	lr
  40f2fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f300:	b083      	sub	sp, #12
  40f302:	ab01      	add	r3, sp, #4
  40f304:	466a      	mov	r2, sp
  40f306:	460c      	mov	r4, r1
  40f308:	4605      	mov	r5, r0
  40f30a:	f7ff ffbd 	bl	40f288 <__swhatbuf_r>
  40f30e:	9900      	ldr	r1, [sp, #0]
  40f310:	4606      	mov	r6, r0
  40f312:	4628      	mov	r0, r5
  40f314:	f7f9 fa18 	bl	408748 <_malloc_r>
  40f318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40f31c:	b1d0      	cbz	r0, 40f354 <__smakebuf_r+0x6c>
  40f31e:	9a01      	ldr	r2, [sp, #4]
  40f320:	4f12      	ldr	r7, [pc, #72]	; (40f36c <__smakebuf_r+0x84>)
  40f322:	9900      	ldr	r1, [sp, #0]
  40f324:	63ef      	str	r7, [r5, #60]	; 0x3c
  40f326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40f32a:	81a3      	strh	r3, [r4, #12]
  40f32c:	6020      	str	r0, [r4, #0]
  40f32e:	6120      	str	r0, [r4, #16]
  40f330:	6161      	str	r1, [r4, #20]
  40f332:	b91a      	cbnz	r2, 40f33c <__smakebuf_r+0x54>
  40f334:	4333      	orrs	r3, r6
  40f336:	81a3      	strh	r3, [r4, #12]
  40f338:	b003      	add	sp, #12
  40f33a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f33c:	4628      	mov	r0, r5
  40f33e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40f342:	f001 f9a3 	bl	41068c <_isatty_r>
  40f346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40f34a:	2800      	cmp	r0, #0
  40f34c:	d0f2      	beq.n	40f334 <__smakebuf_r+0x4c>
  40f34e:	f043 0301 	orr.w	r3, r3, #1
  40f352:	e7ef      	b.n	40f334 <__smakebuf_r+0x4c>
  40f354:	059a      	lsls	r2, r3, #22
  40f356:	d4ef      	bmi.n	40f338 <__smakebuf_r+0x50>
  40f358:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40f35c:	f043 0302 	orr.w	r3, r3, #2
  40f360:	2101      	movs	r1, #1
  40f362:	81a3      	strh	r3, [r4, #12]
  40f364:	6022      	str	r2, [r4, #0]
  40f366:	6122      	str	r2, [r4, #16]
  40f368:	6161      	str	r1, [r4, #20]
  40f36a:	e7e5      	b.n	40f338 <__smakebuf_r+0x50>
  40f36c:	0040e34d 	.word	0x0040e34d

0040f370 <memchr>:
  40f370:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40f374:	2a10      	cmp	r2, #16
  40f376:	db2b      	blt.n	40f3d0 <memchr+0x60>
  40f378:	f010 0f07 	tst.w	r0, #7
  40f37c:	d008      	beq.n	40f390 <memchr+0x20>
  40f37e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40f382:	3a01      	subs	r2, #1
  40f384:	428b      	cmp	r3, r1
  40f386:	d02d      	beq.n	40f3e4 <memchr+0x74>
  40f388:	f010 0f07 	tst.w	r0, #7
  40f38c:	b342      	cbz	r2, 40f3e0 <memchr+0x70>
  40f38e:	d1f6      	bne.n	40f37e <memchr+0xe>
  40f390:	b4f0      	push	{r4, r5, r6, r7}
  40f392:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40f396:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40f39a:	f022 0407 	bic.w	r4, r2, #7
  40f39e:	f07f 0700 	mvns.w	r7, #0
  40f3a2:	2300      	movs	r3, #0
  40f3a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40f3a8:	3c08      	subs	r4, #8
  40f3aa:	ea85 0501 	eor.w	r5, r5, r1
  40f3ae:	ea86 0601 	eor.w	r6, r6, r1
  40f3b2:	fa85 f547 	uadd8	r5, r5, r7
  40f3b6:	faa3 f587 	sel	r5, r3, r7
  40f3ba:	fa86 f647 	uadd8	r6, r6, r7
  40f3be:	faa5 f687 	sel	r6, r5, r7
  40f3c2:	b98e      	cbnz	r6, 40f3e8 <memchr+0x78>
  40f3c4:	d1ee      	bne.n	40f3a4 <memchr+0x34>
  40f3c6:	bcf0      	pop	{r4, r5, r6, r7}
  40f3c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40f3cc:	f002 0207 	and.w	r2, r2, #7
  40f3d0:	b132      	cbz	r2, 40f3e0 <memchr+0x70>
  40f3d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  40f3d6:	3a01      	subs	r2, #1
  40f3d8:	ea83 0301 	eor.w	r3, r3, r1
  40f3dc:	b113      	cbz	r3, 40f3e4 <memchr+0x74>
  40f3de:	d1f8      	bne.n	40f3d2 <memchr+0x62>
  40f3e0:	2000      	movs	r0, #0
  40f3e2:	4770      	bx	lr
  40f3e4:	3801      	subs	r0, #1
  40f3e6:	4770      	bx	lr
  40f3e8:	2d00      	cmp	r5, #0
  40f3ea:	bf06      	itte	eq
  40f3ec:	4635      	moveq	r5, r6
  40f3ee:	3803      	subeq	r0, #3
  40f3f0:	3807      	subne	r0, #7
  40f3f2:	f015 0f01 	tst.w	r5, #1
  40f3f6:	d107      	bne.n	40f408 <memchr+0x98>
  40f3f8:	3001      	adds	r0, #1
  40f3fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  40f3fe:	bf02      	ittt	eq
  40f400:	3001      	addeq	r0, #1
  40f402:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40f406:	3001      	addeq	r0, #1
  40f408:	bcf0      	pop	{r4, r5, r6, r7}
  40f40a:	3801      	subs	r0, #1
  40f40c:	4770      	bx	lr
  40f40e:	bf00      	nop

0040f410 <memcmp>:
  40f410:	2a03      	cmp	r2, #3
  40f412:	b470      	push	{r4, r5, r6}
  40f414:	d926      	bls.n	40f464 <memcmp+0x54>
  40f416:	ea40 0301 	orr.w	r3, r0, r1
  40f41a:	079b      	lsls	r3, r3, #30
  40f41c:	d011      	beq.n	40f442 <memcmp+0x32>
  40f41e:	7804      	ldrb	r4, [r0, #0]
  40f420:	780d      	ldrb	r5, [r1, #0]
  40f422:	42ac      	cmp	r4, r5
  40f424:	d122      	bne.n	40f46c <memcmp+0x5c>
  40f426:	4402      	add	r2, r0
  40f428:	1c43      	adds	r3, r0, #1
  40f42a:	e005      	b.n	40f438 <memcmp+0x28>
  40f42c:	f813 4b01 	ldrb.w	r4, [r3], #1
  40f430:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  40f434:	42ac      	cmp	r4, r5
  40f436:	d119      	bne.n	40f46c <memcmp+0x5c>
  40f438:	4293      	cmp	r3, r2
  40f43a:	d1f7      	bne.n	40f42c <memcmp+0x1c>
  40f43c:	2000      	movs	r0, #0
  40f43e:	bc70      	pop	{r4, r5, r6}
  40f440:	4770      	bx	lr
  40f442:	460c      	mov	r4, r1
  40f444:	4603      	mov	r3, r0
  40f446:	681e      	ldr	r6, [r3, #0]
  40f448:	6825      	ldr	r5, [r4, #0]
  40f44a:	42ae      	cmp	r6, r5
  40f44c:	4618      	mov	r0, r3
  40f44e:	4621      	mov	r1, r4
  40f450:	f103 0304 	add.w	r3, r3, #4
  40f454:	f104 0404 	add.w	r4, r4, #4
  40f458:	d1e1      	bne.n	40f41e <memcmp+0xe>
  40f45a:	3a04      	subs	r2, #4
  40f45c:	2a03      	cmp	r2, #3
  40f45e:	4618      	mov	r0, r3
  40f460:	4621      	mov	r1, r4
  40f462:	d8f0      	bhi.n	40f446 <memcmp+0x36>
  40f464:	2a00      	cmp	r2, #0
  40f466:	d1da      	bne.n	40f41e <memcmp+0xe>
  40f468:	4610      	mov	r0, r2
  40f46a:	e7e8      	b.n	40f43e <memcmp+0x2e>
  40f46c:	1b60      	subs	r0, r4, r5
  40f46e:	bc70      	pop	{r4, r5, r6}
  40f470:	4770      	bx	lr
  40f472:	bf00      	nop

0040f474 <memmove>:
  40f474:	4288      	cmp	r0, r1
  40f476:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f478:	d90d      	bls.n	40f496 <memmove+0x22>
  40f47a:	188b      	adds	r3, r1, r2
  40f47c:	4298      	cmp	r0, r3
  40f47e:	d20a      	bcs.n	40f496 <memmove+0x22>
  40f480:	1881      	adds	r1, r0, r2
  40f482:	2a00      	cmp	r2, #0
  40f484:	d051      	beq.n	40f52a <memmove+0xb6>
  40f486:	1a9a      	subs	r2, r3, r2
  40f488:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40f48c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40f490:	4293      	cmp	r3, r2
  40f492:	d1f9      	bne.n	40f488 <memmove+0x14>
  40f494:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f496:	2a0f      	cmp	r2, #15
  40f498:	d948      	bls.n	40f52c <memmove+0xb8>
  40f49a:	ea41 0300 	orr.w	r3, r1, r0
  40f49e:	079b      	lsls	r3, r3, #30
  40f4a0:	d146      	bne.n	40f530 <memmove+0xbc>
  40f4a2:	f100 0410 	add.w	r4, r0, #16
  40f4a6:	f101 0310 	add.w	r3, r1, #16
  40f4aa:	4615      	mov	r5, r2
  40f4ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40f4b0:	f844 6c10 	str.w	r6, [r4, #-16]
  40f4b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40f4b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  40f4bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40f4c0:	f844 6c08 	str.w	r6, [r4, #-8]
  40f4c4:	3d10      	subs	r5, #16
  40f4c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40f4ca:	f844 6c04 	str.w	r6, [r4, #-4]
  40f4ce:	2d0f      	cmp	r5, #15
  40f4d0:	f103 0310 	add.w	r3, r3, #16
  40f4d4:	f104 0410 	add.w	r4, r4, #16
  40f4d8:	d8e8      	bhi.n	40f4ac <memmove+0x38>
  40f4da:	f1a2 0310 	sub.w	r3, r2, #16
  40f4de:	f023 030f 	bic.w	r3, r3, #15
  40f4e2:	f002 0e0f 	and.w	lr, r2, #15
  40f4e6:	3310      	adds	r3, #16
  40f4e8:	f1be 0f03 	cmp.w	lr, #3
  40f4ec:	4419      	add	r1, r3
  40f4ee:	4403      	add	r3, r0
  40f4f0:	d921      	bls.n	40f536 <memmove+0xc2>
  40f4f2:	1f1e      	subs	r6, r3, #4
  40f4f4:	460d      	mov	r5, r1
  40f4f6:	4674      	mov	r4, lr
  40f4f8:	3c04      	subs	r4, #4
  40f4fa:	f855 7b04 	ldr.w	r7, [r5], #4
  40f4fe:	f846 7f04 	str.w	r7, [r6, #4]!
  40f502:	2c03      	cmp	r4, #3
  40f504:	d8f8      	bhi.n	40f4f8 <memmove+0x84>
  40f506:	f1ae 0404 	sub.w	r4, lr, #4
  40f50a:	f024 0403 	bic.w	r4, r4, #3
  40f50e:	3404      	adds	r4, #4
  40f510:	4423      	add	r3, r4
  40f512:	4421      	add	r1, r4
  40f514:	f002 0203 	and.w	r2, r2, #3
  40f518:	b162      	cbz	r2, 40f534 <memmove+0xc0>
  40f51a:	3b01      	subs	r3, #1
  40f51c:	440a      	add	r2, r1
  40f51e:	f811 4b01 	ldrb.w	r4, [r1], #1
  40f522:	f803 4f01 	strb.w	r4, [r3, #1]!
  40f526:	428a      	cmp	r2, r1
  40f528:	d1f9      	bne.n	40f51e <memmove+0xaa>
  40f52a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f52c:	4603      	mov	r3, r0
  40f52e:	e7f3      	b.n	40f518 <memmove+0xa4>
  40f530:	4603      	mov	r3, r0
  40f532:	e7f2      	b.n	40f51a <memmove+0xa6>
  40f534:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f536:	4672      	mov	r2, lr
  40f538:	e7ee      	b.n	40f518 <memmove+0xa4>
  40f53a:	bf00      	nop

0040f53c <_Balloc>:
  40f53c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40f53e:	b570      	push	{r4, r5, r6, lr}
  40f540:	4605      	mov	r5, r0
  40f542:	460c      	mov	r4, r1
  40f544:	b14b      	cbz	r3, 40f55a <_Balloc+0x1e>
  40f546:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40f54a:	b180      	cbz	r0, 40f56e <_Balloc+0x32>
  40f54c:	6802      	ldr	r2, [r0, #0]
  40f54e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40f552:	2300      	movs	r3, #0
  40f554:	6103      	str	r3, [r0, #16]
  40f556:	60c3      	str	r3, [r0, #12]
  40f558:	bd70      	pop	{r4, r5, r6, pc}
  40f55a:	2221      	movs	r2, #33	; 0x21
  40f55c:	2104      	movs	r1, #4
  40f55e:	f000 fffd 	bl	41055c <_calloc_r>
  40f562:	64e8      	str	r0, [r5, #76]	; 0x4c
  40f564:	4603      	mov	r3, r0
  40f566:	2800      	cmp	r0, #0
  40f568:	d1ed      	bne.n	40f546 <_Balloc+0xa>
  40f56a:	2000      	movs	r0, #0
  40f56c:	bd70      	pop	{r4, r5, r6, pc}
  40f56e:	2101      	movs	r1, #1
  40f570:	fa01 f604 	lsl.w	r6, r1, r4
  40f574:	1d72      	adds	r2, r6, #5
  40f576:	4628      	mov	r0, r5
  40f578:	0092      	lsls	r2, r2, #2
  40f57a:	f000 ffef 	bl	41055c <_calloc_r>
  40f57e:	2800      	cmp	r0, #0
  40f580:	d0f3      	beq.n	40f56a <_Balloc+0x2e>
  40f582:	6044      	str	r4, [r0, #4]
  40f584:	6086      	str	r6, [r0, #8]
  40f586:	e7e4      	b.n	40f552 <_Balloc+0x16>

0040f588 <_Bfree>:
  40f588:	b131      	cbz	r1, 40f598 <_Bfree+0x10>
  40f58a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40f58c:	684a      	ldr	r2, [r1, #4]
  40f58e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40f592:	6008      	str	r0, [r1, #0]
  40f594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40f598:	4770      	bx	lr
  40f59a:	bf00      	nop

0040f59c <__multadd>:
  40f59c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f59e:	690c      	ldr	r4, [r1, #16]
  40f5a0:	b083      	sub	sp, #12
  40f5a2:	460d      	mov	r5, r1
  40f5a4:	4606      	mov	r6, r0
  40f5a6:	f101 0e14 	add.w	lr, r1, #20
  40f5aa:	2700      	movs	r7, #0
  40f5ac:	f8de 0000 	ldr.w	r0, [lr]
  40f5b0:	b281      	uxth	r1, r0
  40f5b2:	fb02 3101 	mla	r1, r2, r1, r3
  40f5b6:	0c0b      	lsrs	r3, r1, #16
  40f5b8:	0c00      	lsrs	r0, r0, #16
  40f5ba:	fb02 3300 	mla	r3, r2, r0, r3
  40f5be:	b289      	uxth	r1, r1
  40f5c0:	3701      	adds	r7, #1
  40f5c2:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40f5c6:	42bc      	cmp	r4, r7
  40f5c8:	f84e 1b04 	str.w	r1, [lr], #4
  40f5cc:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40f5d0:	dcec      	bgt.n	40f5ac <__multadd+0x10>
  40f5d2:	b13b      	cbz	r3, 40f5e4 <__multadd+0x48>
  40f5d4:	68aa      	ldr	r2, [r5, #8]
  40f5d6:	4294      	cmp	r4, r2
  40f5d8:	da07      	bge.n	40f5ea <__multadd+0x4e>
  40f5da:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40f5de:	3401      	adds	r4, #1
  40f5e0:	6153      	str	r3, [r2, #20]
  40f5e2:	612c      	str	r4, [r5, #16]
  40f5e4:	4628      	mov	r0, r5
  40f5e6:	b003      	add	sp, #12
  40f5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f5ea:	6869      	ldr	r1, [r5, #4]
  40f5ec:	9301      	str	r3, [sp, #4]
  40f5ee:	3101      	adds	r1, #1
  40f5f0:	4630      	mov	r0, r6
  40f5f2:	f7ff ffa3 	bl	40f53c <_Balloc>
  40f5f6:	692a      	ldr	r2, [r5, #16]
  40f5f8:	3202      	adds	r2, #2
  40f5fa:	f105 010c 	add.w	r1, r5, #12
  40f5fe:	4607      	mov	r7, r0
  40f600:	0092      	lsls	r2, r2, #2
  40f602:	300c      	adds	r0, #12
  40f604:	f7f9 fb58 	bl	408cb8 <memcpy>
  40f608:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40f60a:	6869      	ldr	r1, [r5, #4]
  40f60c:	9b01      	ldr	r3, [sp, #4]
  40f60e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40f612:	6028      	str	r0, [r5, #0]
  40f614:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40f618:	463d      	mov	r5, r7
  40f61a:	e7de      	b.n	40f5da <__multadd+0x3e>

0040f61c <__s2b>:
  40f61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40f620:	4c23      	ldr	r4, [pc, #140]	; (40f6b0 <__s2b+0x94>)
  40f622:	9d08      	ldr	r5, [sp, #32]
  40f624:	461f      	mov	r7, r3
  40f626:	3308      	adds	r3, #8
  40f628:	fb84 4e03 	smull	r4, lr, r4, r3
  40f62c:	17db      	asrs	r3, r3, #31
  40f62e:	ebc3 0e6e 	rsb	lr, r3, lr, asr #1
  40f632:	f1be 0f01 	cmp.w	lr, #1
  40f636:	4606      	mov	r6, r0
  40f638:	460c      	mov	r4, r1
  40f63a:	4690      	mov	r8, r2
  40f63c:	dd35      	ble.n	40f6aa <__s2b+0x8e>
  40f63e:	2301      	movs	r3, #1
  40f640:	2100      	movs	r1, #0
  40f642:	005b      	lsls	r3, r3, #1
  40f644:	459e      	cmp	lr, r3
  40f646:	f101 0101 	add.w	r1, r1, #1
  40f64a:	dcfa      	bgt.n	40f642 <__s2b+0x26>
  40f64c:	4630      	mov	r0, r6
  40f64e:	f7ff ff75 	bl	40f53c <_Balloc>
  40f652:	2301      	movs	r3, #1
  40f654:	f1b8 0f09 	cmp.w	r8, #9
  40f658:	6145      	str	r5, [r0, #20]
  40f65a:	6103      	str	r3, [r0, #16]
  40f65c:	dd21      	ble.n	40f6a2 <__s2b+0x86>
  40f65e:	f104 0909 	add.w	r9, r4, #9
  40f662:	464d      	mov	r5, r9
  40f664:	4444      	add	r4, r8
  40f666:	f815 3b01 	ldrb.w	r3, [r5], #1
  40f66a:	4601      	mov	r1, r0
  40f66c:	3b30      	subs	r3, #48	; 0x30
  40f66e:	220a      	movs	r2, #10
  40f670:	4630      	mov	r0, r6
  40f672:	f7ff ff93 	bl	40f59c <__multadd>
  40f676:	42a5      	cmp	r5, r4
  40f678:	d1f5      	bne.n	40f666 <__s2b+0x4a>
  40f67a:	eb09 0408 	add.w	r4, r9, r8
  40f67e:	3c08      	subs	r4, #8
  40f680:	4547      	cmp	r7, r8
  40f682:	dd0c      	ble.n	40f69e <__s2b+0x82>
  40f684:	ebc8 0707 	rsb	r7, r8, r7
  40f688:	4427      	add	r7, r4
  40f68a:	f814 3b01 	ldrb.w	r3, [r4], #1
  40f68e:	4601      	mov	r1, r0
  40f690:	3b30      	subs	r3, #48	; 0x30
  40f692:	220a      	movs	r2, #10
  40f694:	4630      	mov	r0, r6
  40f696:	f7ff ff81 	bl	40f59c <__multadd>
  40f69a:	42a7      	cmp	r7, r4
  40f69c:	d1f5      	bne.n	40f68a <__s2b+0x6e>
  40f69e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40f6a2:	340a      	adds	r4, #10
  40f6a4:	f04f 0809 	mov.w	r8, #9
  40f6a8:	e7ea      	b.n	40f680 <__s2b+0x64>
  40f6aa:	2100      	movs	r1, #0
  40f6ac:	e7ce      	b.n	40f64c <__s2b+0x30>
  40f6ae:	bf00      	nop
  40f6b0:	38e38e39 	.word	0x38e38e39

0040f6b4 <__hi0bits>:
  40f6b4:	0c03      	lsrs	r3, r0, #16
  40f6b6:	041b      	lsls	r3, r3, #16
  40f6b8:	b9b3      	cbnz	r3, 40f6e8 <__hi0bits+0x34>
  40f6ba:	0400      	lsls	r0, r0, #16
  40f6bc:	2310      	movs	r3, #16
  40f6be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40f6c2:	bf04      	itt	eq
  40f6c4:	0200      	lsleq	r0, r0, #8
  40f6c6:	3308      	addeq	r3, #8
  40f6c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40f6cc:	bf04      	itt	eq
  40f6ce:	0100      	lsleq	r0, r0, #4
  40f6d0:	3304      	addeq	r3, #4
  40f6d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40f6d6:	bf04      	itt	eq
  40f6d8:	0080      	lsleq	r0, r0, #2
  40f6da:	3302      	addeq	r3, #2
  40f6dc:	2800      	cmp	r0, #0
  40f6de:	db07      	blt.n	40f6f0 <__hi0bits+0x3c>
  40f6e0:	0042      	lsls	r2, r0, #1
  40f6e2:	d403      	bmi.n	40f6ec <__hi0bits+0x38>
  40f6e4:	2020      	movs	r0, #32
  40f6e6:	4770      	bx	lr
  40f6e8:	2300      	movs	r3, #0
  40f6ea:	e7e8      	b.n	40f6be <__hi0bits+0xa>
  40f6ec:	1c58      	adds	r0, r3, #1
  40f6ee:	4770      	bx	lr
  40f6f0:	4618      	mov	r0, r3
  40f6f2:	4770      	bx	lr

0040f6f4 <__lo0bits>:
  40f6f4:	6803      	ldr	r3, [r0, #0]
  40f6f6:	f013 0207 	ands.w	r2, r3, #7
  40f6fa:	d007      	beq.n	40f70c <__lo0bits+0x18>
  40f6fc:	07d9      	lsls	r1, r3, #31
  40f6fe:	d420      	bmi.n	40f742 <__lo0bits+0x4e>
  40f700:	079a      	lsls	r2, r3, #30
  40f702:	d420      	bmi.n	40f746 <__lo0bits+0x52>
  40f704:	089b      	lsrs	r3, r3, #2
  40f706:	6003      	str	r3, [r0, #0]
  40f708:	2002      	movs	r0, #2
  40f70a:	4770      	bx	lr
  40f70c:	b299      	uxth	r1, r3
  40f70e:	b909      	cbnz	r1, 40f714 <__lo0bits+0x20>
  40f710:	0c1b      	lsrs	r3, r3, #16
  40f712:	2210      	movs	r2, #16
  40f714:	f013 0fff 	tst.w	r3, #255	; 0xff
  40f718:	bf04      	itt	eq
  40f71a:	0a1b      	lsreq	r3, r3, #8
  40f71c:	3208      	addeq	r2, #8
  40f71e:	0719      	lsls	r1, r3, #28
  40f720:	bf04      	itt	eq
  40f722:	091b      	lsreq	r3, r3, #4
  40f724:	3204      	addeq	r2, #4
  40f726:	0799      	lsls	r1, r3, #30
  40f728:	bf04      	itt	eq
  40f72a:	089b      	lsreq	r3, r3, #2
  40f72c:	3202      	addeq	r2, #2
  40f72e:	07d9      	lsls	r1, r3, #31
  40f730:	d404      	bmi.n	40f73c <__lo0bits+0x48>
  40f732:	085b      	lsrs	r3, r3, #1
  40f734:	d101      	bne.n	40f73a <__lo0bits+0x46>
  40f736:	2020      	movs	r0, #32
  40f738:	4770      	bx	lr
  40f73a:	3201      	adds	r2, #1
  40f73c:	6003      	str	r3, [r0, #0]
  40f73e:	4610      	mov	r0, r2
  40f740:	4770      	bx	lr
  40f742:	2000      	movs	r0, #0
  40f744:	4770      	bx	lr
  40f746:	085b      	lsrs	r3, r3, #1
  40f748:	6003      	str	r3, [r0, #0]
  40f74a:	2001      	movs	r0, #1
  40f74c:	4770      	bx	lr
  40f74e:	bf00      	nop

0040f750 <__i2b>:
  40f750:	b510      	push	{r4, lr}
  40f752:	460c      	mov	r4, r1
  40f754:	2101      	movs	r1, #1
  40f756:	f7ff fef1 	bl	40f53c <_Balloc>
  40f75a:	2201      	movs	r2, #1
  40f75c:	6144      	str	r4, [r0, #20]
  40f75e:	6102      	str	r2, [r0, #16]
  40f760:	bd10      	pop	{r4, pc}
  40f762:	bf00      	nop

0040f764 <__multiply>:
  40f764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f768:	690d      	ldr	r5, [r1, #16]
  40f76a:	6917      	ldr	r7, [r2, #16]
  40f76c:	42bd      	cmp	r5, r7
  40f76e:	b083      	sub	sp, #12
  40f770:	460c      	mov	r4, r1
  40f772:	4616      	mov	r6, r2
  40f774:	da04      	bge.n	40f780 <__multiply+0x1c>
  40f776:	462a      	mov	r2, r5
  40f778:	4634      	mov	r4, r6
  40f77a:	463d      	mov	r5, r7
  40f77c:	460e      	mov	r6, r1
  40f77e:	4617      	mov	r7, r2
  40f780:	68a3      	ldr	r3, [r4, #8]
  40f782:	6861      	ldr	r1, [r4, #4]
  40f784:	eb05 0807 	add.w	r8, r5, r7
  40f788:	4598      	cmp	r8, r3
  40f78a:	bfc8      	it	gt
  40f78c:	3101      	addgt	r1, #1
  40f78e:	f7ff fed5 	bl	40f53c <_Balloc>
  40f792:	f100 0c14 	add.w	ip, r0, #20
  40f796:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40f79a:	45cc      	cmp	ip, r9
  40f79c:	9000      	str	r0, [sp, #0]
  40f79e:	d205      	bcs.n	40f7ac <__multiply+0x48>
  40f7a0:	4663      	mov	r3, ip
  40f7a2:	2100      	movs	r1, #0
  40f7a4:	f843 1b04 	str.w	r1, [r3], #4
  40f7a8:	4599      	cmp	r9, r3
  40f7aa:	d8fb      	bhi.n	40f7a4 <__multiply+0x40>
  40f7ac:	f106 0214 	add.w	r2, r6, #20
  40f7b0:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40f7b4:	f104 0314 	add.w	r3, r4, #20
  40f7b8:	4552      	cmp	r2, sl
  40f7ba:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40f7be:	d254      	bcs.n	40f86a <__multiply+0x106>
  40f7c0:	f8cd 9004 	str.w	r9, [sp, #4]
  40f7c4:	4699      	mov	r9, r3
  40f7c6:	f852 3b04 	ldr.w	r3, [r2], #4
  40f7ca:	fa1f fb83 	uxth.w	fp, r3
  40f7ce:	f1bb 0f00 	cmp.w	fp, #0
  40f7d2:	d020      	beq.n	40f816 <__multiply+0xb2>
  40f7d4:	2000      	movs	r0, #0
  40f7d6:	464f      	mov	r7, r9
  40f7d8:	4666      	mov	r6, ip
  40f7da:	4605      	mov	r5, r0
  40f7dc:	e000      	b.n	40f7e0 <__multiply+0x7c>
  40f7de:	461e      	mov	r6, r3
  40f7e0:	f857 4b04 	ldr.w	r4, [r7], #4
  40f7e4:	6830      	ldr	r0, [r6, #0]
  40f7e6:	b2a1      	uxth	r1, r4
  40f7e8:	b283      	uxth	r3, r0
  40f7ea:	fb0b 3101 	mla	r1, fp, r1, r3
  40f7ee:	0c24      	lsrs	r4, r4, #16
  40f7f0:	0c00      	lsrs	r0, r0, #16
  40f7f2:	194b      	adds	r3, r1, r5
  40f7f4:	fb0b 0004 	mla	r0, fp, r4, r0
  40f7f8:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40f7fc:	b299      	uxth	r1, r3
  40f7fe:	4633      	mov	r3, r6
  40f800:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  40f804:	45be      	cmp	lr, r7
  40f806:	ea4f 4510 	mov.w	r5, r0, lsr #16
  40f80a:	f843 1b04 	str.w	r1, [r3], #4
  40f80e:	d8e6      	bhi.n	40f7de <__multiply+0x7a>
  40f810:	6075      	str	r5, [r6, #4]
  40f812:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40f816:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40f81a:	d020      	beq.n	40f85e <__multiply+0xfa>
  40f81c:	f8dc 3000 	ldr.w	r3, [ip]
  40f820:	4667      	mov	r7, ip
  40f822:	4618      	mov	r0, r3
  40f824:	464d      	mov	r5, r9
  40f826:	2100      	movs	r1, #0
  40f828:	e000      	b.n	40f82c <__multiply+0xc8>
  40f82a:	4637      	mov	r7, r6
  40f82c:	882c      	ldrh	r4, [r5, #0]
  40f82e:	0c00      	lsrs	r0, r0, #16
  40f830:	fb0b 0004 	mla	r0, fp, r4, r0
  40f834:	4401      	add	r1, r0
  40f836:	b29c      	uxth	r4, r3
  40f838:	463e      	mov	r6, r7
  40f83a:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40f83e:	f846 3b04 	str.w	r3, [r6], #4
  40f842:	6878      	ldr	r0, [r7, #4]
  40f844:	f855 4b04 	ldr.w	r4, [r5], #4
  40f848:	b283      	uxth	r3, r0
  40f84a:	0c24      	lsrs	r4, r4, #16
  40f84c:	fb0b 3404 	mla	r4, fp, r4, r3
  40f850:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  40f854:	45ae      	cmp	lr, r5
  40f856:	ea4f 4113 	mov.w	r1, r3, lsr #16
  40f85a:	d8e6      	bhi.n	40f82a <__multiply+0xc6>
  40f85c:	607b      	str	r3, [r7, #4]
  40f85e:	4592      	cmp	sl, r2
  40f860:	f10c 0c04 	add.w	ip, ip, #4
  40f864:	d8af      	bhi.n	40f7c6 <__multiply+0x62>
  40f866:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40f86a:	f1b8 0f00 	cmp.w	r8, #0
  40f86e:	dd0b      	ble.n	40f888 <__multiply+0x124>
  40f870:	f859 3c04 	ldr.w	r3, [r9, #-4]
  40f874:	f1a9 0904 	sub.w	r9, r9, #4
  40f878:	b11b      	cbz	r3, 40f882 <__multiply+0x11e>
  40f87a:	e005      	b.n	40f888 <__multiply+0x124>
  40f87c:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  40f880:	b913      	cbnz	r3, 40f888 <__multiply+0x124>
  40f882:	f1b8 0801 	subs.w	r8, r8, #1
  40f886:	d1f9      	bne.n	40f87c <__multiply+0x118>
  40f888:	9800      	ldr	r0, [sp, #0]
  40f88a:	f8c0 8010 	str.w	r8, [r0, #16]
  40f88e:	b003      	add	sp, #12
  40f890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040f894 <__pow5mult>:
  40f894:	f012 0303 	ands.w	r3, r2, #3
  40f898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f89c:	4614      	mov	r4, r2
  40f89e:	4607      	mov	r7, r0
  40f8a0:	d12e      	bne.n	40f900 <__pow5mult+0x6c>
  40f8a2:	460e      	mov	r6, r1
  40f8a4:	10a4      	asrs	r4, r4, #2
  40f8a6:	d01c      	beq.n	40f8e2 <__pow5mult+0x4e>
  40f8a8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40f8aa:	b395      	cbz	r5, 40f912 <__pow5mult+0x7e>
  40f8ac:	07e3      	lsls	r3, r4, #31
  40f8ae:	f04f 0800 	mov.w	r8, #0
  40f8b2:	d406      	bmi.n	40f8c2 <__pow5mult+0x2e>
  40f8b4:	1064      	asrs	r4, r4, #1
  40f8b6:	d014      	beq.n	40f8e2 <__pow5mult+0x4e>
  40f8b8:	6828      	ldr	r0, [r5, #0]
  40f8ba:	b1a8      	cbz	r0, 40f8e8 <__pow5mult+0x54>
  40f8bc:	4605      	mov	r5, r0
  40f8be:	07e3      	lsls	r3, r4, #31
  40f8c0:	d5f8      	bpl.n	40f8b4 <__pow5mult+0x20>
  40f8c2:	462a      	mov	r2, r5
  40f8c4:	4631      	mov	r1, r6
  40f8c6:	4638      	mov	r0, r7
  40f8c8:	f7ff ff4c 	bl	40f764 <__multiply>
  40f8cc:	b1b6      	cbz	r6, 40f8fc <__pow5mult+0x68>
  40f8ce:	6872      	ldr	r2, [r6, #4]
  40f8d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40f8d2:	1064      	asrs	r4, r4, #1
  40f8d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40f8d8:	6031      	str	r1, [r6, #0]
  40f8da:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40f8de:	4606      	mov	r6, r0
  40f8e0:	d1ea      	bne.n	40f8b8 <__pow5mult+0x24>
  40f8e2:	4630      	mov	r0, r6
  40f8e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f8e8:	462a      	mov	r2, r5
  40f8ea:	4629      	mov	r1, r5
  40f8ec:	4638      	mov	r0, r7
  40f8ee:	f7ff ff39 	bl	40f764 <__multiply>
  40f8f2:	6028      	str	r0, [r5, #0]
  40f8f4:	f8c0 8000 	str.w	r8, [r0]
  40f8f8:	4605      	mov	r5, r0
  40f8fa:	e7e0      	b.n	40f8be <__pow5mult+0x2a>
  40f8fc:	4606      	mov	r6, r0
  40f8fe:	e7d9      	b.n	40f8b4 <__pow5mult+0x20>
  40f900:	1e5a      	subs	r2, r3, #1
  40f902:	4d0b      	ldr	r5, [pc, #44]	; (40f930 <__pow5mult+0x9c>)
  40f904:	2300      	movs	r3, #0
  40f906:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40f90a:	f7ff fe47 	bl	40f59c <__multadd>
  40f90e:	4606      	mov	r6, r0
  40f910:	e7c8      	b.n	40f8a4 <__pow5mult+0x10>
  40f912:	2101      	movs	r1, #1
  40f914:	4638      	mov	r0, r7
  40f916:	f7ff fe11 	bl	40f53c <_Balloc>
  40f91a:	f240 2171 	movw	r1, #625	; 0x271
  40f91e:	2201      	movs	r2, #1
  40f920:	2300      	movs	r3, #0
  40f922:	6141      	str	r1, [r0, #20]
  40f924:	6102      	str	r2, [r0, #16]
  40f926:	4605      	mov	r5, r0
  40f928:	64b8      	str	r0, [r7, #72]	; 0x48
  40f92a:	6003      	str	r3, [r0, #0]
  40f92c:	e7be      	b.n	40f8ac <__pow5mult+0x18>
  40f92e:	bf00      	nop
  40f930:	00412cd0 	.word	0x00412cd0

0040f934 <__lshift>:
  40f934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40f938:	4691      	mov	r9, r2
  40f93a:	690a      	ldr	r2, [r1, #16]
  40f93c:	688b      	ldr	r3, [r1, #8]
  40f93e:	ea4f 1469 	mov.w	r4, r9, asr #5
  40f942:	eb04 0802 	add.w	r8, r4, r2
  40f946:	f108 0501 	add.w	r5, r8, #1
  40f94a:	429d      	cmp	r5, r3
  40f94c:	460e      	mov	r6, r1
  40f94e:	4682      	mov	sl, r0
  40f950:	6849      	ldr	r1, [r1, #4]
  40f952:	dd04      	ble.n	40f95e <__lshift+0x2a>
  40f954:	005b      	lsls	r3, r3, #1
  40f956:	429d      	cmp	r5, r3
  40f958:	f101 0101 	add.w	r1, r1, #1
  40f95c:	dcfa      	bgt.n	40f954 <__lshift+0x20>
  40f95e:	4650      	mov	r0, sl
  40f960:	f7ff fdec 	bl	40f53c <_Balloc>
  40f964:	2c00      	cmp	r4, #0
  40f966:	f100 0214 	add.w	r2, r0, #20
  40f96a:	dd38      	ble.n	40f9de <__lshift+0xaa>
  40f96c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  40f970:	2100      	movs	r1, #0
  40f972:	f842 1b04 	str.w	r1, [r2], #4
  40f976:	4293      	cmp	r3, r2
  40f978:	d1fb      	bne.n	40f972 <__lshift+0x3e>
  40f97a:	6934      	ldr	r4, [r6, #16]
  40f97c:	f106 0114 	add.w	r1, r6, #20
  40f980:	f019 091f 	ands.w	r9, r9, #31
  40f984:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40f988:	d021      	beq.n	40f9ce <__lshift+0x9a>
  40f98a:	f1c9 0220 	rsb	r2, r9, #32
  40f98e:	2400      	movs	r4, #0
  40f990:	680f      	ldr	r7, [r1, #0]
  40f992:	fa07 fc09 	lsl.w	ip, r7, r9
  40f996:	ea4c 0404 	orr.w	r4, ip, r4
  40f99a:	469c      	mov	ip, r3
  40f99c:	f843 4b04 	str.w	r4, [r3], #4
  40f9a0:	f851 4b04 	ldr.w	r4, [r1], #4
  40f9a4:	458e      	cmp	lr, r1
  40f9a6:	fa24 f402 	lsr.w	r4, r4, r2
  40f9aa:	d8f1      	bhi.n	40f990 <__lshift+0x5c>
  40f9ac:	f8cc 4004 	str.w	r4, [ip, #4]
  40f9b0:	b10c      	cbz	r4, 40f9b6 <__lshift+0x82>
  40f9b2:	f108 0502 	add.w	r5, r8, #2
  40f9b6:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  40f9ba:	6872      	ldr	r2, [r6, #4]
  40f9bc:	3d01      	subs	r5, #1
  40f9be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40f9c2:	6105      	str	r5, [r0, #16]
  40f9c4:	6031      	str	r1, [r6, #0]
  40f9c6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40f9ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40f9ce:	3b04      	subs	r3, #4
  40f9d0:	f851 2b04 	ldr.w	r2, [r1], #4
  40f9d4:	f843 2f04 	str.w	r2, [r3, #4]!
  40f9d8:	458e      	cmp	lr, r1
  40f9da:	d8f9      	bhi.n	40f9d0 <__lshift+0x9c>
  40f9dc:	e7eb      	b.n	40f9b6 <__lshift+0x82>
  40f9de:	4613      	mov	r3, r2
  40f9e0:	e7cb      	b.n	40f97a <__lshift+0x46>
  40f9e2:	bf00      	nop

0040f9e4 <__mcmp>:
  40f9e4:	6902      	ldr	r2, [r0, #16]
  40f9e6:	690b      	ldr	r3, [r1, #16]
  40f9e8:	1ad2      	subs	r2, r2, r3
  40f9ea:	d112      	bne.n	40fa12 <__mcmp+0x2e>
  40f9ec:	009b      	lsls	r3, r3, #2
  40f9ee:	3014      	adds	r0, #20
  40f9f0:	3114      	adds	r1, #20
  40f9f2:	4419      	add	r1, r3
  40f9f4:	b410      	push	{r4}
  40f9f6:	4403      	add	r3, r0
  40f9f8:	e001      	b.n	40f9fe <__mcmp+0x1a>
  40f9fa:	4298      	cmp	r0, r3
  40f9fc:	d20b      	bcs.n	40fa16 <__mcmp+0x32>
  40f9fe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40fa02:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40fa06:	4294      	cmp	r4, r2
  40fa08:	d0f7      	beq.n	40f9fa <__mcmp+0x16>
  40fa0a:	d307      	bcc.n	40fa1c <__mcmp+0x38>
  40fa0c:	2001      	movs	r0, #1
  40fa0e:	bc10      	pop	{r4}
  40fa10:	4770      	bx	lr
  40fa12:	4610      	mov	r0, r2
  40fa14:	4770      	bx	lr
  40fa16:	2000      	movs	r0, #0
  40fa18:	bc10      	pop	{r4}
  40fa1a:	4770      	bx	lr
  40fa1c:	f04f 30ff 	mov.w	r0, #4294967295
  40fa20:	e7f5      	b.n	40fa0e <__mcmp+0x2a>
  40fa22:	bf00      	nop

0040fa24 <__mdiff>:
  40fa24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40fa28:	690b      	ldr	r3, [r1, #16]
  40fa2a:	460f      	mov	r7, r1
  40fa2c:	6911      	ldr	r1, [r2, #16]
  40fa2e:	1a5b      	subs	r3, r3, r1
  40fa30:	2b00      	cmp	r3, #0
  40fa32:	4690      	mov	r8, r2
  40fa34:	d117      	bne.n	40fa66 <__mdiff+0x42>
  40fa36:	0089      	lsls	r1, r1, #2
  40fa38:	f107 0214 	add.w	r2, r7, #20
  40fa3c:	f108 0514 	add.w	r5, r8, #20
  40fa40:	1853      	adds	r3, r2, r1
  40fa42:	4429      	add	r1, r5
  40fa44:	e001      	b.n	40fa4a <__mdiff+0x26>
  40fa46:	429a      	cmp	r2, r3
  40fa48:	d25e      	bcs.n	40fb08 <__mdiff+0xe4>
  40fa4a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  40fa4e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40fa52:	42a6      	cmp	r6, r4
  40fa54:	d0f7      	beq.n	40fa46 <__mdiff+0x22>
  40fa56:	d260      	bcs.n	40fb1a <__mdiff+0xf6>
  40fa58:	463b      	mov	r3, r7
  40fa5a:	4614      	mov	r4, r2
  40fa5c:	4647      	mov	r7, r8
  40fa5e:	f04f 0901 	mov.w	r9, #1
  40fa62:	4698      	mov	r8, r3
  40fa64:	e006      	b.n	40fa74 <__mdiff+0x50>
  40fa66:	db5d      	blt.n	40fb24 <__mdiff+0x100>
  40fa68:	f107 0514 	add.w	r5, r7, #20
  40fa6c:	f102 0414 	add.w	r4, r2, #20
  40fa70:	f04f 0900 	mov.w	r9, #0
  40fa74:	6879      	ldr	r1, [r7, #4]
  40fa76:	f7ff fd61 	bl	40f53c <_Balloc>
  40fa7a:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40fa7e:	693e      	ldr	r6, [r7, #16]
  40fa80:	f8c0 900c 	str.w	r9, [r0, #12]
  40fa84:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40fa88:	46a6      	mov	lr, r4
  40fa8a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40fa8e:	f100 0414 	add.w	r4, r0, #20
  40fa92:	2300      	movs	r3, #0
  40fa94:	f85e 1b04 	ldr.w	r1, [lr], #4
  40fa98:	f855 8b04 	ldr.w	r8, [r5], #4
  40fa9c:	b28a      	uxth	r2, r1
  40fa9e:	fa13 f388 	uxtah	r3, r3, r8
  40faa2:	0c09      	lsrs	r1, r1, #16
  40faa4:	1a9a      	subs	r2, r3, r2
  40faa6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40faaa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40faae:	b292      	uxth	r2, r2
  40fab0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40fab4:	45f4      	cmp	ip, lr
  40fab6:	f844 2b04 	str.w	r2, [r4], #4
  40faba:	ea4f 4323 	mov.w	r3, r3, asr #16
  40fabe:	d8e9      	bhi.n	40fa94 <__mdiff+0x70>
  40fac0:	42af      	cmp	r7, r5
  40fac2:	d917      	bls.n	40faf4 <__mdiff+0xd0>
  40fac4:	46a4      	mov	ip, r4
  40fac6:	4629      	mov	r1, r5
  40fac8:	f851 eb04 	ldr.w	lr, [r1], #4
  40facc:	fa13 f28e 	uxtah	r2, r3, lr
  40fad0:	1413      	asrs	r3, r2, #16
  40fad2:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  40fad6:	b292      	uxth	r2, r2
  40fad8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40fadc:	428f      	cmp	r7, r1
  40fade:	f84c 2b04 	str.w	r2, [ip], #4
  40fae2:	ea4f 4323 	mov.w	r3, r3, asr #16
  40fae6:	d8ef      	bhi.n	40fac8 <__mdiff+0xa4>
  40fae8:	43ed      	mvns	r5, r5
  40faea:	443d      	add	r5, r7
  40faec:	f025 0503 	bic.w	r5, r5, #3
  40faf0:	3504      	adds	r5, #4
  40faf2:	442c      	add	r4, r5
  40faf4:	3c04      	subs	r4, #4
  40faf6:	b922      	cbnz	r2, 40fb02 <__mdiff+0xde>
  40faf8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40fafc:	3e01      	subs	r6, #1
  40fafe:	2b00      	cmp	r3, #0
  40fb00:	d0fa      	beq.n	40faf8 <__mdiff+0xd4>
  40fb02:	6106      	str	r6, [r0, #16]
  40fb04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40fb08:	2100      	movs	r1, #0
  40fb0a:	f7ff fd17 	bl	40f53c <_Balloc>
  40fb0e:	2201      	movs	r2, #1
  40fb10:	2300      	movs	r3, #0
  40fb12:	6102      	str	r2, [r0, #16]
  40fb14:	6143      	str	r3, [r0, #20]
  40fb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40fb1a:	462c      	mov	r4, r5
  40fb1c:	f04f 0900 	mov.w	r9, #0
  40fb20:	4615      	mov	r5, r2
  40fb22:	e7a7      	b.n	40fa74 <__mdiff+0x50>
  40fb24:	463b      	mov	r3, r7
  40fb26:	f107 0414 	add.w	r4, r7, #20
  40fb2a:	f108 0514 	add.w	r5, r8, #20
  40fb2e:	4647      	mov	r7, r8
  40fb30:	f04f 0901 	mov.w	r9, #1
  40fb34:	4698      	mov	r8, r3
  40fb36:	e79d      	b.n	40fa74 <__mdiff+0x50>

0040fb38 <__ulp>:
  40fb38:	4b0f      	ldr	r3, [pc, #60]	; (40fb78 <__ulp+0x40>)
  40fb3a:	400b      	ands	r3, r1
  40fb3c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  40fb40:	2b00      	cmp	r3, #0
  40fb42:	dd02      	ble.n	40fb4a <__ulp+0x12>
  40fb44:	2000      	movs	r0, #0
  40fb46:	4619      	mov	r1, r3
  40fb48:	4770      	bx	lr
  40fb4a:	425b      	negs	r3, r3
  40fb4c:	151b      	asrs	r3, r3, #20
  40fb4e:	2b13      	cmp	r3, #19
  40fb50:	dd0b      	ble.n	40fb6a <__ulp+0x32>
  40fb52:	3b14      	subs	r3, #20
  40fb54:	2b1e      	cmp	r3, #30
  40fb56:	bfdd      	ittte	le
  40fb58:	f1c3 031f 	rsble	r3, r3, #31
  40fb5c:	2201      	movle	r2, #1
  40fb5e:	fa02 f303 	lslle.w	r3, r2, r3
  40fb62:	2301      	movgt	r3, #1
  40fb64:	2100      	movs	r1, #0
  40fb66:	4618      	mov	r0, r3
  40fb68:	4770      	bx	lr
  40fb6a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40fb6e:	2000      	movs	r0, #0
  40fb70:	fa42 f103 	asr.w	r1, r2, r3
  40fb74:	4770      	bx	lr
  40fb76:	bf00      	nop
  40fb78:	7ff00000 	.word	0x7ff00000

0040fb7c <__b2d>:
  40fb7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fb80:	6906      	ldr	r6, [r0, #16]
  40fb82:	f100 0814 	add.w	r8, r0, #20
  40fb86:	eb08 0686 	add.w	r6, r8, r6, lsl #2
  40fb8a:	f856 7c04 	ldr.w	r7, [r6, #-4]
  40fb8e:	4638      	mov	r0, r7
  40fb90:	f7ff fd90 	bl	40f6b4 <__hi0bits>
  40fb94:	f1c0 0320 	rsb	r3, r0, #32
  40fb98:	280a      	cmp	r0, #10
  40fb9a:	600b      	str	r3, [r1, #0]
  40fb9c:	f1a6 0304 	sub.w	r3, r6, #4
  40fba0:	dc1a      	bgt.n	40fbd8 <__b2d+0x5c>
  40fba2:	4598      	cmp	r8, r3
  40fba4:	bf38      	it	cc
  40fba6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
  40fbaa:	f1c0 020b 	rsb	r2, r0, #11
  40fbae:	fa27 f102 	lsr.w	r1, r7, r2
  40fbb2:	bf38      	it	cc
  40fbb4:	fa23 f202 	lsrcc.w	r2, r3, r2
  40fbb8:	f100 0315 	add.w	r3, r0, #21
  40fbbc:	f041 557f 	orr.w	r5, r1, #1069547520	; 0x3fc00000
  40fbc0:	bf28      	it	cs
  40fbc2:	2200      	movcs	r2, #0
  40fbc4:	fa07 f303 	lsl.w	r3, r7, r3
  40fbc8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  40fbcc:	ea43 0402 	orr.w	r4, r3, r2
  40fbd0:	4620      	mov	r0, r4
  40fbd2:	4629      	mov	r1, r5
  40fbd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fbd8:	4598      	cmp	r8, r3
  40fbda:	d220      	bcs.n	40fc1e <__b2d+0xa2>
  40fbdc:	f1b0 020b 	subs.w	r2, r0, #11
  40fbe0:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40fbe4:	d01e      	beq.n	40fc24 <__b2d+0xa8>
  40fbe6:	fa07 f002 	lsl.w	r0, r7, r2
  40fbea:	f040 507f 	orr.w	r0, r0, #1069547520	; 0x3fc00000
  40fbee:	f1c2 0720 	rsb	r7, r2, #32
  40fbf2:	f1a6 0308 	sub.w	r3, r6, #8
  40fbf6:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
  40fbfa:	fa21 fe07 	lsr.w	lr, r1, r7
  40fbfe:	4598      	cmp	r8, r3
  40fc00:	ea40 050e 	orr.w	r5, r0, lr
  40fc04:	d220      	bcs.n	40fc48 <__b2d+0xcc>
  40fc06:	f856 3c0c 	ldr.w	r3, [r6, #-12]
  40fc0a:	fa01 f002 	lsl.w	r0, r1, r2
  40fc0e:	fa23 f207 	lsr.w	r2, r3, r7
  40fc12:	4302      	orrs	r2, r0
  40fc14:	4614      	mov	r4, r2
  40fc16:	4620      	mov	r0, r4
  40fc18:	4629      	mov	r1, r5
  40fc1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fc1e:	380b      	subs	r0, #11
  40fc20:	d109      	bne.n	40fc36 <__b2d+0xba>
  40fc22:	4601      	mov	r1, r0
  40fc24:	f047 557f 	orr.w	r5, r7, #1069547520	; 0x3fc00000
  40fc28:	460c      	mov	r4, r1
  40fc2a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  40fc2e:	4620      	mov	r0, r4
  40fc30:	4629      	mov	r1, r5
  40fc32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fc36:	fa07 f000 	lsl.w	r0, r7, r0
  40fc3a:	f040 557f 	orr.w	r5, r0, #1069547520	; 0x3fc00000
  40fc3e:	2200      	movs	r2, #0
  40fc40:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  40fc44:	4614      	mov	r4, r2
  40fc46:	e7e6      	b.n	40fc16 <__b2d+0x9a>
  40fc48:	fa01 f202 	lsl.w	r2, r1, r2
  40fc4c:	4614      	mov	r4, r2
  40fc4e:	e7e2      	b.n	40fc16 <__b2d+0x9a>

0040fc50 <__d2b>:
  40fc50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fc54:	b082      	sub	sp, #8
  40fc56:	2101      	movs	r1, #1
  40fc58:	461c      	mov	r4, r3
  40fc5a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40fc5e:	4615      	mov	r5, r2
  40fc60:	9e08      	ldr	r6, [sp, #32]
  40fc62:	f7ff fc6b 	bl	40f53c <_Balloc>
  40fc66:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40fc6a:	4680      	mov	r8, r0
  40fc6c:	b10f      	cbz	r7, 40fc72 <__d2b+0x22>
  40fc6e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40fc72:	9401      	str	r4, [sp, #4]
  40fc74:	b31d      	cbz	r5, 40fcbe <__d2b+0x6e>
  40fc76:	a802      	add	r0, sp, #8
  40fc78:	f840 5d08 	str.w	r5, [r0, #-8]!
  40fc7c:	f7ff fd3a 	bl	40f6f4 <__lo0bits>
  40fc80:	2800      	cmp	r0, #0
  40fc82:	d134      	bne.n	40fcee <__d2b+0x9e>
  40fc84:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40fc88:	f8c8 2014 	str.w	r2, [r8, #20]
  40fc8c:	2b00      	cmp	r3, #0
  40fc8e:	bf0c      	ite	eq
  40fc90:	2101      	moveq	r1, #1
  40fc92:	2102      	movne	r1, #2
  40fc94:	f8c8 3018 	str.w	r3, [r8, #24]
  40fc98:	f8c8 1010 	str.w	r1, [r8, #16]
  40fc9c:	b9df      	cbnz	r7, 40fcd6 <__d2b+0x86>
  40fc9e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40fca2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40fca6:	6030      	str	r0, [r6, #0]
  40fca8:	6918      	ldr	r0, [r3, #16]
  40fcaa:	f7ff fd03 	bl	40f6b4 <__hi0bits>
  40fcae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40fcb0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40fcb4:	6018      	str	r0, [r3, #0]
  40fcb6:	4640      	mov	r0, r8
  40fcb8:	b002      	add	sp, #8
  40fcba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fcbe:	a801      	add	r0, sp, #4
  40fcc0:	f7ff fd18 	bl	40f6f4 <__lo0bits>
  40fcc4:	9b01      	ldr	r3, [sp, #4]
  40fcc6:	f8c8 3014 	str.w	r3, [r8, #20]
  40fcca:	2101      	movs	r1, #1
  40fccc:	3020      	adds	r0, #32
  40fcce:	f8c8 1010 	str.w	r1, [r8, #16]
  40fcd2:	2f00      	cmp	r7, #0
  40fcd4:	d0e3      	beq.n	40fc9e <__d2b+0x4e>
  40fcd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40fcd8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40fcdc:	4407      	add	r7, r0
  40fcde:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40fce2:	6037      	str	r7, [r6, #0]
  40fce4:	6018      	str	r0, [r3, #0]
  40fce6:	4640      	mov	r0, r8
  40fce8:	b002      	add	sp, #8
  40fcea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fcee:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40fcf2:	f1c0 0120 	rsb	r1, r0, #32
  40fcf6:	fa03 f101 	lsl.w	r1, r3, r1
  40fcfa:	430a      	orrs	r2, r1
  40fcfc:	40c3      	lsrs	r3, r0
  40fcfe:	9301      	str	r3, [sp, #4]
  40fd00:	f8c8 2014 	str.w	r2, [r8, #20]
  40fd04:	e7c2      	b.n	40fc8c <__d2b+0x3c>
  40fd06:	bf00      	nop

0040fd08 <__ratio>:
  40fd08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40fd0c:	b083      	sub	sp, #12
  40fd0e:	460e      	mov	r6, r1
  40fd10:	4669      	mov	r1, sp
  40fd12:	4607      	mov	r7, r0
  40fd14:	f7ff ff32 	bl	40fb7c <__b2d>
  40fd18:	4604      	mov	r4, r0
  40fd1a:	460d      	mov	r5, r1
  40fd1c:	4630      	mov	r0, r6
  40fd1e:	a901      	add	r1, sp, #4
  40fd20:	f7ff ff2c 	bl	40fb7c <__b2d>
  40fd24:	4689      	mov	r9, r1
  40fd26:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40fd2a:	693a      	ldr	r2, [r7, #16]
  40fd2c:	6936      	ldr	r6, [r6, #16]
  40fd2e:	1ac9      	subs	r1, r1, r3
  40fd30:	1b96      	subs	r6, r2, r6
  40fd32:	eb01 1346 	add.w	r3, r1, r6, lsl #5
  40fd36:	2b00      	cmp	r3, #0
  40fd38:	4680      	mov	r8, r0
  40fd3a:	dd0b      	ble.n	40fd54 <__ratio+0x4c>
  40fd3c:	eb05 5103 	add.w	r1, r5, r3, lsl #20
  40fd40:	460d      	mov	r5, r1
  40fd42:	4642      	mov	r2, r8
  40fd44:	464b      	mov	r3, r9
  40fd46:	4620      	mov	r0, r4
  40fd48:	4629      	mov	r1, r5
  40fd4a:	f7f7 ff9b 	bl	407c84 <__aeabi_ddiv>
  40fd4e:	b003      	add	sp, #12
  40fd50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40fd54:	eba9 5703 	sub.w	r7, r9, r3, lsl #20
  40fd58:	46b9      	mov	r9, r7
  40fd5a:	e7f2      	b.n	40fd42 <__ratio+0x3a>

0040fd5c <__copybits>:
  40fd5c:	b470      	push	{r4, r5, r6}
  40fd5e:	6914      	ldr	r4, [r2, #16]
  40fd60:	f102 0314 	add.w	r3, r2, #20
  40fd64:	3901      	subs	r1, #1
  40fd66:	114e      	asrs	r6, r1, #5
  40fd68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  40fd6c:	3601      	adds	r6, #1
  40fd6e:	42a3      	cmp	r3, r4
  40fd70:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  40fd74:	d20c      	bcs.n	40fd90 <__copybits+0x34>
  40fd76:	1f01      	subs	r1, r0, #4
  40fd78:	f853 5b04 	ldr.w	r5, [r3], #4
  40fd7c:	f841 5f04 	str.w	r5, [r1, #4]!
  40fd80:	429c      	cmp	r4, r3
  40fd82:	d8f9      	bhi.n	40fd78 <__copybits+0x1c>
  40fd84:	1aa3      	subs	r3, r4, r2
  40fd86:	3b15      	subs	r3, #21
  40fd88:	f023 0303 	bic.w	r3, r3, #3
  40fd8c:	3304      	adds	r3, #4
  40fd8e:	4418      	add	r0, r3
  40fd90:	4286      	cmp	r6, r0
  40fd92:	d904      	bls.n	40fd9e <__copybits+0x42>
  40fd94:	2300      	movs	r3, #0
  40fd96:	f840 3b04 	str.w	r3, [r0], #4
  40fd9a:	4286      	cmp	r6, r0
  40fd9c:	d8fb      	bhi.n	40fd96 <__copybits+0x3a>
  40fd9e:	bc70      	pop	{r4, r5, r6}
  40fda0:	4770      	bx	lr
  40fda2:	bf00      	nop

0040fda4 <__any_on>:
  40fda4:	6903      	ldr	r3, [r0, #16]
  40fda6:	114a      	asrs	r2, r1, #5
  40fda8:	4293      	cmp	r3, r2
  40fdaa:	b410      	push	{r4}
  40fdac:	f100 0414 	add.w	r4, r0, #20
  40fdb0:	da0f      	bge.n	40fdd2 <__any_on+0x2e>
  40fdb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  40fdb6:	429c      	cmp	r4, r3
  40fdb8:	d21f      	bcs.n	40fdfa <__any_on+0x56>
  40fdba:	f853 0c04 	ldr.w	r0, [r3, #-4]
  40fdbe:	3b04      	subs	r3, #4
  40fdc0:	b118      	cbz	r0, 40fdca <__any_on+0x26>
  40fdc2:	e014      	b.n	40fdee <__any_on+0x4a>
  40fdc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40fdc8:	b98a      	cbnz	r2, 40fdee <__any_on+0x4a>
  40fdca:	429c      	cmp	r4, r3
  40fdcc:	d3fa      	bcc.n	40fdc4 <__any_on+0x20>
  40fdce:	bc10      	pop	{r4}
  40fdd0:	4770      	bx	lr
  40fdd2:	dd0f      	ble.n	40fdf4 <__any_on+0x50>
  40fdd4:	f011 011f 	ands.w	r1, r1, #31
  40fdd8:	d00c      	beq.n	40fdf4 <__any_on+0x50>
  40fdda:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  40fdde:	fa20 f301 	lsr.w	r3, r0, r1
  40fde2:	fa03 f101 	lsl.w	r1, r3, r1
  40fde6:	4288      	cmp	r0, r1
  40fde8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  40fdec:	d0e3      	beq.n	40fdb6 <__any_on+0x12>
  40fdee:	2001      	movs	r0, #1
  40fdf0:	bc10      	pop	{r4}
  40fdf2:	4770      	bx	lr
  40fdf4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  40fdf8:	e7dd      	b.n	40fdb6 <__any_on+0x12>
  40fdfa:	2000      	movs	r0, #0
  40fdfc:	e7e7      	b.n	40fdce <__any_on+0x2a>
  40fdfe:	bf00      	nop

0040fe00 <_realloc_r>:
  40fe00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fe04:	4617      	mov	r7, r2
  40fe06:	b083      	sub	sp, #12
  40fe08:	2900      	cmp	r1, #0
  40fe0a:	f000 80c1 	beq.w	40ff90 <_realloc_r+0x190>
  40fe0e:	460e      	mov	r6, r1
  40fe10:	4681      	mov	r9, r0
  40fe12:	f107 050b 	add.w	r5, r7, #11
  40fe16:	f7f9 f837 	bl	408e88 <__malloc_lock>
  40fe1a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40fe1e:	2d16      	cmp	r5, #22
  40fe20:	f02e 0403 	bic.w	r4, lr, #3
  40fe24:	f1a6 0808 	sub.w	r8, r6, #8
  40fe28:	d840      	bhi.n	40feac <_realloc_r+0xac>
  40fe2a:	2210      	movs	r2, #16
  40fe2c:	4615      	mov	r5, r2
  40fe2e:	42af      	cmp	r7, r5
  40fe30:	d841      	bhi.n	40feb6 <_realloc_r+0xb6>
  40fe32:	4294      	cmp	r4, r2
  40fe34:	da75      	bge.n	40ff22 <_realloc_r+0x122>
  40fe36:	4bc9      	ldr	r3, [pc, #804]	; (41015c <_realloc_r+0x35c>)
  40fe38:	6899      	ldr	r1, [r3, #8]
  40fe3a:	eb08 0004 	add.w	r0, r8, r4
  40fe3e:	4288      	cmp	r0, r1
  40fe40:	6841      	ldr	r1, [r0, #4]
  40fe42:	f000 80d9 	beq.w	40fff8 <_realloc_r+0x1f8>
  40fe46:	f021 0301 	bic.w	r3, r1, #1
  40fe4a:	4403      	add	r3, r0
  40fe4c:	685b      	ldr	r3, [r3, #4]
  40fe4e:	07db      	lsls	r3, r3, #31
  40fe50:	d57d      	bpl.n	40ff4e <_realloc_r+0x14e>
  40fe52:	f01e 0f01 	tst.w	lr, #1
  40fe56:	d035      	beq.n	40fec4 <_realloc_r+0xc4>
  40fe58:	4639      	mov	r1, r7
  40fe5a:	4648      	mov	r0, r9
  40fe5c:	f7f8 fc74 	bl	408748 <_malloc_r>
  40fe60:	4607      	mov	r7, r0
  40fe62:	b1e0      	cbz	r0, 40fe9e <_realloc_r+0x9e>
  40fe64:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40fe68:	f023 0301 	bic.w	r3, r3, #1
  40fe6c:	4443      	add	r3, r8
  40fe6e:	f1a0 0208 	sub.w	r2, r0, #8
  40fe72:	429a      	cmp	r2, r3
  40fe74:	f000 8144 	beq.w	410100 <_realloc_r+0x300>
  40fe78:	1f22      	subs	r2, r4, #4
  40fe7a:	2a24      	cmp	r2, #36	; 0x24
  40fe7c:	f200 8131 	bhi.w	4100e2 <_realloc_r+0x2e2>
  40fe80:	2a13      	cmp	r2, #19
  40fe82:	f200 8104 	bhi.w	41008e <_realloc_r+0x28e>
  40fe86:	4603      	mov	r3, r0
  40fe88:	4632      	mov	r2, r6
  40fe8a:	6811      	ldr	r1, [r2, #0]
  40fe8c:	6019      	str	r1, [r3, #0]
  40fe8e:	6851      	ldr	r1, [r2, #4]
  40fe90:	6059      	str	r1, [r3, #4]
  40fe92:	6892      	ldr	r2, [r2, #8]
  40fe94:	609a      	str	r2, [r3, #8]
  40fe96:	4631      	mov	r1, r6
  40fe98:	4648      	mov	r0, r9
  40fe9a:	f7fe fb9f 	bl	40e5dc <_free_r>
  40fe9e:	4648      	mov	r0, r9
  40fea0:	f7f8 fff4 	bl	408e8c <__malloc_unlock>
  40fea4:	4638      	mov	r0, r7
  40fea6:	b003      	add	sp, #12
  40fea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40feac:	f025 0507 	bic.w	r5, r5, #7
  40feb0:	2d00      	cmp	r5, #0
  40feb2:	462a      	mov	r2, r5
  40feb4:	dabb      	bge.n	40fe2e <_realloc_r+0x2e>
  40feb6:	230c      	movs	r3, #12
  40feb8:	2000      	movs	r0, #0
  40feba:	f8c9 3000 	str.w	r3, [r9]
  40febe:	b003      	add	sp, #12
  40fec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fec4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40fec8:	ebc3 0a08 	rsb	sl, r3, r8
  40fecc:	f8da 3004 	ldr.w	r3, [sl, #4]
  40fed0:	f023 0c03 	bic.w	ip, r3, #3
  40fed4:	eb04 030c 	add.w	r3, r4, ip
  40fed8:	4293      	cmp	r3, r2
  40feda:	dbbd      	blt.n	40fe58 <_realloc_r+0x58>
  40fedc:	4657      	mov	r7, sl
  40fede:	f8da 100c 	ldr.w	r1, [sl, #12]
  40fee2:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40fee6:	1f22      	subs	r2, r4, #4
  40fee8:	2a24      	cmp	r2, #36	; 0x24
  40feea:	60c1      	str	r1, [r0, #12]
  40feec:	6088      	str	r0, [r1, #8]
  40feee:	f200 8117 	bhi.w	410120 <_realloc_r+0x320>
  40fef2:	2a13      	cmp	r2, #19
  40fef4:	f240 8112 	bls.w	41011c <_realloc_r+0x31c>
  40fef8:	6831      	ldr	r1, [r6, #0]
  40fefa:	f8ca 1008 	str.w	r1, [sl, #8]
  40fefe:	6871      	ldr	r1, [r6, #4]
  40ff00:	f8ca 100c 	str.w	r1, [sl, #12]
  40ff04:	2a1b      	cmp	r2, #27
  40ff06:	f200 812b 	bhi.w	410160 <_realloc_r+0x360>
  40ff0a:	3608      	adds	r6, #8
  40ff0c:	f10a 0210 	add.w	r2, sl, #16
  40ff10:	6831      	ldr	r1, [r6, #0]
  40ff12:	6011      	str	r1, [r2, #0]
  40ff14:	6871      	ldr	r1, [r6, #4]
  40ff16:	6051      	str	r1, [r2, #4]
  40ff18:	68b1      	ldr	r1, [r6, #8]
  40ff1a:	6091      	str	r1, [r2, #8]
  40ff1c:	463e      	mov	r6, r7
  40ff1e:	461c      	mov	r4, r3
  40ff20:	46d0      	mov	r8, sl
  40ff22:	1b63      	subs	r3, r4, r5
  40ff24:	2b0f      	cmp	r3, #15
  40ff26:	d81d      	bhi.n	40ff64 <_realloc_r+0x164>
  40ff28:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40ff2c:	f003 0301 	and.w	r3, r3, #1
  40ff30:	4323      	orrs	r3, r4
  40ff32:	4444      	add	r4, r8
  40ff34:	f8c8 3004 	str.w	r3, [r8, #4]
  40ff38:	6863      	ldr	r3, [r4, #4]
  40ff3a:	f043 0301 	orr.w	r3, r3, #1
  40ff3e:	6063      	str	r3, [r4, #4]
  40ff40:	4648      	mov	r0, r9
  40ff42:	f7f8 ffa3 	bl	408e8c <__malloc_unlock>
  40ff46:	4630      	mov	r0, r6
  40ff48:	b003      	add	sp, #12
  40ff4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ff4e:	f021 0103 	bic.w	r1, r1, #3
  40ff52:	4421      	add	r1, r4
  40ff54:	4291      	cmp	r1, r2
  40ff56:	db21      	blt.n	40ff9c <_realloc_r+0x19c>
  40ff58:	68c3      	ldr	r3, [r0, #12]
  40ff5a:	6882      	ldr	r2, [r0, #8]
  40ff5c:	460c      	mov	r4, r1
  40ff5e:	60d3      	str	r3, [r2, #12]
  40ff60:	609a      	str	r2, [r3, #8]
  40ff62:	e7de      	b.n	40ff22 <_realloc_r+0x122>
  40ff64:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40ff68:	eb08 0105 	add.w	r1, r8, r5
  40ff6c:	f002 0201 	and.w	r2, r2, #1
  40ff70:	4315      	orrs	r5, r2
  40ff72:	f043 0201 	orr.w	r2, r3, #1
  40ff76:	440b      	add	r3, r1
  40ff78:	f8c8 5004 	str.w	r5, [r8, #4]
  40ff7c:	604a      	str	r2, [r1, #4]
  40ff7e:	685a      	ldr	r2, [r3, #4]
  40ff80:	f042 0201 	orr.w	r2, r2, #1
  40ff84:	3108      	adds	r1, #8
  40ff86:	605a      	str	r2, [r3, #4]
  40ff88:	4648      	mov	r0, r9
  40ff8a:	f7fe fb27 	bl	40e5dc <_free_r>
  40ff8e:	e7d7      	b.n	40ff40 <_realloc_r+0x140>
  40ff90:	4611      	mov	r1, r2
  40ff92:	b003      	add	sp, #12
  40ff94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ff98:	f7f8 bbd6 	b.w	408748 <_malloc_r>
  40ff9c:	f01e 0f01 	tst.w	lr, #1
  40ffa0:	f47f af5a 	bne.w	40fe58 <_realloc_r+0x58>
  40ffa4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40ffa8:	ebc3 0a08 	rsb	sl, r3, r8
  40ffac:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ffb0:	f023 0c03 	bic.w	ip, r3, #3
  40ffb4:	eb01 0e0c 	add.w	lr, r1, ip
  40ffb8:	4596      	cmp	lr, r2
  40ffba:	db8b      	blt.n	40fed4 <_realloc_r+0xd4>
  40ffbc:	68c3      	ldr	r3, [r0, #12]
  40ffbe:	6882      	ldr	r2, [r0, #8]
  40ffc0:	4657      	mov	r7, sl
  40ffc2:	60d3      	str	r3, [r2, #12]
  40ffc4:	609a      	str	r2, [r3, #8]
  40ffc6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40ffca:	f8da 300c 	ldr.w	r3, [sl, #12]
  40ffce:	60cb      	str	r3, [r1, #12]
  40ffd0:	1f22      	subs	r2, r4, #4
  40ffd2:	2a24      	cmp	r2, #36	; 0x24
  40ffd4:	6099      	str	r1, [r3, #8]
  40ffd6:	f200 8099 	bhi.w	41010c <_realloc_r+0x30c>
  40ffda:	2a13      	cmp	r2, #19
  40ffdc:	d962      	bls.n	4100a4 <_realloc_r+0x2a4>
  40ffde:	6833      	ldr	r3, [r6, #0]
  40ffe0:	f8ca 3008 	str.w	r3, [sl, #8]
  40ffe4:	6873      	ldr	r3, [r6, #4]
  40ffe6:	f8ca 300c 	str.w	r3, [sl, #12]
  40ffea:	2a1b      	cmp	r2, #27
  40ffec:	f200 80a0 	bhi.w	410130 <_realloc_r+0x330>
  40fff0:	3608      	adds	r6, #8
  40fff2:	f10a 0310 	add.w	r3, sl, #16
  40fff6:	e056      	b.n	4100a6 <_realloc_r+0x2a6>
  40fff8:	f021 0b03 	bic.w	fp, r1, #3
  40fffc:	44a3      	add	fp, r4
  40fffe:	f105 0010 	add.w	r0, r5, #16
  410002:	4583      	cmp	fp, r0
  410004:	da59      	bge.n	4100ba <_realloc_r+0x2ba>
  410006:	f01e 0f01 	tst.w	lr, #1
  41000a:	f47f af25 	bne.w	40fe58 <_realloc_r+0x58>
  41000e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  410012:	ebc1 0a08 	rsb	sl, r1, r8
  410016:	f8da 1004 	ldr.w	r1, [sl, #4]
  41001a:	f021 0c03 	bic.w	ip, r1, #3
  41001e:	44e3      	add	fp, ip
  410020:	4558      	cmp	r0, fp
  410022:	f73f af57 	bgt.w	40fed4 <_realloc_r+0xd4>
  410026:	4657      	mov	r7, sl
  410028:	f8da 100c 	ldr.w	r1, [sl, #12]
  41002c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  410030:	1f22      	subs	r2, r4, #4
  410032:	2a24      	cmp	r2, #36	; 0x24
  410034:	60c1      	str	r1, [r0, #12]
  410036:	6088      	str	r0, [r1, #8]
  410038:	f200 80b4 	bhi.w	4101a4 <_realloc_r+0x3a4>
  41003c:	2a13      	cmp	r2, #19
  41003e:	f240 80a5 	bls.w	41018c <_realloc_r+0x38c>
  410042:	6831      	ldr	r1, [r6, #0]
  410044:	f8ca 1008 	str.w	r1, [sl, #8]
  410048:	6871      	ldr	r1, [r6, #4]
  41004a:	f8ca 100c 	str.w	r1, [sl, #12]
  41004e:	2a1b      	cmp	r2, #27
  410050:	f200 80af 	bhi.w	4101b2 <_realloc_r+0x3b2>
  410054:	3608      	adds	r6, #8
  410056:	f10a 0210 	add.w	r2, sl, #16
  41005a:	6831      	ldr	r1, [r6, #0]
  41005c:	6011      	str	r1, [r2, #0]
  41005e:	6871      	ldr	r1, [r6, #4]
  410060:	6051      	str	r1, [r2, #4]
  410062:	68b1      	ldr	r1, [r6, #8]
  410064:	6091      	str	r1, [r2, #8]
  410066:	eb0a 0105 	add.w	r1, sl, r5
  41006a:	ebc5 020b 	rsb	r2, r5, fp
  41006e:	f042 0201 	orr.w	r2, r2, #1
  410072:	6099      	str	r1, [r3, #8]
  410074:	604a      	str	r2, [r1, #4]
  410076:	f8da 3004 	ldr.w	r3, [sl, #4]
  41007a:	f003 0301 	and.w	r3, r3, #1
  41007e:	431d      	orrs	r5, r3
  410080:	4648      	mov	r0, r9
  410082:	f8ca 5004 	str.w	r5, [sl, #4]
  410086:	f7f8 ff01 	bl	408e8c <__malloc_unlock>
  41008a:	4638      	mov	r0, r7
  41008c:	e75c      	b.n	40ff48 <_realloc_r+0x148>
  41008e:	6833      	ldr	r3, [r6, #0]
  410090:	6003      	str	r3, [r0, #0]
  410092:	6873      	ldr	r3, [r6, #4]
  410094:	6043      	str	r3, [r0, #4]
  410096:	2a1b      	cmp	r2, #27
  410098:	d827      	bhi.n	4100ea <_realloc_r+0x2ea>
  41009a:	f100 0308 	add.w	r3, r0, #8
  41009e:	f106 0208 	add.w	r2, r6, #8
  4100a2:	e6f2      	b.n	40fe8a <_realloc_r+0x8a>
  4100a4:	463b      	mov	r3, r7
  4100a6:	6832      	ldr	r2, [r6, #0]
  4100a8:	601a      	str	r2, [r3, #0]
  4100aa:	6872      	ldr	r2, [r6, #4]
  4100ac:	605a      	str	r2, [r3, #4]
  4100ae:	68b2      	ldr	r2, [r6, #8]
  4100b0:	609a      	str	r2, [r3, #8]
  4100b2:	463e      	mov	r6, r7
  4100b4:	4674      	mov	r4, lr
  4100b6:	46d0      	mov	r8, sl
  4100b8:	e733      	b.n	40ff22 <_realloc_r+0x122>
  4100ba:	eb08 0105 	add.w	r1, r8, r5
  4100be:	ebc5 0b0b 	rsb	fp, r5, fp
  4100c2:	f04b 0201 	orr.w	r2, fp, #1
  4100c6:	6099      	str	r1, [r3, #8]
  4100c8:	604a      	str	r2, [r1, #4]
  4100ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4100ce:	f003 0301 	and.w	r3, r3, #1
  4100d2:	431d      	orrs	r5, r3
  4100d4:	4648      	mov	r0, r9
  4100d6:	f846 5c04 	str.w	r5, [r6, #-4]
  4100da:	f7f8 fed7 	bl	408e8c <__malloc_unlock>
  4100de:	4630      	mov	r0, r6
  4100e0:	e732      	b.n	40ff48 <_realloc_r+0x148>
  4100e2:	4631      	mov	r1, r6
  4100e4:	f7ff f9c6 	bl	40f474 <memmove>
  4100e8:	e6d5      	b.n	40fe96 <_realloc_r+0x96>
  4100ea:	68b3      	ldr	r3, [r6, #8]
  4100ec:	6083      	str	r3, [r0, #8]
  4100ee:	68f3      	ldr	r3, [r6, #12]
  4100f0:	60c3      	str	r3, [r0, #12]
  4100f2:	2a24      	cmp	r2, #36	; 0x24
  4100f4:	d028      	beq.n	410148 <_realloc_r+0x348>
  4100f6:	f100 0310 	add.w	r3, r0, #16
  4100fa:	f106 0210 	add.w	r2, r6, #16
  4100fe:	e6c4      	b.n	40fe8a <_realloc_r+0x8a>
  410100:	f850 3c04 	ldr.w	r3, [r0, #-4]
  410104:	f023 0303 	bic.w	r3, r3, #3
  410108:	441c      	add	r4, r3
  41010a:	e70a      	b.n	40ff22 <_realloc_r+0x122>
  41010c:	4631      	mov	r1, r6
  41010e:	4638      	mov	r0, r7
  410110:	4674      	mov	r4, lr
  410112:	46d0      	mov	r8, sl
  410114:	f7ff f9ae 	bl	40f474 <memmove>
  410118:	463e      	mov	r6, r7
  41011a:	e702      	b.n	40ff22 <_realloc_r+0x122>
  41011c:	463a      	mov	r2, r7
  41011e:	e6f7      	b.n	40ff10 <_realloc_r+0x110>
  410120:	4631      	mov	r1, r6
  410122:	4638      	mov	r0, r7
  410124:	461c      	mov	r4, r3
  410126:	46d0      	mov	r8, sl
  410128:	f7ff f9a4 	bl	40f474 <memmove>
  41012c:	463e      	mov	r6, r7
  41012e:	e6f8      	b.n	40ff22 <_realloc_r+0x122>
  410130:	68b3      	ldr	r3, [r6, #8]
  410132:	f8ca 3010 	str.w	r3, [sl, #16]
  410136:	68f3      	ldr	r3, [r6, #12]
  410138:	f8ca 3014 	str.w	r3, [sl, #20]
  41013c:	2a24      	cmp	r2, #36	; 0x24
  41013e:	d01b      	beq.n	410178 <_realloc_r+0x378>
  410140:	3610      	adds	r6, #16
  410142:	f10a 0318 	add.w	r3, sl, #24
  410146:	e7ae      	b.n	4100a6 <_realloc_r+0x2a6>
  410148:	6933      	ldr	r3, [r6, #16]
  41014a:	6103      	str	r3, [r0, #16]
  41014c:	6973      	ldr	r3, [r6, #20]
  41014e:	6143      	str	r3, [r0, #20]
  410150:	f106 0218 	add.w	r2, r6, #24
  410154:	f100 0318 	add.w	r3, r0, #24
  410158:	e697      	b.n	40fe8a <_realloc_r+0x8a>
  41015a:	bf00      	nop
  41015c:	2000045c 	.word	0x2000045c
  410160:	68b1      	ldr	r1, [r6, #8]
  410162:	f8ca 1010 	str.w	r1, [sl, #16]
  410166:	68f1      	ldr	r1, [r6, #12]
  410168:	f8ca 1014 	str.w	r1, [sl, #20]
  41016c:	2a24      	cmp	r2, #36	; 0x24
  41016e:	d00f      	beq.n	410190 <_realloc_r+0x390>
  410170:	3610      	adds	r6, #16
  410172:	f10a 0218 	add.w	r2, sl, #24
  410176:	e6cb      	b.n	40ff10 <_realloc_r+0x110>
  410178:	6933      	ldr	r3, [r6, #16]
  41017a:	f8ca 3018 	str.w	r3, [sl, #24]
  41017e:	6973      	ldr	r3, [r6, #20]
  410180:	f8ca 301c 	str.w	r3, [sl, #28]
  410184:	3618      	adds	r6, #24
  410186:	f10a 0320 	add.w	r3, sl, #32
  41018a:	e78c      	b.n	4100a6 <_realloc_r+0x2a6>
  41018c:	463a      	mov	r2, r7
  41018e:	e764      	b.n	41005a <_realloc_r+0x25a>
  410190:	6932      	ldr	r2, [r6, #16]
  410192:	f8ca 2018 	str.w	r2, [sl, #24]
  410196:	6972      	ldr	r2, [r6, #20]
  410198:	f8ca 201c 	str.w	r2, [sl, #28]
  41019c:	3618      	adds	r6, #24
  41019e:	f10a 0220 	add.w	r2, sl, #32
  4101a2:	e6b5      	b.n	40ff10 <_realloc_r+0x110>
  4101a4:	4631      	mov	r1, r6
  4101a6:	4638      	mov	r0, r7
  4101a8:	9301      	str	r3, [sp, #4]
  4101aa:	f7ff f963 	bl	40f474 <memmove>
  4101ae:	9b01      	ldr	r3, [sp, #4]
  4101b0:	e759      	b.n	410066 <_realloc_r+0x266>
  4101b2:	68b1      	ldr	r1, [r6, #8]
  4101b4:	f8ca 1010 	str.w	r1, [sl, #16]
  4101b8:	68f1      	ldr	r1, [r6, #12]
  4101ba:	f8ca 1014 	str.w	r1, [sl, #20]
  4101be:	2a24      	cmp	r2, #36	; 0x24
  4101c0:	d003      	beq.n	4101ca <_realloc_r+0x3ca>
  4101c2:	3610      	adds	r6, #16
  4101c4:	f10a 0218 	add.w	r2, sl, #24
  4101c8:	e747      	b.n	41005a <_realloc_r+0x25a>
  4101ca:	6932      	ldr	r2, [r6, #16]
  4101cc:	f8ca 2018 	str.w	r2, [sl, #24]
  4101d0:	6972      	ldr	r2, [r6, #20]
  4101d2:	f8ca 201c 	str.w	r2, [sl, #28]
  4101d6:	3618      	adds	r6, #24
  4101d8:	f10a 0220 	add.w	r2, sl, #32
  4101dc:	e73d      	b.n	41005a <_realloc_r+0x25a>
  4101de:	bf00      	nop

004101e0 <nanf>:
  4101e0:	4800      	ldr	r0, [pc, #0]	; (4101e4 <nanf+0x4>)
  4101e2:	4770      	bx	lr
  4101e4:	7fc00000 	.word	0x7fc00000

004101e8 <__sread>:
  4101e8:	b510      	push	{r4, lr}
  4101ea:	460c      	mov	r4, r1
  4101ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4101f0:	f000 fa74 	bl	4106dc <_read_r>
  4101f4:	2800      	cmp	r0, #0
  4101f6:	db03      	blt.n	410200 <__sread+0x18>
  4101f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4101fa:	4403      	add	r3, r0
  4101fc:	6523      	str	r3, [r4, #80]	; 0x50
  4101fe:	bd10      	pop	{r4, pc}
  410200:	89a3      	ldrh	r3, [r4, #12]
  410202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  410206:	81a3      	strh	r3, [r4, #12]
  410208:	bd10      	pop	{r4, pc}
  41020a:	bf00      	nop

0041020c <__swrite>:
  41020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410210:	4616      	mov	r6, r2
  410212:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  410216:	461f      	mov	r7, r3
  410218:	05d3      	lsls	r3, r2, #23
  41021a:	460c      	mov	r4, r1
  41021c:	4605      	mov	r5, r0
  41021e:	d507      	bpl.n	410230 <__swrite+0x24>
  410220:	2200      	movs	r2, #0
  410222:	2302      	movs	r3, #2
  410224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  410228:	f000 fa42 	bl	4106b0 <_lseek_r>
  41022c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  410230:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  410234:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  410238:	81a2      	strh	r2, [r4, #12]
  41023a:	463b      	mov	r3, r7
  41023c:	4632      	mov	r2, r6
  41023e:	4628      	mov	r0, r5
  410240:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  410244:	f000 b922 	b.w	41048c <_write_r>

00410248 <__sseek>:
  410248:	b510      	push	{r4, lr}
  41024a:	460c      	mov	r4, r1
  41024c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  410250:	f000 fa2e 	bl	4106b0 <_lseek_r>
  410254:	89a3      	ldrh	r3, [r4, #12]
  410256:	1c42      	adds	r2, r0, #1
  410258:	bf0e      	itee	eq
  41025a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  41025e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  410262:	6520      	strne	r0, [r4, #80]	; 0x50
  410264:	81a3      	strh	r3, [r4, #12]
  410266:	bd10      	pop	{r4, pc}

00410268 <__sclose>:
  410268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  41026c:	f000 b9a6 	b.w	4105bc <_close_r>

00410270 <__ssprint_r>:
  410270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410274:	6893      	ldr	r3, [r2, #8]
  410276:	b083      	sub	sp, #12
  410278:	4690      	mov	r8, r2
  41027a:	2b00      	cmp	r3, #0
  41027c:	d072      	beq.n	410364 <__ssprint_r+0xf4>
  41027e:	4683      	mov	fp, r0
  410280:	f04f 0900 	mov.w	r9, #0
  410284:	6816      	ldr	r6, [r2, #0]
  410286:	6808      	ldr	r0, [r1, #0]
  410288:	688b      	ldr	r3, [r1, #8]
  41028a:	460d      	mov	r5, r1
  41028c:	464c      	mov	r4, r9
  41028e:	2c00      	cmp	r4, #0
  410290:	d045      	beq.n	41031e <__ssprint_r+0xae>
  410292:	429c      	cmp	r4, r3
  410294:	461f      	mov	r7, r3
  410296:	469a      	mov	sl, r3
  410298:	d346      	bcc.n	410328 <__ssprint_r+0xb8>
  41029a:	89ab      	ldrh	r3, [r5, #12]
  41029c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4102a0:	d02d      	beq.n	4102fe <__ssprint_r+0x8e>
  4102a2:	696f      	ldr	r7, [r5, #20]
  4102a4:	6929      	ldr	r1, [r5, #16]
  4102a6:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4102aa:	ebc1 0a00 	rsb	sl, r1, r0
  4102ae:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4102b2:	1c60      	adds	r0, r4, #1
  4102b4:	107f      	asrs	r7, r7, #1
  4102b6:	4450      	add	r0, sl
  4102b8:	42b8      	cmp	r0, r7
  4102ba:	463a      	mov	r2, r7
  4102bc:	bf84      	itt	hi
  4102be:	4607      	movhi	r7, r0
  4102c0:	463a      	movhi	r2, r7
  4102c2:	055b      	lsls	r3, r3, #21
  4102c4:	d533      	bpl.n	41032e <__ssprint_r+0xbe>
  4102c6:	4611      	mov	r1, r2
  4102c8:	4658      	mov	r0, fp
  4102ca:	f7f8 fa3d 	bl	408748 <_malloc_r>
  4102ce:	2800      	cmp	r0, #0
  4102d0:	d037      	beq.n	410342 <__ssprint_r+0xd2>
  4102d2:	4652      	mov	r2, sl
  4102d4:	6929      	ldr	r1, [r5, #16]
  4102d6:	9001      	str	r0, [sp, #4]
  4102d8:	f7f8 fcee 	bl	408cb8 <memcpy>
  4102dc:	89aa      	ldrh	r2, [r5, #12]
  4102de:	9b01      	ldr	r3, [sp, #4]
  4102e0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4102e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4102e8:	81aa      	strh	r2, [r5, #12]
  4102ea:	ebca 0207 	rsb	r2, sl, r7
  4102ee:	eb03 000a 	add.w	r0, r3, sl
  4102f2:	616f      	str	r7, [r5, #20]
  4102f4:	612b      	str	r3, [r5, #16]
  4102f6:	6028      	str	r0, [r5, #0]
  4102f8:	60aa      	str	r2, [r5, #8]
  4102fa:	4627      	mov	r7, r4
  4102fc:	46a2      	mov	sl, r4
  4102fe:	4652      	mov	r2, sl
  410300:	4649      	mov	r1, r9
  410302:	f7ff f8b7 	bl	40f474 <memmove>
  410306:	f8d8 2008 	ldr.w	r2, [r8, #8]
  41030a:	68ab      	ldr	r3, [r5, #8]
  41030c:	6828      	ldr	r0, [r5, #0]
  41030e:	1bdb      	subs	r3, r3, r7
  410310:	4450      	add	r0, sl
  410312:	1b14      	subs	r4, r2, r4
  410314:	60ab      	str	r3, [r5, #8]
  410316:	6028      	str	r0, [r5, #0]
  410318:	f8c8 4008 	str.w	r4, [r8, #8]
  41031c:	b314      	cbz	r4, 410364 <__ssprint_r+0xf4>
  41031e:	f8d6 9000 	ldr.w	r9, [r6]
  410322:	6874      	ldr	r4, [r6, #4]
  410324:	3608      	adds	r6, #8
  410326:	e7b2      	b.n	41028e <__ssprint_r+0x1e>
  410328:	4627      	mov	r7, r4
  41032a:	46a2      	mov	sl, r4
  41032c:	e7e7      	b.n	4102fe <__ssprint_r+0x8e>
  41032e:	4658      	mov	r0, fp
  410330:	f7ff fd66 	bl	40fe00 <_realloc_r>
  410334:	4603      	mov	r3, r0
  410336:	2800      	cmp	r0, #0
  410338:	d1d7      	bne.n	4102ea <__ssprint_r+0x7a>
  41033a:	6929      	ldr	r1, [r5, #16]
  41033c:	4658      	mov	r0, fp
  41033e:	f7fe f94d 	bl	40e5dc <_free_r>
  410342:	230c      	movs	r3, #12
  410344:	f8cb 3000 	str.w	r3, [fp]
  410348:	89ab      	ldrh	r3, [r5, #12]
  41034a:	2200      	movs	r2, #0
  41034c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410350:	f04f 30ff 	mov.w	r0, #4294967295
  410354:	81ab      	strh	r3, [r5, #12]
  410356:	f8c8 2008 	str.w	r2, [r8, #8]
  41035a:	f8c8 2004 	str.w	r2, [r8, #4]
  41035e:	b003      	add	sp, #12
  410360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410364:	2000      	movs	r0, #0
  410366:	f8c8 0004 	str.w	r0, [r8, #4]
  41036a:	b003      	add	sp, #12
  41036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00410370 <__swbuf_r>:
  410370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  410372:	460e      	mov	r6, r1
  410374:	4614      	mov	r4, r2
  410376:	4607      	mov	r7, r0
  410378:	b110      	cbz	r0, 410380 <__swbuf_r+0x10>
  41037a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  41037c:	2b00      	cmp	r3, #0
  41037e:	d04a      	beq.n	410416 <__swbuf_r+0xa6>
  410380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  410384:	69a3      	ldr	r3, [r4, #24]
  410386:	60a3      	str	r3, [r4, #8]
  410388:	b291      	uxth	r1, r2
  41038a:	0708      	lsls	r0, r1, #28
  41038c:	d538      	bpl.n	410400 <__swbuf_r+0x90>
  41038e:	6923      	ldr	r3, [r4, #16]
  410390:	2b00      	cmp	r3, #0
  410392:	d035      	beq.n	410400 <__swbuf_r+0x90>
  410394:	0489      	lsls	r1, r1, #18
  410396:	b2f5      	uxtb	r5, r6
  410398:	d515      	bpl.n	4103c6 <__swbuf_r+0x56>
  41039a:	6822      	ldr	r2, [r4, #0]
  41039c:	6961      	ldr	r1, [r4, #20]
  41039e:	1ad3      	subs	r3, r2, r3
  4103a0:	428b      	cmp	r3, r1
  4103a2:	da1c      	bge.n	4103de <__swbuf_r+0x6e>
  4103a4:	3301      	adds	r3, #1
  4103a6:	68a1      	ldr	r1, [r4, #8]
  4103a8:	1c50      	adds	r0, r2, #1
  4103aa:	3901      	subs	r1, #1
  4103ac:	60a1      	str	r1, [r4, #8]
  4103ae:	6020      	str	r0, [r4, #0]
  4103b0:	7016      	strb	r6, [r2, #0]
  4103b2:	6962      	ldr	r2, [r4, #20]
  4103b4:	429a      	cmp	r2, r3
  4103b6:	d01a      	beq.n	4103ee <__swbuf_r+0x7e>
  4103b8:	89a3      	ldrh	r3, [r4, #12]
  4103ba:	07db      	lsls	r3, r3, #31
  4103bc:	d501      	bpl.n	4103c2 <__swbuf_r+0x52>
  4103be:	2d0a      	cmp	r5, #10
  4103c0:	d015      	beq.n	4103ee <__swbuf_r+0x7e>
  4103c2:	4628      	mov	r0, r5
  4103c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4103c6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4103c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4103cc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4103d0:	81a2      	strh	r2, [r4, #12]
  4103d2:	6822      	ldr	r2, [r4, #0]
  4103d4:	6661      	str	r1, [r4, #100]	; 0x64
  4103d6:	6961      	ldr	r1, [r4, #20]
  4103d8:	1ad3      	subs	r3, r2, r3
  4103da:	428b      	cmp	r3, r1
  4103dc:	dbe2      	blt.n	4103a4 <__swbuf_r+0x34>
  4103de:	4621      	mov	r1, r4
  4103e0:	4638      	mov	r0, r7
  4103e2:	f7fd ff9d 	bl	40e320 <_fflush_r>
  4103e6:	b940      	cbnz	r0, 4103fa <__swbuf_r+0x8a>
  4103e8:	6822      	ldr	r2, [r4, #0]
  4103ea:	2301      	movs	r3, #1
  4103ec:	e7db      	b.n	4103a6 <__swbuf_r+0x36>
  4103ee:	4621      	mov	r1, r4
  4103f0:	4638      	mov	r0, r7
  4103f2:	f7fd ff95 	bl	40e320 <_fflush_r>
  4103f6:	2800      	cmp	r0, #0
  4103f8:	d0e3      	beq.n	4103c2 <__swbuf_r+0x52>
  4103fa:	f04f 30ff 	mov.w	r0, #4294967295
  4103fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  410400:	4621      	mov	r1, r4
  410402:	4638      	mov	r0, r7
  410404:	f7fc feb4 	bl	40d170 <__swsetup_r>
  410408:	2800      	cmp	r0, #0
  41040a:	d1f6      	bne.n	4103fa <__swbuf_r+0x8a>
  41040c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  410410:	6923      	ldr	r3, [r4, #16]
  410412:	b291      	uxth	r1, r2
  410414:	e7be      	b.n	410394 <__swbuf_r+0x24>
  410416:	f7fe f817 	bl	40e448 <__sinit>
  41041a:	e7b1      	b.n	410380 <__swbuf_r+0x10>

0041041c <_wcrtomb_r>:
  41041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410420:	4605      	mov	r5, r0
  410422:	b086      	sub	sp, #24
  410424:	461e      	mov	r6, r3
  410426:	460c      	mov	r4, r1
  410428:	b1a1      	cbz	r1, 410454 <_wcrtomb_r+0x38>
  41042a:	4b10      	ldr	r3, [pc, #64]	; (41046c <_wcrtomb_r+0x50>)
  41042c:	4617      	mov	r7, r2
  41042e:	f8d3 8000 	ldr.w	r8, [r3]
  410432:	f7fe ff1b 	bl	40f26c <__locale_charset>
  410436:	9600      	str	r6, [sp, #0]
  410438:	4603      	mov	r3, r0
  41043a:	463a      	mov	r2, r7
  41043c:	4621      	mov	r1, r4
  41043e:	4628      	mov	r0, r5
  410440:	47c0      	blx	r8
  410442:	1c43      	adds	r3, r0, #1
  410444:	d103      	bne.n	41044e <_wcrtomb_r+0x32>
  410446:	2200      	movs	r2, #0
  410448:	238a      	movs	r3, #138	; 0x8a
  41044a:	6032      	str	r2, [r6, #0]
  41044c:	602b      	str	r3, [r5, #0]
  41044e:	b006      	add	sp, #24
  410450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410454:	4b05      	ldr	r3, [pc, #20]	; (41046c <_wcrtomb_r+0x50>)
  410456:	681f      	ldr	r7, [r3, #0]
  410458:	f7fe ff08 	bl	40f26c <__locale_charset>
  41045c:	9600      	str	r6, [sp, #0]
  41045e:	4603      	mov	r3, r0
  410460:	4622      	mov	r2, r4
  410462:	a903      	add	r1, sp, #12
  410464:	4628      	mov	r0, r5
  410466:	47b8      	blx	r7
  410468:	e7eb      	b.n	410442 <_wcrtomb_r+0x26>
  41046a:	bf00      	nop
  41046c:	200008cc 	.word	0x200008cc

00410470 <__ascii_wctomb>:
  410470:	b121      	cbz	r1, 41047c <__ascii_wctomb+0xc>
  410472:	2aff      	cmp	r2, #255	; 0xff
  410474:	d804      	bhi.n	410480 <__ascii_wctomb+0x10>
  410476:	700a      	strb	r2, [r1, #0]
  410478:	2001      	movs	r0, #1
  41047a:	4770      	bx	lr
  41047c:	4608      	mov	r0, r1
  41047e:	4770      	bx	lr
  410480:	238a      	movs	r3, #138	; 0x8a
  410482:	6003      	str	r3, [r0, #0]
  410484:	f04f 30ff 	mov.w	r0, #4294967295
  410488:	4770      	bx	lr
  41048a:	bf00      	nop

0041048c <_write_r>:
  41048c:	b570      	push	{r4, r5, r6, lr}
  41048e:	460d      	mov	r5, r1
  410490:	4c08      	ldr	r4, [pc, #32]	; (4104b4 <_write_r+0x28>)
  410492:	4611      	mov	r1, r2
  410494:	4606      	mov	r6, r0
  410496:	461a      	mov	r2, r3
  410498:	4628      	mov	r0, r5
  41049a:	2300      	movs	r3, #0
  41049c:	6023      	str	r3, [r4, #0]
  41049e:	f7f4 fc15 	bl	404ccc <_write>
  4104a2:	1c43      	adds	r3, r0, #1
  4104a4:	d000      	beq.n	4104a8 <_write_r+0x1c>
  4104a6:	bd70      	pop	{r4, r5, r6, pc}
  4104a8:	6823      	ldr	r3, [r4, #0]
  4104aa:	2b00      	cmp	r3, #0
  4104ac:	d0fb      	beq.n	4104a6 <_write_r+0x1a>
  4104ae:	6033      	str	r3, [r6, #0]
  4104b0:	bd70      	pop	{r4, r5, r6, pc}
  4104b2:	bf00      	nop
  4104b4:	2000bf08 	.word	0x2000bf08

004104b8 <__register_exitproc>:
  4104b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4104bc:	4c25      	ldr	r4, [pc, #148]	; (410554 <__register_exitproc+0x9c>)
  4104be:	6825      	ldr	r5, [r4, #0]
  4104c0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4104c4:	4606      	mov	r6, r0
  4104c6:	4688      	mov	r8, r1
  4104c8:	4692      	mov	sl, r2
  4104ca:	4699      	mov	r9, r3
  4104cc:	b3c4      	cbz	r4, 410540 <__register_exitproc+0x88>
  4104ce:	6860      	ldr	r0, [r4, #4]
  4104d0:	281f      	cmp	r0, #31
  4104d2:	dc17      	bgt.n	410504 <__register_exitproc+0x4c>
  4104d4:	1c43      	adds	r3, r0, #1
  4104d6:	b176      	cbz	r6, 4104f6 <__register_exitproc+0x3e>
  4104d8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4104dc:	2201      	movs	r2, #1
  4104de:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4104e2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4104e6:	4082      	lsls	r2, r0
  4104e8:	4311      	orrs	r1, r2
  4104ea:	2e02      	cmp	r6, #2
  4104ec:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4104f0:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4104f4:	d01e      	beq.n	410534 <__register_exitproc+0x7c>
  4104f6:	3002      	adds	r0, #2
  4104f8:	6063      	str	r3, [r4, #4]
  4104fa:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4104fe:	2000      	movs	r0, #0
  410500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410504:	4b14      	ldr	r3, [pc, #80]	; (410558 <__register_exitproc+0xa0>)
  410506:	b303      	cbz	r3, 41054a <__register_exitproc+0x92>
  410508:	f44f 70c8 	mov.w	r0, #400	; 0x190
  41050c:	f7f8 f90c 	bl	408728 <malloc>
  410510:	4604      	mov	r4, r0
  410512:	b1d0      	cbz	r0, 41054a <__register_exitproc+0x92>
  410514:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  410518:	2700      	movs	r7, #0
  41051a:	e880 0088 	stmia.w	r0, {r3, r7}
  41051e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  410522:	4638      	mov	r0, r7
  410524:	2301      	movs	r3, #1
  410526:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  41052a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  41052e:	2e00      	cmp	r6, #0
  410530:	d0e1      	beq.n	4104f6 <__register_exitproc+0x3e>
  410532:	e7d1      	b.n	4104d8 <__register_exitproc+0x20>
  410534:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  410538:	430a      	orrs	r2, r1
  41053a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  41053e:	e7da      	b.n	4104f6 <__register_exitproc+0x3e>
  410540:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  410544:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  410548:	e7c1      	b.n	4104ce <__register_exitproc+0x16>
  41054a:	f04f 30ff 	mov.w	r0, #4294967295
  41054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410552:	bf00      	nop
  410554:	004128d8 	.word	0x004128d8
  410558:	00408729 	.word	0x00408729

0041055c <_calloc_r>:
  41055c:	b510      	push	{r4, lr}
  41055e:	fb02 f101 	mul.w	r1, r2, r1
  410562:	f7f8 f8f1 	bl	408748 <_malloc_r>
  410566:	4604      	mov	r4, r0
  410568:	b1d8      	cbz	r0, 4105a2 <_calloc_r+0x46>
  41056a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  41056e:	f022 0203 	bic.w	r2, r2, #3
  410572:	3a04      	subs	r2, #4
  410574:	2a24      	cmp	r2, #36	; 0x24
  410576:	d818      	bhi.n	4105aa <_calloc_r+0x4e>
  410578:	2a13      	cmp	r2, #19
  41057a:	d914      	bls.n	4105a6 <_calloc_r+0x4a>
  41057c:	2300      	movs	r3, #0
  41057e:	2a1b      	cmp	r2, #27
  410580:	6003      	str	r3, [r0, #0]
  410582:	6043      	str	r3, [r0, #4]
  410584:	d916      	bls.n	4105b4 <_calloc_r+0x58>
  410586:	2a24      	cmp	r2, #36	; 0x24
  410588:	6083      	str	r3, [r0, #8]
  41058a:	60c3      	str	r3, [r0, #12]
  41058c:	bf11      	iteee	ne
  41058e:	f100 0210 	addne.w	r2, r0, #16
  410592:	6103      	streq	r3, [r0, #16]
  410594:	6143      	streq	r3, [r0, #20]
  410596:	f100 0218 	addeq.w	r2, r0, #24
  41059a:	2300      	movs	r3, #0
  41059c:	6013      	str	r3, [r2, #0]
  41059e:	6053      	str	r3, [r2, #4]
  4105a0:	6093      	str	r3, [r2, #8]
  4105a2:	4620      	mov	r0, r4
  4105a4:	bd10      	pop	{r4, pc}
  4105a6:	4602      	mov	r2, r0
  4105a8:	e7f7      	b.n	41059a <_calloc_r+0x3e>
  4105aa:	2100      	movs	r1, #0
  4105ac:	f7f8 fc1e 	bl	408dec <memset>
  4105b0:	4620      	mov	r0, r4
  4105b2:	bd10      	pop	{r4, pc}
  4105b4:	f100 0208 	add.w	r2, r0, #8
  4105b8:	e7ef      	b.n	41059a <_calloc_r+0x3e>
  4105ba:	bf00      	nop

004105bc <_close_r>:
  4105bc:	b538      	push	{r3, r4, r5, lr}
  4105be:	4c07      	ldr	r4, [pc, #28]	; (4105dc <_close_r+0x20>)
  4105c0:	2300      	movs	r3, #0
  4105c2:	4605      	mov	r5, r0
  4105c4:	4608      	mov	r0, r1
  4105c6:	6023      	str	r3, [r4, #0]
  4105c8:	f7f5 f958 	bl	40587c <_close>
  4105cc:	1c43      	adds	r3, r0, #1
  4105ce:	d000      	beq.n	4105d2 <_close_r+0x16>
  4105d0:	bd38      	pop	{r3, r4, r5, pc}
  4105d2:	6823      	ldr	r3, [r4, #0]
  4105d4:	2b00      	cmp	r3, #0
  4105d6:	d0fb      	beq.n	4105d0 <_close_r+0x14>
  4105d8:	602b      	str	r3, [r5, #0]
  4105da:	bd38      	pop	{r3, r4, r5, pc}
  4105dc:	2000bf08 	.word	0x2000bf08

004105e0 <_fclose_r>:
  4105e0:	2900      	cmp	r1, #0
  4105e2:	d03d      	beq.n	410660 <_fclose_r+0x80>
  4105e4:	b570      	push	{r4, r5, r6, lr}
  4105e6:	4605      	mov	r5, r0
  4105e8:	460c      	mov	r4, r1
  4105ea:	b108      	cbz	r0, 4105f0 <_fclose_r+0x10>
  4105ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4105ee:	b37b      	cbz	r3, 410650 <_fclose_r+0x70>
  4105f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4105f4:	b90b      	cbnz	r3, 4105fa <_fclose_r+0x1a>
  4105f6:	2000      	movs	r0, #0
  4105f8:	bd70      	pop	{r4, r5, r6, pc}
  4105fa:	4621      	mov	r1, r4
  4105fc:	4628      	mov	r0, r5
  4105fe:	f7fd fdeb 	bl	40e1d8 <__sflush_r>
  410602:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  410604:	4606      	mov	r6, r0
  410606:	b133      	cbz	r3, 410616 <_fclose_r+0x36>
  410608:	69e1      	ldr	r1, [r4, #28]
  41060a:	4628      	mov	r0, r5
  41060c:	4798      	blx	r3
  41060e:	2800      	cmp	r0, #0
  410610:	bfb8      	it	lt
  410612:	f04f 36ff 	movlt.w	r6, #4294967295
  410616:	89a3      	ldrh	r3, [r4, #12]
  410618:	061b      	lsls	r3, r3, #24
  41061a:	d41c      	bmi.n	410656 <_fclose_r+0x76>
  41061c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  41061e:	b141      	cbz	r1, 410632 <_fclose_r+0x52>
  410620:	f104 0340 	add.w	r3, r4, #64	; 0x40
  410624:	4299      	cmp	r1, r3
  410626:	d002      	beq.n	41062e <_fclose_r+0x4e>
  410628:	4628      	mov	r0, r5
  41062a:	f7fd ffd7 	bl	40e5dc <_free_r>
  41062e:	2300      	movs	r3, #0
  410630:	6323      	str	r3, [r4, #48]	; 0x30
  410632:	6c61      	ldr	r1, [r4, #68]	; 0x44
  410634:	b121      	cbz	r1, 410640 <_fclose_r+0x60>
  410636:	4628      	mov	r0, r5
  410638:	f7fd ffd0 	bl	40e5dc <_free_r>
  41063c:	2300      	movs	r3, #0
  41063e:	6463      	str	r3, [r4, #68]	; 0x44
  410640:	f7fd ff08 	bl	40e454 <__sfp_lock_acquire>
  410644:	2300      	movs	r3, #0
  410646:	81a3      	strh	r3, [r4, #12]
  410648:	f7fd ff06 	bl	40e458 <__sfp_lock_release>
  41064c:	4630      	mov	r0, r6
  41064e:	bd70      	pop	{r4, r5, r6, pc}
  410650:	f7fd fefa 	bl	40e448 <__sinit>
  410654:	e7cc      	b.n	4105f0 <_fclose_r+0x10>
  410656:	6921      	ldr	r1, [r4, #16]
  410658:	4628      	mov	r0, r5
  41065a:	f7fd ffbf 	bl	40e5dc <_free_r>
  41065e:	e7dd      	b.n	41061c <_fclose_r+0x3c>
  410660:	2000      	movs	r0, #0
  410662:	4770      	bx	lr

00410664 <_fstat_r>:
  410664:	b538      	push	{r3, r4, r5, lr}
  410666:	460b      	mov	r3, r1
  410668:	4c07      	ldr	r4, [pc, #28]	; (410688 <_fstat_r+0x24>)
  41066a:	4605      	mov	r5, r0
  41066c:	4611      	mov	r1, r2
  41066e:	4618      	mov	r0, r3
  410670:	2300      	movs	r3, #0
  410672:	6023      	str	r3, [r4, #0]
  410674:	f7f5 f906 	bl	405884 <_fstat>
  410678:	1c43      	adds	r3, r0, #1
  41067a:	d000      	beq.n	41067e <_fstat_r+0x1a>
  41067c:	bd38      	pop	{r3, r4, r5, pc}
  41067e:	6823      	ldr	r3, [r4, #0]
  410680:	2b00      	cmp	r3, #0
  410682:	d0fb      	beq.n	41067c <_fstat_r+0x18>
  410684:	602b      	str	r3, [r5, #0]
  410686:	bd38      	pop	{r3, r4, r5, pc}
  410688:	2000bf08 	.word	0x2000bf08

0041068c <_isatty_r>:
  41068c:	b538      	push	{r3, r4, r5, lr}
  41068e:	4c07      	ldr	r4, [pc, #28]	; (4106ac <_isatty_r+0x20>)
  410690:	2300      	movs	r3, #0
  410692:	4605      	mov	r5, r0
  410694:	4608      	mov	r0, r1
  410696:	6023      	str	r3, [r4, #0]
  410698:	f7f5 f8fa 	bl	405890 <_isatty>
  41069c:	1c43      	adds	r3, r0, #1
  41069e:	d000      	beq.n	4106a2 <_isatty_r+0x16>
  4106a0:	bd38      	pop	{r3, r4, r5, pc}
  4106a2:	6823      	ldr	r3, [r4, #0]
  4106a4:	2b00      	cmp	r3, #0
  4106a6:	d0fb      	beq.n	4106a0 <_isatty_r+0x14>
  4106a8:	602b      	str	r3, [r5, #0]
  4106aa:	bd38      	pop	{r3, r4, r5, pc}
  4106ac:	2000bf08 	.word	0x2000bf08

004106b0 <_lseek_r>:
  4106b0:	b570      	push	{r4, r5, r6, lr}
  4106b2:	460d      	mov	r5, r1
  4106b4:	4c08      	ldr	r4, [pc, #32]	; (4106d8 <_lseek_r+0x28>)
  4106b6:	4611      	mov	r1, r2
  4106b8:	4606      	mov	r6, r0
  4106ba:	461a      	mov	r2, r3
  4106bc:	4628      	mov	r0, r5
  4106be:	2300      	movs	r3, #0
  4106c0:	6023      	str	r3, [r4, #0]
  4106c2:	f7f5 f8e7 	bl	405894 <_lseek>
  4106c6:	1c43      	adds	r3, r0, #1
  4106c8:	d000      	beq.n	4106cc <_lseek_r+0x1c>
  4106ca:	bd70      	pop	{r4, r5, r6, pc}
  4106cc:	6823      	ldr	r3, [r4, #0]
  4106ce:	2b00      	cmp	r3, #0
  4106d0:	d0fb      	beq.n	4106ca <_lseek_r+0x1a>
  4106d2:	6033      	str	r3, [r6, #0]
  4106d4:	bd70      	pop	{r4, r5, r6, pc}
  4106d6:	bf00      	nop
  4106d8:	2000bf08 	.word	0x2000bf08

004106dc <_read_r>:
  4106dc:	b570      	push	{r4, r5, r6, lr}
  4106de:	460d      	mov	r5, r1
  4106e0:	4c08      	ldr	r4, [pc, #32]	; (410704 <_read_r+0x28>)
  4106e2:	4611      	mov	r1, r2
  4106e4:	4606      	mov	r6, r0
  4106e6:	461a      	mov	r2, r3
  4106e8:	4628      	mov	r0, r5
  4106ea:	2300      	movs	r3, #0
  4106ec:	6023      	str	r3, [r4, #0]
  4106ee:	f7f4 fa45 	bl	404b7c <_read>
  4106f2:	1c43      	adds	r3, r0, #1
  4106f4:	d000      	beq.n	4106f8 <_read_r+0x1c>
  4106f6:	bd70      	pop	{r4, r5, r6, pc}
  4106f8:	6823      	ldr	r3, [r4, #0]
  4106fa:	2b00      	cmp	r3, #0
  4106fc:	d0fb      	beq.n	4106f6 <_read_r+0x1a>
  4106fe:	6033      	str	r3, [r6, #0]
  410700:	bd70      	pop	{r4, r5, r6, pc}
  410702:	bf00      	nop
  410704:	2000bf08 	.word	0x2000bf08

00410708 <__aeabi_d2iz>:
  410708:	ea4f 0241 	mov.w	r2, r1, lsl #1
  41070c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  410710:	d215      	bcs.n	41073e <__aeabi_d2iz+0x36>
  410712:	d511      	bpl.n	410738 <__aeabi_d2iz+0x30>
  410714:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  410718:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  41071c:	d912      	bls.n	410744 <__aeabi_d2iz+0x3c>
  41071e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  410722:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  410726:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  41072a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  41072e:	fa23 f002 	lsr.w	r0, r3, r2
  410732:	bf18      	it	ne
  410734:	4240      	negne	r0, r0
  410736:	4770      	bx	lr
  410738:	f04f 0000 	mov.w	r0, #0
  41073c:	4770      	bx	lr
  41073e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  410742:	d105      	bne.n	410750 <__aeabi_d2iz+0x48>
  410744:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  410748:	bf08      	it	eq
  41074a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  41074e:	4770      	bx	lr
  410750:	f04f 0000 	mov.w	r0, #0
  410754:	4770      	bx	lr
  410756:	bf00      	nop

00410758 <__aeabi_uldivmod>:
  410758:	b953      	cbnz	r3, 410770 <__aeabi_uldivmod+0x18>
  41075a:	b94a      	cbnz	r2, 410770 <__aeabi_uldivmod+0x18>
  41075c:	2900      	cmp	r1, #0
  41075e:	bf08      	it	eq
  410760:	2800      	cmpeq	r0, #0
  410762:	bf1c      	itt	ne
  410764:	f04f 31ff 	movne.w	r1, #4294967295
  410768:	f04f 30ff 	movne.w	r0, #4294967295
  41076c:	f000 b97e 	b.w	410a6c <__aeabi_idiv0>
  410770:	f1ad 0c08 	sub.w	ip, sp, #8
  410774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  410778:	f000 f806 	bl	410788 <__udivmoddi4>
  41077c:	f8dd e004 	ldr.w	lr, [sp, #4]
  410780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  410784:	b004      	add	sp, #16
  410786:	4770      	bx	lr

00410788 <__udivmoddi4>:
  410788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  41078c:	468c      	mov	ip, r1
  41078e:	460e      	mov	r6, r1
  410790:	4604      	mov	r4, r0
  410792:	9d08      	ldr	r5, [sp, #32]
  410794:	2b00      	cmp	r3, #0
  410796:	d150      	bne.n	41083a <__udivmoddi4+0xb2>
  410798:	428a      	cmp	r2, r1
  41079a:	4617      	mov	r7, r2
  41079c:	d96c      	bls.n	410878 <__udivmoddi4+0xf0>
  41079e:	fab2 fe82 	clz	lr, r2
  4107a2:	f1be 0f00 	cmp.w	lr, #0
  4107a6:	d00b      	beq.n	4107c0 <__udivmoddi4+0x38>
  4107a8:	f1ce 0420 	rsb	r4, lr, #32
  4107ac:	fa20 f404 	lsr.w	r4, r0, r4
  4107b0:	fa01 f60e 	lsl.w	r6, r1, lr
  4107b4:	ea44 0c06 	orr.w	ip, r4, r6
  4107b8:	fa02 f70e 	lsl.w	r7, r2, lr
  4107bc:	fa00 f40e 	lsl.w	r4, r0, lr
  4107c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4107c4:	0c22      	lsrs	r2, r4, #16
  4107c6:	fbbc f0f9 	udiv	r0, ip, r9
  4107ca:	fa1f f887 	uxth.w	r8, r7
  4107ce:	fb09 c610 	mls	r6, r9, r0, ip
  4107d2:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4107d6:	fb00 f308 	mul.w	r3, r0, r8
  4107da:	42b3      	cmp	r3, r6
  4107dc:	d909      	bls.n	4107f2 <__udivmoddi4+0x6a>
  4107de:	19f6      	adds	r6, r6, r7
  4107e0:	f100 32ff 	add.w	r2, r0, #4294967295
  4107e4:	f080 8122 	bcs.w	410a2c <__udivmoddi4+0x2a4>
  4107e8:	42b3      	cmp	r3, r6
  4107ea:	f240 811f 	bls.w	410a2c <__udivmoddi4+0x2a4>
  4107ee:	3802      	subs	r0, #2
  4107f0:	443e      	add	r6, r7
  4107f2:	1af6      	subs	r6, r6, r3
  4107f4:	b2a2      	uxth	r2, r4
  4107f6:	fbb6 f3f9 	udiv	r3, r6, r9
  4107fa:	fb09 6613 	mls	r6, r9, r3, r6
  4107fe:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  410802:	fb03 f808 	mul.w	r8, r3, r8
  410806:	45a0      	cmp	r8, r4
  410808:	d909      	bls.n	41081e <__udivmoddi4+0x96>
  41080a:	19e4      	adds	r4, r4, r7
  41080c:	f103 32ff 	add.w	r2, r3, #4294967295
  410810:	f080 810a 	bcs.w	410a28 <__udivmoddi4+0x2a0>
  410814:	45a0      	cmp	r8, r4
  410816:	f240 8107 	bls.w	410a28 <__udivmoddi4+0x2a0>
  41081a:	3b02      	subs	r3, #2
  41081c:	443c      	add	r4, r7
  41081e:	ebc8 0404 	rsb	r4, r8, r4
  410822:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  410826:	2100      	movs	r1, #0
  410828:	2d00      	cmp	r5, #0
  41082a:	d062      	beq.n	4108f2 <__udivmoddi4+0x16a>
  41082c:	fa24 f40e 	lsr.w	r4, r4, lr
  410830:	2300      	movs	r3, #0
  410832:	602c      	str	r4, [r5, #0]
  410834:	606b      	str	r3, [r5, #4]
  410836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41083a:	428b      	cmp	r3, r1
  41083c:	d907      	bls.n	41084e <__udivmoddi4+0xc6>
  41083e:	2d00      	cmp	r5, #0
  410840:	d055      	beq.n	4108ee <__udivmoddi4+0x166>
  410842:	2100      	movs	r1, #0
  410844:	e885 0041 	stmia.w	r5, {r0, r6}
  410848:	4608      	mov	r0, r1
  41084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41084e:	fab3 f183 	clz	r1, r3
  410852:	2900      	cmp	r1, #0
  410854:	f040 8090 	bne.w	410978 <__udivmoddi4+0x1f0>
  410858:	42b3      	cmp	r3, r6
  41085a:	d302      	bcc.n	410862 <__udivmoddi4+0xda>
  41085c:	4282      	cmp	r2, r0
  41085e:	f200 80f8 	bhi.w	410a52 <__udivmoddi4+0x2ca>
  410862:	1a84      	subs	r4, r0, r2
  410864:	eb66 0603 	sbc.w	r6, r6, r3
  410868:	2001      	movs	r0, #1
  41086a:	46b4      	mov	ip, r6
  41086c:	2d00      	cmp	r5, #0
  41086e:	d040      	beq.n	4108f2 <__udivmoddi4+0x16a>
  410870:	e885 1010 	stmia.w	r5, {r4, ip}
  410874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410878:	b912      	cbnz	r2, 410880 <__udivmoddi4+0xf8>
  41087a:	2701      	movs	r7, #1
  41087c:	fbb7 f7f2 	udiv	r7, r7, r2
  410880:	fab7 fe87 	clz	lr, r7
  410884:	f1be 0f00 	cmp.w	lr, #0
  410888:	d135      	bne.n	4108f6 <__udivmoddi4+0x16e>
  41088a:	1bf3      	subs	r3, r6, r7
  41088c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  410890:	fa1f fc87 	uxth.w	ip, r7
  410894:	2101      	movs	r1, #1
  410896:	fbb3 f0f8 	udiv	r0, r3, r8
  41089a:	0c22      	lsrs	r2, r4, #16
  41089c:	fb08 3610 	mls	r6, r8, r0, r3
  4108a0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4108a4:	fb0c f300 	mul.w	r3, ip, r0
  4108a8:	42b3      	cmp	r3, r6
  4108aa:	d907      	bls.n	4108bc <__udivmoddi4+0x134>
  4108ac:	19f6      	adds	r6, r6, r7
  4108ae:	f100 32ff 	add.w	r2, r0, #4294967295
  4108b2:	d202      	bcs.n	4108ba <__udivmoddi4+0x132>
  4108b4:	42b3      	cmp	r3, r6
  4108b6:	f200 80ce 	bhi.w	410a56 <__udivmoddi4+0x2ce>
  4108ba:	4610      	mov	r0, r2
  4108bc:	1af6      	subs	r6, r6, r3
  4108be:	b2a2      	uxth	r2, r4
  4108c0:	fbb6 f3f8 	udiv	r3, r6, r8
  4108c4:	fb08 6613 	mls	r6, r8, r3, r6
  4108c8:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4108cc:	fb0c fc03 	mul.w	ip, ip, r3
  4108d0:	45a4      	cmp	ip, r4
  4108d2:	d907      	bls.n	4108e4 <__udivmoddi4+0x15c>
  4108d4:	19e4      	adds	r4, r4, r7
  4108d6:	f103 32ff 	add.w	r2, r3, #4294967295
  4108da:	d202      	bcs.n	4108e2 <__udivmoddi4+0x15a>
  4108dc:	45a4      	cmp	ip, r4
  4108de:	f200 80b5 	bhi.w	410a4c <__udivmoddi4+0x2c4>
  4108e2:	4613      	mov	r3, r2
  4108e4:	ebcc 0404 	rsb	r4, ip, r4
  4108e8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4108ec:	e79c      	b.n	410828 <__udivmoddi4+0xa0>
  4108ee:	4629      	mov	r1, r5
  4108f0:	4628      	mov	r0, r5
  4108f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4108f6:	f1ce 0120 	rsb	r1, lr, #32
  4108fa:	fa06 f30e 	lsl.w	r3, r6, lr
  4108fe:	fa07 f70e 	lsl.w	r7, r7, lr
  410902:	fa20 f901 	lsr.w	r9, r0, r1
  410906:	ea4f 4817 	mov.w	r8, r7, lsr #16
  41090a:	40ce      	lsrs	r6, r1
  41090c:	ea49 0903 	orr.w	r9, r9, r3
  410910:	fbb6 faf8 	udiv	sl, r6, r8
  410914:	ea4f 4419 	mov.w	r4, r9, lsr #16
  410918:	fb08 661a 	mls	r6, r8, sl, r6
  41091c:	fa1f fc87 	uxth.w	ip, r7
  410920:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  410924:	fb0a f20c 	mul.w	r2, sl, ip
  410928:	429a      	cmp	r2, r3
  41092a:	fa00 f40e 	lsl.w	r4, r0, lr
  41092e:	d90a      	bls.n	410946 <__udivmoddi4+0x1be>
  410930:	19db      	adds	r3, r3, r7
  410932:	f10a 31ff 	add.w	r1, sl, #4294967295
  410936:	f080 8087 	bcs.w	410a48 <__udivmoddi4+0x2c0>
  41093a:	429a      	cmp	r2, r3
  41093c:	f240 8084 	bls.w	410a48 <__udivmoddi4+0x2c0>
  410940:	f1aa 0a02 	sub.w	sl, sl, #2
  410944:	443b      	add	r3, r7
  410946:	1a9b      	subs	r3, r3, r2
  410948:	fa1f f989 	uxth.w	r9, r9
  41094c:	fbb3 f1f8 	udiv	r1, r3, r8
  410950:	fb08 3311 	mls	r3, r8, r1, r3
  410954:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  410958:	fb01 f60c 	mul.w	r6, r1, ip
  41095c:	429e      	cmp	r6, r3
  41095e:	d907      	bls.n	410970 <__udivmoddi4+0x1e8>
  410960:	19db      	adds	r3, r3, r7
  410962:	f101 32ff 	add.w	r2, r1, #4294967295
  410966:	d26b      	bcs.n	410a40 <__udivmoddi4+0x2b8>
  410968:	429e      	cmp	r6, r3
  41096a:	d969      	bls.n	410a40 <__udivmoddi4+0x2b8>
  41096c:	3902      	subs	r1, #2
  41096e:	443b      	add	r3, r7
  410970:	1b9b      	subs	r3, r3, r6
  410972:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  410976:	e78e      	b.n	410896 <__udivmoddi4+0x10e>
  410978:	f1c1 0e20 	rsb	lr, r1, #32
  41097c:	fa22 f40e 	lsr.w	r4, r2, lr
  410980:	408b      	lsls	r3, r1
  410982:	4323      	orrs	r3, r4
  410984:	fa20 f70e 	lsr.w	r7, r0, lr
  410988:	fa06 f401 	lsl.w	r4, r6, r1
  41098c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  410990:	fa26 f60e 	lsr.w	r6, r6, lr
  410994:	433c      	orrs	r4, r7
  410996:	fbb6 f9fc 	udiv	r9, r6, ip
  41099a:	0c27      	lsrs	r7, r4, #16
  41099c:	fb0c 6619 	mls	r6, ip, r9, r6
  4109a0:	fa1f f883 	uxth.w	r8, r3
  4109a4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4109a8:	fb09 f708 	mul.w	r7, r9, r8
  4109ac:	42b7      	cmp	r7, r6
  4109ae:	fa02 f201 	lsl.w	r2, r2, r1
  4109b2:	fa00 fa01 	lsl.w	sl, r0, r1
  4109b6:	d908      	bls.n	4109ca <__udivmoddi4+0x242>
  4109b8:	18f6      	adds	r6, r6, r3
  4109ba:	f109 30ff 	add.w	r0, r9, #4294967295
  4109be:	d241      	bcs.n	410a44 <__udivmoddi4+0x2bc>
  4109c0:	42b7      	cmp	r7, r6
  4109c2:	d93f      	bls.n	410a44 <__udivmoddi4+0x2bc>
  4109c4:	f1a9 0902 	sub.w	r9, r9, #2
  4109c8:	441e      	add	r6, r3
  4109ca:	1bf6      	subs	r6, r6, r7
  4109cc:	b2a0      	uxth	r0, r4
  4109ce:	fbb6 f4fc 	udiv	r4, r6, ip
  4109d2:	fb0c 6614 	mls	r6, ip, r4, r6
  4109d6:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4109da:	fb04 f808 	mul.w	r8, r4, r8
  4109de:	45b8      	cmp	r8, r7
  4109e0:	d907      	bls.n	4109f2 <__udivmoddi4+0x26a>
  4109e2:	18ff      	adds	r7, r7, r3
  4109e4:	f104 30ff 	add.w	r0, r4, #4294967295
  4109e8:	d228      	bcs.n	410a3c <__udivmoddi4+0x2b4>
  4109ea:	45b8      	cmp	r8, r7
  4109ec:	d926      	bls.n	410a3c <__udivmoddi4+0x2b4>
  4109ee:	3c02      	subs	r4, #2
  4109f0:	441f      	add	r7, r3
  4109f2:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4109f6:	ebc8 0707 	rsb	r7, r8, r7
  4109fa:	fba0 8902 	umull	r8, r9, r0, r2
  4109fe:	454f      	cmp	r7, r9
  410a00:	4644      	mov	r4, r8
  410a02:	464e      	mov	r6, r9
  410a04:	d314      	bcc.n	410a30 <__udivmoddi4+0x2a8>
  410a06:	d029      	beq.n	410a5c <__udivmoddi4+0x2d4>
  410a08:	b365      	cbz	r5, 410a64 <__udivmoddi4+0x2dc>
  410a0a:	ebba 0304 	subs.w	r3, sl, r4
  410a0e:	eb67 0706 	sbc.w	r7, r7, r6
  410a12:	fa07 fe0e 	lsl.w	lr, r7, lr
  410a16:	40cb      	lsrs	r3, r1
  410a18:	40cf      	lsrs	r7, r1
  410a1a:	ea4e 0303 	orr.w	r3, lr, r3
  410a1e:	e885 0088 	stmia.w	r5, {r3, r7}
  410a22:	2100      	movs	r1, #0
  410a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410a28:	4613      	mov	r3, r2
  410a2a:	e6f8      	b.n	41081e <__udivmoddi4+0x96>
  410a2c:	4610      	mov	r0, r2
  410a2e:	e6e0      	b.n	4107f2 <__udivmoddi4+0x6a>
  410a30:	ebb8 0402 	subs.w	r4, r8, r2
  410a34:	eb69 0603 	sbc.w	r6, r9, r3
  410a38:	3801      	subs	r0, #1
  410a3a:	e7e5      	b.n	410a08 <__udivmoddi4+0x280>
  410a3c:	4604      	mov	r4, r0
  410a3e:	e7d8      	b.n	4109f2 <__udivmoddi4+0x26a>
  410a40:	4611      	mov	r1, r2
  410a42:	e795      	b.n	410970 <__udivmoddi4+0x1e8>
  410a44:	4681      	mov	r9, r0
  410a46:	e7c0      	b.n	4109ca <__udivmoddi4+0x242>
  410a48:	468a      	mov	sl, r1
  410a4a:	e77c      	b.n	410946 <__udivmoddi4+0x1be>
  410a4c:	3b02      	subs	r3, #2
  410a4e:	443c      	add	r4, r7
  410a50:	e748      	b.n	4108e4 <__udivmoddi4+0x15c>
  410a52:	4608      	mov	r0, r1
  410a54:	e70a      	b.n	41086c <__udivmoddi4+0xe4>
  410a56:	3802      	subs	r0, #2
  410a58:	443e      	add	r6, r7
  410a5a:	e72f      	b.n	4108bc <__udivmoddi4+0x134>
  410a5c:	45c2      	cmp	sl, r8
  410a5e:	d3e7      	bcc.n	410a30 <__udivmoddi4+0x2a8>
  410a60:	463e      	mov	r6, r7
  410a62:	e7d1      	b.n	410a08 <__udivmoddi4+0x280>
  410a64:	4629      	mov	r1, r5
  410a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410a6a:	bf00      	nop

00410a6c <__aeabi_idiv0>:
  410a6c:	4770      	bx	lr
  410a6e:	bf00      	nop

00410a70 <nand_flash_model_list>:
  410a70:	006e 0100 0001 0004 0e30 0041 0064 0100     n.......0.A.d...
  410a80:	0002 0004 0e30 0041 006b 0200 0004 0008     ....0.A.k.......
  410a90:	0d28 0041 00e8 0100 0001 0004 0e30 0041     (.A.........0.A.
  410aa0:	00ec 0100 0001 0004 0e30 0041 00ea 0100     ........0.A.....
  410ab0:	0002 0004 0e30 0041 00d5 0200 0004 0008     ....0.A.........
  410ac0:	0d28 0041 00e3 0200 0004 0008 0d28 0041     (.A.........(.A.
  410ad0:	00e5 0200 0004 0008 0d28 0041 00d6 0200     ........(.A.....
  410ae0:	0008 0008 0d28 0041 0039 0200 0008 0008     ....(.A.9.......
  410af0:	0d28 0041 00e6 0200 0008 0008 0d28 0041     (.A.........(.A.
  410b00:	0149 0200 0008 0008 0d28 0041 0159 0200     I.......(.A.Y...
  410b10:	0008 0008 0d28 0041 0033 0200 0010 0010     ....(.A.3.......
  410b20:	0d28 0041 0073 0200 0010 0010 0d28 0041     (.A.s.......(.A.
  410b30:	0143 0200 0010 0010 0d28 0041 0153 0200     C.......(.A.S...
  410b40:	0010 0010 0d28 0041 0035 0200 0020 0010     ....(.A.5... ...
  410b50:	0d28 0041 0075 0200 0020 0010 0d28 0041     (.A.u... ...(.A.
  410b60:	0145 0200 0020 0010 0d28 0041 0155 0200     E... ...(.A.U...
  410b70:	0020 0010 0d28 0041 0036 0200 0040 0010      ...(.A.6...@...
  410b80:	0d28 0041 0076 0200 0040 0010 0d28 0041     (.A.v...@...(.A.
  410b90:	0146 0200 0040 0010 0d28 0041 0156 0200     F...@...(.A.V...
  410ba0:	0040 0010 0d28 0041 0078 0200 0080 0010     @...(.A.x.......
  410bb0:	0d28 0041 0039 0200 0080 0010 0d28 0041     (.A.9.......(.A.
  410bc0:	0079 0200 0080 0010 0d28 0041 0172 0200     y.......(.A.r...
  410bd0:	0080 0010 0d28 0041 0149 0200 0080 0010     ....(.A.I.......
  410be0:	0d28 0041 0174 0200 0080 0010 0d28 0041     (.A.t.......(.A.
  410bf0:	0159 0200 0080 0010 0d28 0041 0071 0200     Y.......(.A.q...
  410c00:	0100 0010 0d28 0041 00a2 0000 0040 0000     ....(.A.....@...
  410c10:	0dac 0041 00f2 0000 0040 0000 0dac 0041     ..A.....@.....A.
  410c20:	01b2 0000 0040 0000 0dac 0041 01c2 0000     ....@.....A.....
  410c30:	0040 0000 0dac 0041 00a1 0000 0080 0000     @.....A.........
  410c40:	0dac 0041 00f1 0000 0080 0000 0dac 0041     ..A...........A.
  410c50:	01b1 0000 0080 0000 0dac 0041 01c1 0000     ..........A.....
  410c60:	0080 0000 0dac 0041 00aa 0000 0100 0000     ......A.........
  410c70:	0dac 0041 00da 0000 0100 0000 0dac 0041     ..A...........A.
  410c80:	01ba 0000 0100 0000 0dac 0041 01ca 0000     ..........A.....
  410c90:	0100 0000 0dac 0041 00ac 0000 0200 0000     ......A.........
  410ca0:	0dac 0041 00dc 0000 0200 0000 0dac 0041     ..A...........A.
  410cb0:	01bc 0000 0200 0000 0dac 0041 01cc 0000     ..........A.....
  410cc0:	0200 0000 0dac 0041 00a3 0000 0400 0000     ......A.........
  410cd0:	0dac 0041 00d3 0000 0400 0000 0dac 0041     ..A...........A.
  410ce0:	01b3 0000 0400 0000 0dac 0041 01c3 0000     ..........A.....
  410cf0:	0400 0000 0dac 0041 00a5 0000 0800 0000     ......A.........
  410d00:	0dac 0041 00d5 0000 0800 0000 0dac 0041     ..A...........A.
  410d10:	01b5 0000 0800 0000 0dac 0041 01c5 0000     ..........A.....
  410d20:	0800 0000 0dac 0041                         ......A.

00410d28 <nand_flash_spare_scheme_512>:
  410d28:	0605 0100 0302 0706 0000 0000 0000 0000     ................
	...
  410d58:	0000 0808 0a09 0c0b 0e0d 000f 0000 0000     ................
	...

00410dac <nand_flash_spare_scheme_2048>:
  410dac:	1800 2928 2b2a 2d2c 2f2e 3130 3332 3534     ..()*+,-./012345
  410dbc:	3736 3938 3b3a 3d3c 3f3e 0000 0000 0000     6789:;<=>?......
	...
  410ddc:	0000 0226 0403 0605 0807 0a09 0c0b 0e0d     ..&.............
  410dec:	100f 1211 1413 1615 1817 1a19 1c1b 1e1d     ................
  410dfc:	201f 2221 2423 2625 0027 0000 0000 0000     . !"#$%&'.......
	...

00410e30 <nand_flash_spare_scheme_256>:
  410e30:	0305 0100 0002 0000 0000 0000 0000 0000     ................
	...
  410e60:	0000 0304 0604 0007 0000 0000 0000 0000     ................
	...
  410eb4:	0001 0000 0002 0000 0004 0000 0008 0000     ................
  410ec4:	0010 0000 0020 0000 0040 0000 0080 0000     .... ...@.......
  410ed4:	0100 0000 0200 0000 0400 0000 452d 202d     ............-E- 
  410ee4:	6544 6976 6563 5520 6b6e 6f6e 6e77 0a0d     Device Unknown..
  410ef4:	0000 0000 492d 202d 414e 444e 4620 616c     ....-I- NAND Fla
  410f04:	6873 6420 6972 6576 2072 6e69 7469 6169     sh driver initia
  410f14:	696c 657a 0d64 000a 492d 202d 6953 657a     lized...-I- Size
  410f24:	6f20 2066 6874 2065 6877 6c6f 2065 6564      of the whole de
  410f34:	6976 6563 6920 206e 7962 6574 2073 203a     vice in bytes : 
  410f44:	7830 7825 0d20 000a 492d 202d 6953 657a     0x%x ...-I- Size
  410f54:	6920 206e 7962 6574 2073 666f 6f20 656e      in bytes of one
  410f64:	7320 6e69 6c67 2065 6c62 636f 206b 666f      single block of
  410f74:	6120 6420 7665 6369 2065 203a 7830 7825      a device : 0x%x
  410f84:	0d20 000a 492d 202d 754e 626d 7265 6f20      ...-I- Number o
  410f94:	2066 6c62 636f 736b 6920 206e 6874 2065     f blocks in the 
  410fa4:	6e65 6974 6572 6420 7665 6369 2065 203a     entire device : 
  410fb4:	7830 7825 0d20 000a 492d 202d 754e 626d     0x%x ...-I- Numb
  410fc4:	7265 6f20 2066 6c62 636f 736b 7520 6573     er of blocks use
  410fd4:	2064 7962 7420 6568 6120 7070 696c 6163     d by the applica
  410fe4:	6974 6e6f 3a20 3020 2578 2078 0a0d 0000     tion : 0x%x ....
  410ff4:	492d 202d 6953 657a 6f20 2066 6874 2065     -I- Size of the 
  411004:	6164 6174 6120 6572 2061 666f 6120 7020     data area of a p
  411014:	6761 2065 6e69 6220 7479 7365 3a20 3020     age in bytes : 0
  411024:	2578 2078 0a0d 0000 492d 202d 754e 626d     x%x ....-I- Numb
  411034:	7265 6f20 2066 6170 6567 2073 6e69 7420     er of pages in t
  411044:	6568 6520 746e 7269 2065 6564 6976 6563     he entire device
  411054:	3a20 3020 2578 2078 0a0d 0000 492d 202d      : 0x%x ....-I- 
  411064:	7250 7065 7261 6e69 2067 7562 6666 7265     Preparing buffer
  411074:	6920 206e 5253 4d41 2e20 2e2e 0a0d 0000      in SRAM .......
  411084:	452d 202d 6c42 636f 206b 7525 6920 2073     -E- Block %u is 
  411094:	4142 2044 6c62 636f 2e6b 0a0d 0000 0000     BAD block.......
  4110a4:	492d 202d 7257 7469 6e69 2067 6874 2065     -I- Writing the 
  4110b4:	7562 6666 7265 6920 206e 6170 6567 2520     buffer in page %
  4110c4:	2064 666f 6220 6f6c 6b63 2520 2064 6977     d of block %d wi
  4110d4:	6874 756f 2074 4345 0d43 000a 452d 202d     thout ECC...-E- 
  4110e4:	6143 6e6e 746f 7720 6972 6574 7020 6761     Cannot write pag
  4110f4:	2065 6425 6f20 2066 6c62 636f 206b 6425     e %d of block %d
  411104:	202e 7254 6979 676e 6e20 7865 2074 6c62     . Trying next bl
  411114:	636f 2e6b 2e2e 0a0d 0000 0000 492d 202d     ock.........-I- 
  411124:	6552 6461 6e69 2067 6170 6567 2520 2064     Reading page %d 
  411134:	666f 6220 6f6c 6b63 2520 0d64 000a 0000     of block %d.....
  411144:	452d 202d 6143 6e6e 746f 7220 6165 2064     -E- Cannot read 
  411154:	6170 6567 2520 2064 666f 6220 6f6c 6b63     page %d of block
  411164:	2520 2e64 5420 7972 6e69 2067 656e 7478      %d. Trying next
  411174:	6220 6f6c 6b63 2e2e 0d2e 000a 452d 202d      block......-E- 
  411184:	6c42 636f 206b 7525 6920 2073 4142 2044     Block %u is BAD 
  411194:	6c62 636f 2e6b 0d20 000a 0000 452d 202d     block. .....-E- 
  4111a4:	654e 7774 726f 696b 676e 203a 6166 6c69     Networking: fail
  4111b4:	6465 7420 206f 7263 6165 6574 5420 5043     ed to create TCP
  4111c4:	6320 696c 6e65 2074 6f73 6b63 7465 6520      client socket e
  4111d4:	7272 726f 0d21 000a 452d 202d 654e 7774     rror!...-E- Netw
  4111e4:	726f 696b 676e 203a 6166 6c69 6465 7420     orking: failed t
  4111f4:	206f 6f63 6e6e 6365 2074 4354 2050 6c63     o connect TCP cl
  411204:	6569 746e 7320 636f 656b 2074 7265 6f72     ient socket erro
  411214:	2172 0a0d 0000 0000 6425 0000 452d 202d     r!......%d..-E- 
  411224:	6374 5f70 6f63 6e6e 6365 6974 6e6f 655f     tcp_connection_e
  411234:	7473 735f 636f 656b 3a74 6320 6e6f 656e     st_socket: conne
  411244:	7463 6520 7272 726f 0d21 000a 492d 202d     ct error!...-I- 
  411254:	6f48 7473 7020 726f 2074 6572 6f73 766c     Host port resolv
  411264:	6465 7420 3a6f 2820 6425 0d29 000a 0000     ed to: (%d).....
  411274:	452d 202d 6374 5f70 6f63 6e6e 6365 6974     -E- tcp_connecti
  411284:	6e6f 655f 7473 735f 636f 656b 3a74 7220     on_est_socket: r
  411294:	6365 2076 7265 6f72 2172 0a0d 0000 0000     ecv error!......
  4112a4:	452d 202d 6475 5f70 6f63 6d6d 6e61 5f64     -E- udp_command_
  4112b4:	6f73 6b63 7465 203a 6942 646e 4620 6961     socket: Bind Fai
  4112c4:	656c 0a64 0000 0000 492d 202d 6475 5f70     led.....-I- udp_
  4112d4:	6f63 6d6d 6e61 5f64 6f73 6b63 7465 203a     command_socket: 
  4112e4:	6f63 6d6d 6e61 2064 6572 6563 7669 6465     command received
  4112f4:	203a 7325 0a0d 0000 452d 202d 6374 5f70     : %s....-E- tcp_
  411304:	6573 7474 6e69 7367 6c5f 7369 6574 5f6e     settings_listen_
  411314:	6f73 6b63 7465 203a 6942 646e 4620 6961     socket: Bind Fai
  411324:	656c 0a64 0000 0000 452d 202d 6374 5f70     led.....-E- tcp_
  411334:	6573 7474 6e69 7367 6c5f 7369 6574 5f6e     settings_listen_
  411344:	6f73 6b63 7465 203a 696c 7473 6e65 4620     socket: listen F
  411354:	6961 656c 2e64 5220 7365 6174 7472 6e69     ailed. Restartin
  411364:	2e67 2e2e 000a 0000 452d 202d 6374 5f70     g.......-E- tcp_
  411374:	6573 7474 6e69 7367 6c5f 7369 6574 5f6e     settings_listen_
  411384:	6f73 6b63 7465 203a 6341 6563 7470 4620     socket: Accept F
  411394:	6961 656c 0a64 0000 492d 202d 6374 5f70     ailed...-I- tcp_
  4113a4:	6573 7474 6e69 7367 645f 7461 5f61 6f73     settings_data_so
  4113b4:	6b63 7465 203a 6573 7474 6e69 7367 7220     cket: settings r
  4113c4:	6365 6965 6576 3a64 2520 0d73 000a 0000     eceived: %s.....
  4113d4:	4d43 2a44 4b4f 0000 492d 202d 6374 5f70     CMD*OK..-I- tcp_
  4113e4:	6573 7474 6e69 7367 645f 7461 5f61 6f73     settings_data_so
  4113f4:	6b63 7465 203a 6f63 666e 6769 7275 7461     cket: configurat
  411404:	6f69 206e 7573 6363 7365 6673 6c75 202e     ion successful. 
  411414:	6553 646e 6e69 2067 4341 2e4b 2e2e 0a0d     Sending ACK.....
  411424:	0000 0000 4d43 2a44 4f4e 0000 492d 202d     ....CMD*NO..-I- 
  411434:	6374 5f70 6573 7474 6e69 7367 645f 7461     tcp_settings_dat
  411444:	5f61 6f73 6b63 7465 203a 6f63 666e 6769     a_socket: config
  411454:	7275 7461 6f69 206e 6177 2073 6f6e 2074     uration was not 
  411464:	7573 6363 7365 6673 6c75 202e 6553 646e     successful. Send
  411474:	6e69 2067 414e 4b43 2e2e 0d2e 000a 0000     ing NACK........
  411484:	492d 202d 6475 5f70 7473 7461 7375 735f     -I- udp_status_s
  411494:	636f 656b 3a74 5320 6174 7574 2073 6573     ocket: Status se
  4114a4:	746e 0d21 000a 0000 492d 202d 6957 462d     nt!.....-I- Wi-F
  4114b4:	2069 6964 6373 6e6f 656e 7463 6465 0a0d     i disconnected..
  4114c4:	0000 0000 492d 202d 6957 462d 2069 6f63     ....-I- Wi-Fi co
  4114d4:	6e6e 6365 6574 0d64 000a 0000 492d 202d     nnected.....-I- 
  4114e4:	6957 462d 2069 5049 6920 2073 7525 252e     Wi-Fi IP is %u.%
  4114f4:	2e75 7525 252e 0d75 000a 0000 492d 202d     u.%u.%u.....-I- 
  411504:	6957 462d 2069 7247 756f 2070 776f 656e     Wi-Fi Group owne
  411514:	2072 5049 6920 2073 7525 252e 2e75 7525     r IP is %u.%u.%u
  411524:	252e 0d75 000a 0000 6957 6946 505f 5032     .%u.....WiFi_P2P
  411534:	203a 326d 5f6d 6977 6966 695f 696e 2074     : m2m_wifi_init 
  411544:	6163 6c6c 6520 7272 726f 2821 6425 0d29     call error!(%d).
  411554:	000a 0000 452d 202d 6957 6946 505f 5032     ....-E- WiFi_P2P
  411564:	203a 326d 5f6d 6977 6966 705f 7032 6320     : m2m_wifi_p2p c
  411574:	6c61 206c 7265 6f72 2172 0a0d 0000 0000     all error!......
  411584:	492d 202d 3250 2050 6f6d 6564 7320 6174     -I- P2P mode sta
  411594:	7472 6465 202e 7325 6920 2073 7761 6961     rted. %s is awai
  4115a4:	6974 676e 6320 6e6f 656e 7463 6f69 2e6e     ting connection.
  4115b4:	0a0d 0000 6142 6863 6c65 726f 6f47 6f47     ....BachelorGoGo
  4115c4:	002a 0000 452d 202d 6957 6946 505f 5032     *...-E- WiFi_P2P
  4115d4:	203a 326d 5f6d 6977 6966 735f 7465 645f     : m2m_wifi_set_d
  4115e4:	7665 6369 5f65 616e 656d 6320 6c61 206c     evice_name call 
  4115f4:	7265 6f72 2172 0a0d 0000 0000 4d43 2a44     error!......CMD*
  411604:	5443 0000 003b 0000 7750 0072 6741 006c     CT..;...Pwr.Agl.
  411614:	452d 202d 6f43 746e 6f72 206c 7571 7565     -E- Control queu
  411624:	2065 7369 6620 6c75 0d6c 000a 452d 202d     e is full...-E- 
  411634:	7551 7565 2065 6f63 6c75 2064 6f6e 2074     Queue could not 
  411644:	6562 6320 656c 7261 6465 0a0d 0000 0000     be cleared......
  411654:	4d43 2a44 4553 0000 614e 656d 0000 0000     CMD*SE..Name....
  411664:	7341 6973 7473 6465 0000 0000 6f50 6577     Assisted....Powe
  411674:	4d72 646f 0065 0000 6956 6564 516f 6175     rMode...VideoQua
  411684:	696c 7974 0000 0000 452d 202d 6f43 6c75     lity....-E- Coul
  411694:	2064 6f6e 2074 6573 2074 6564 6976 6563     d not set device
  4116a4:	6e20 6d61 0d65 000a 452d 202d 614e 656d      name...-E- Name
  4116b4:	7120 6575 6575 6920 2073 7566 6c6c 0a0d      queue is full..
  4116c4:	0000 0000 452d 202d 6553 7474 6e69 7367     ....-E- Settings
  4116d4:	7120 6575 6575 6920 2073 7566 6c6c 0a0d      queue is full..
  4116e4:	0000 0000 4d43 2a44 5453 0000 6142 7474     ....CMD*ST..Batt
  4116f4:	7265 0079 6143 656d 6172 0000 7053 6361     ery.Camera..Spac
  411704:	0065 0000 6552 616d 6e69 6e69 0067 0000     e...Remaining...
  411714:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
  411724:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
  411734:	746c 6320 646d 000a 000d 0000               lt cmd......

00411740 <__FUNCTION__.9647>:
  411740:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....

00411750 <__FUNCTION__.11634>:
  411750:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.

00411760 <__FUNCTION__.11598>:
  411760:	6968 5f66 7369 0072                         hif_isr.

00411768 <__FUNCTION__.11604>:
  411768:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

00411778 <__FUNCTION__.11619>:
  411778:	6968 5f66 6572 6563 7669 0065 4828 4649     hif_receive.(HIF
  411788:	4629 6961 206c 6f74 7720 6b61 7075 7420     )Fail to wakup t
  411798:	6568 6320 6968 0a70 0000 0000 6828 6669     he chip.....(hif
  4117a8:	2029 4957 4946 485f 534f 5f54 4352 5f56     ) WIFI_HOST_RCV_
  4117b8:	5443 4c52 315f 6220 7375 6620 6961 0a6c     CTRL_1 bus fail.
  4117c8:	0000 0000 6828 6669 2029 6461 7264 7365     ....(hif) addres
  4117d8:	2073 7562 2073 6166 6c69 000a 6828 6669     s bus fail..(hif
  4117e8:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
  4117f8:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
  411808:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
  411818:	3d20 2520 3230 3e58 000a 0000 6828 6669      = %02X>....(hif
  411828:	2029 6e69 6176 696c 2064 7267 756f 2070     ) invalid group 
  411838:	4449 000a 6828 6669 2029 6f68 7473 6120     ID..(hif) host a
  411848:	7070 6420 6469 276e 2074 6573 2074 5852     pp didn't set RX
  411858:	4420 6e6f 0a65 0000 6828 6669 2029 7257      Done...(hif) Wr
  411868:	6e6f 2067 6953 657a 000a 0000 6828 6669     ong Size....(hif
  411878:	2029 6146 736c 2065 6e69 6574 7272 7075     ) False interrup
  411888:	2074 6c25 0078 0000 6828 6669 2029 6146     t %lx...(hif) Fa
  411898:	6c69 7420 206f 6552 6461 6920 746e 7265     il to Read inter
  4118a8:	7572 7470 7220 6765 000a 0000 6828 6669     rupt reg....(hif
  4118b8:	2029 4146 4c49 7420 206f 6177 656b 7075     ) FAIL to wakeup
  4118c8:	7420 6568 6320 6968 0a70 0000 4828 4649      the chip...(HIF
  4118d8:	2029 6146 6c69 7420 206f 6168 646e 656c     ) Fail to handle
  4118e8:	6920 746e 7265 7572 7470 2520 2064 7274      interrupt %d tr
  4118f8:	2079 6741 6961 2e6e 0a2e 0000 6820 6669     y Again..... hif
  411908:	725f 6365 6965 6576 203a 6e49 6176 696c     _receive: Invali
  411918:	2064 7261 7567 656d 746e 000a 5041 2050     d argument..APP 
  411928:	6552 7571 7365 6574 2064 6953 657a 6920     Requested Size i
  411938:	2073 616c 6772 7265 7420 6168 206e 6874     s larger than th
  411948:	2065 6572 6963 6576 2064 7562 6666 7265     e recived buffer
  411958:	7320 7a69 2065 253c 3e64 253c 3e64 000a      size <%d><%d>..
  411968:	5041 2050 6552 7571 7365 6574 2064 6441     APP Requested Ad
  411978:	7264 7365 2073 6562 6f79 646e 7420 6568     dress beyond the
  411988:	7220 6365 7669 6465 6220 6675 6566 2072      recived buffer 
  411998:	6461 7264 7365 2073 6e61 2064 656c 676e     address and leng
  4119a8:	6874 000a 5247 2070 203f 6425 000a 0000     th..GRp ? %d....

004119b8 <__FUNCTION__.11588>:
  4119b8:	6968 5f66 6573 646e 0000 0000               hif_send....

004119c4 <__FUNCTION__.8127>:
  4119c4:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

004119d0 <__FUNCTION__.8254>:
  4119d0:	326d 5f6d 6977 6966 705f 7032 0000 0000     m2m_wifi_p2p....

004119e0 <__FUNCTION__.8151>:
  4119e0:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...
  4119f0:	4128 5050 2829 4e49 4f46 0029 6f43 666e     (APP)(INFO).Conf
  411a00:	696c 7463 6465 4920 2050 2022 7525 252e     licted IP " %u.%
  411a10:	2e75 7525 252e 2075 2022 000a 4552 2051     u.%u.%u " ..REQ 
  411a20:	6f4e 2074 6564 6966 656e 2064 6425 000a     Not defined %d..
  411a30:	4e49 4156 494c 2044 4f50 4e49 4554 0a52     INVALID POINTER.
  411a40:	0000 0000 4e49 4156 494c 2044 5353 4449     ....INVALID SSID
  411a50:	000a 0000 4e49 4156 494c 2044 4843 000a     ....INVALID CH..
  411a60:	4e49 4156 494c 2044 4844 5043 5320 5245     INVALID DHCP SER
  411a70:	4556 2052 5049 000a 4e49 4156 494c 2044     VER IP..INVALID 
  411a80:	454b 2059 4e49 4544 0a58 0000 4e49 4156     KEY INDEX...INVA
  411a90:	494c 2044 454b 2059 4953 455a 000a 0000     LID KEY SIZE....
  411aa0:	4e49 4156 494c 2044 4557 2050 454b 0a59     INVALID WEP KEY.
  411ab0:	0000 0000 4e49 4156 494c 2044 5541 4854     ....INVALID AUTH
  411ac0:	4e45 4954 4143 4954 4e4f 4d20 444f 0a45     ENTICATION MODE.
  411ad0:	0000 0000 6946 6d72 6177 6572 7620 7265     ....Firmware ver
  411ae0:	2020 3a20 2520 2e75 7525 252e 0a75 0000        : %u.%u.%u...
  411af0:	694d 206e 7264 7669 7265 7620 7265 3a20     Min driver ver :
  411b00:	2520 2e75 7525 252e 0a75 0000 7543 7272      %u.%u.%u...Curr
  411b10:	6420 6972 6576 2072 6576 3a72 2520 2e75      driver ver: %u.
  411b20:	7525 252e 0a75 0000 694d 6d73 7461 6863     %u.%u...Mismatch
  411b30:	4620 7269 616d 7277 2065 6556 7372 6f69      Firmawre Versio
  411b40:	0a6e 0000 654b 2079 7369 6e20 746f 7620     n...Key is not v
  411b50:	6c61 6469 000a 0000 6e49 6176 696c 2064     alid....Invalid 
  411b60:	654b 0a79 0000 0000 5353 4449 4c20 4e45     Key.....SSID LEN
  411b70:	4920 564e 4c41 4449 000a 0000 4843 4920      INVALID....CH I
  411b80:	564e 4c41 4449 000a 6e49 6176 696c 2064     NVALID..Invalid 
  411b90:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
  411ba0:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
  411bb0:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
  411bc0:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
  411bd0:	2079 656c 676e 6874 000a 0000 6e75 6564     y length....unde
  411be0:	6966 656e 2064 6573 2063 7974 6570 000a     fined sec type..
  411bf0:	4e49 4156 494c 2044 6f4e 6f20 2066 6373     INVALID No of sc
  411c00:	6e61 7320 6f6c 7374 0a21 0000 4e49 4156     an slots!...INVA
  411c10:	494c 2044 6373 6e61 7320 6f6c 2074 6974     LID scan slot ti
  411c20:	656d 0a21 0000 0000 4e49 4156 494c 2044     me!.....INVALID 
  411c30:	6f4e 6f20 2066 7270 626f 2065 6572 7571     No of probe requ
  411c40:	7365 7374 7020 7265 7320 6163 206e 6c73     ests per scan sl
  411c50:	746f 000a 4e49 4156 494c 2044 5352 4953     ot..INVALID RSSI
  411c60:	7420 7268 7365 6f68 646c 2520 2064 000a      threshold %d ..
  411c70:	505f 5f53 4553 5652 5245 205f 7369 6e20     _PS_SERVER_ is n
  411c80:	746f 6420 6665 6e69 6465 000a 694c 7473     ot defined..List
  411c90:	6e65 6320 6168 6e6e 6c65 7320 6f68 6c75     en channel shoul
  411ca0:	2064 6e6f 796c 6220 2065 2c31 3620 6f20     d only be 1, 6 o
  411cb0:	2072 3131 000a 0000 4f50 4557 2052 4153     r 11....POWER SA
  411cc0:	4556 2520 0a64 0000 4e49 4156 494c 2044     VE %d...INVALID 
  411cd0:	4f44 414d 4e49 4e20 4d41 0a45 0000 0000     DOMAIN NAME.....
  411ce0:	5250 474e 4220 6675 6566 2072 7865 6563     PRNG Buffer exce
  411cf0:	6465 6465 6d20 7861 6d69 6d75 7320 7a69     eded maximum siz
  411d00:	2065 6425 6f20 2072 554e 4c4c 4220 6675     e %d or NULL Buf
  411d10:	6566 0a72 0000 0000                         fer.....

00411d18 <__FUNCTION__.7964>:
  411d18:	6d6e 635f 6b6c 656c 7373 775f 6b61 0065     nm_clkless_wake.
  411d28:	7542 2073 7265 6f72 2072 3128 2e29 5720     Bus error (1). W
  411d38:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  411d48:	7542 2073 7265 6f72 2072 3228 2e29 5720     Bus error (2). W
  411d58:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  411d68:	6c63 636f 736b 7320 6974 6c6c 4f20 4646     clocks still OFF
  411d78:	202e 6157 656b 7520 2070 6166 6c69 6465     . Wake up failed
  411d88:	000a 0000 6e5b 696d 7320 6174 7472 3a5d     ....[nmi start]:
  411d98:	6620 6961 206c 6572 6461 7220 6765 3020      fail read reg 0
  411da8:	3178 3131 2038 2e2e 0a2e 0000 6166 6c69     x1118 ......fail
  411db8:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
  411dc8:	7a69 0a65 0000 0000 7245 6f72 2072 6877     ize.....Error wh
  411dd8:	6c69 2065 7277 7469 6e69 2067 6572 0a67     ile writing reg.
  411de8:	0000 0000 7245 6f72 2072 6877 6c69 2065     ....Error while 
  411df8:	6572 6461 6e69 2067 6572 0a67 0000 0000     reading reg.....
  411e08:	705b 6c75 756c 5f70 7463 6c72 3a5d 6620     [pullup_ctrl]: f
  411e18:	6961 656c 2064 6f74 7220 6165 0a64 0000     ailed to read...
  411e28:	705b 6c75 756c 5f70 7463 6c72 3a5d 6620     [pullup_ctrl]: f
  411e38:	6961 656c 2064 6f74 7720 6972 6574 000a     ailed to write..

00411e48 <__FUNCTION__.8058>:
  411e48:	6863 7069 645f 6965 696e 0074 6e5b 696d     chip_deinit.[nmi
  411e58:	7320 6174 7472 3a5d 6620 6961 206c 6e69      start]: fail in
  411e68:	7469 6220 7375 000a 6843 7069 4920 2044     it bus..Chip ID 
  411e78:	6c25 0a78 0000 0000 6166 6c69 6465 7420     %lx.....failed t
  411e88:	206f 6e65 6261 656c 6920 746e 7265 7572     o enable interru
  411e98:	7470 2e73 0a2e 0000 6e5b 696d 7320 6f74     pts.....[nmi sto
  411ea8:	5d70 203a 6863 7069 645f 6965 696e 2074     p]: chip_deinit 
  411eb8:	6166 6c69 000a 0000 6e5b 696d 7320 6f74     fail....[nmi sto
  411ec8:	5d70 203a 5053 2049 6c66 7361 2068 6964     p]: SPI flash di
  411ed8:	6173 6c62 2065 6166 6c69 000a 6e5b 696d     sable fail..[nmi
  411ee8:	7320 6f74 5d70 203a 6166 6c69 6920 696e      stop]: fail ini
  411ef8:	2074 7562 0a73 0000                         t bus...

00411f00 <__FUNCTION__.8045>:
  411f00:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

00411f0c <__FUNCTION__.8052>:
  411f0c:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...

00411f1c <__FUNCTION__.7520>:
  411f1c:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

00411f28 <__FUNCTION__.7468>:
  411f28:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

00411f38 <__FUNCTION__.7478>:
  411f38:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00411f48 <__FUNCTION__.7495>:
  411f48:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

00411f58 <__FUNCTION__.7486>:
  411f58:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....
  411f68:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  411f78:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
  411f88:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
  411f98:	0a2e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  411fa8:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
  411fb8:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
  411fc8:	6f72 2e72 2e2e 000a 6e5b 696d 7320 6970     ror.....[nmi spi
  411fd8:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
  411fe8:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
  411ff8:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
  412008:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
  412018:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
  412028:	7272 726f 2e2e 0a2e 0000 0000 6e5b 696d     rror........[nmi
  412038:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
  412048:	6174 6220 6f6c 6b63 6320 6372 7220 6165     ta block crc rea
  412058:	2c64 6220 7375 6520 7272 726f 2e2e 0a2e     d, bus error....
  412068:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  412078:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
  412088:	6220 7375 6520 7272 726f 2e2e 0a2e 0000      bus error......
  412098:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4120a8:	2064 6d63 2c64 7720 6972 6574 7220 6765     d cmd, write reg
  4120b8:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
  4120c8:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  4120d8:	2064 6572 7073 6e6f 6573 202c 7277 7469     d response, writ
  4120e8:	2065 6572 2067 2528 3830 2978 2e2e 0a2e     e reg (%08x)....
  4120f8:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  412108:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
  412118:	6572 2067 2528 3830 2978 2e2e 0a2e 0000     reg (%08x)......
  412128:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  412138:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
  412148:	6572 6461 7220 6765 2820 3025 7838 2e29     read reg (%08x).
  412158:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  412168:	6961 656c 2064 6164 6174 7220 6165 2e64     ailed data read.
  412178:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  412188:	6961 656c 2064 6e69 6574 6e72 6c61 7220     ailed internal r
  412198:	6165 2064 7270 746f 636f 6c6f 7720 7469     ead protocol wit
  4121a8:	2068 5243 2043 6e6f 202c 6572 7974 6972     h CRC on, retyri
  4121b8:	676e 7720 7469 2068 5243 2043 666f 2e66     ng with CRC off.
  4121c8:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4121d8:	6961 656c 2064 6e69 6574 6e72 6c61 7220     ailed internal r
  4121e8:	6165 2064 7270 746f 636f 6c6f 2e2e 0a2e     ead protocol....
  4121f8:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  412208:	6961 656c 2064 6e69 6574 6e72 6c61 7720     ailed internal w
  412218:	6972 6574 7020 6f72 6f74 6f63 206c 6572     rite protocol re
  412228:	2e67 2e2e 000a 0000 6e5b 696d 7320 6970     g.......[nmi spi
  412238:	3a5d 4620 6961 206c 6d63 2064 6572 6461     ]: Fail cmd read
  412248:	6320 6968 2070 6469 2e2e 0a2e 0000 0000      chip id........
  412258:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  412268:	2064 6d63 2c64 7220 6165 2064 6c62 636f     d cmd, read bloc
  412278:	206b 2528 3830 2978 2e2e 0a2e 0000 0000     k (%08x)........
  412288:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  412298:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
  4122a8:	6572 6461 6220 6f6c 6b63 2820 3025 7838     read block (%08x
  4122b8:	2e29 2e2e 000a 0000 6e5b 696d 7320 6970     ).......[nmi spi
  4122c8:	3a5d 4620 6961 656c 2064 6c62 636f 206b     ]: Failed block 
  4122d8:	6164 6174 7220 6165 2e64 2e2e 000a 0000     data read.......
  4122e8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4122f8:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
  412308:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
  412318:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
  412328:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
  412338:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
  412348:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
  412358:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
  412368:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
  412378:	7562 2073 7265 6f72 2e72 2e2e 000a 0000     bus error.......
  412388:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  412398:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
  4123a8:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
  4123b8:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4123c8:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  4123d8:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
  4123e8:	7265 6f72 2e72 2e2e 000a 0000 6e5b 696d     error.......[nmi
  4123f8:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
  412408:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
  412418:	0a2e 0000                                   ....

0041241c <__FUNCTION__.7429>:
  41241c:	7073 5f69 6d63 0064                         spi_cmd.

00412424 <__FUNCTION__.7437>:
  412424:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

00412430 <__FUNCTION__.7503>:
  412430:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0041243c <crc7_syndrome_table>:
  41243c:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
  41244c:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
  41245c:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
  41246c:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
  41247c:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
  41248c:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
  41249c:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
  4124ac:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
  4124bc:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
  4124cc:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
  4124dc:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
  4124ec:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
  4124fc:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
  41250c:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
  41251c:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
  41252c:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy

0041253c <__FUNCTION__.7453>:
  41253c:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...
  41254c:	4528 5252 2952 7543 7272 6e65 2074 253c     (ERRR)Current <%
  41255c:	3e64 000a 4e53 2049 7845 6563 6465 2073     d>..SNI Exceeds 
  41256c:	614d 2078 654c 676e 6874 000a 6e55 6e6b     Max Length..Unkn
  41257c:	776f 206e 5353 204c 6f53 6b63 7465 4f20     own SSL Socket O
  41258c:	7470 6f69 206e 6425 000a 0000 6f4e 2074     ption %d....Not 
  41259c:	5353 204c 6f53 6b63 7465 000a 7325 0909     SSL Socket..%s..
  4125ac:	6325 2509 0975 7525 2509 0d75 000a 0000     %c.%u.%u.%u.....
  4125bc:	4449 454c 0000 0000 6d54 2072 7653 0063     IDLE....Tmr Svc.
  4125cc:	452d 202d 7245 6f72 2072 6567 656e 6172     -E- Error genera
  4125dc:	6974 676e 7320 6174 7574 2073 656d 7373     ting status mess
  4125ec:	6761 0d65 000a 0000 492d 202d 6552 7473     age.....-I- Rest
  4125fc:	726f 6e69 2067 6573 7474 6e69 7367 6620     oring settings f
  41260c:	6f72 206d 6f6e 2d6e 6f76 616c 6974 656c     rom non-volatile
  41261c:	6d20 6d65 726f 2e79 2e2e 0a0d 0000 0000      memory.........
  41262c:	492d 202d 6553 7474 6e69 7367 7320 6375     -I- Settings suc
  41263c:	6563 7373 7566 6c6c 2079 6572 7473 726f     cessfully restor
  41264c:	6465 0a0d 0000 0000 492d 202d 6f4e 7320     ed......-I- No s
  41265c:	7465 6974 676e 2073 6f66 6e75 2e64 4420     ettings found. D
  41266c:	6665 7561 746c 7320 7465 6974 676e 2073     efault settings 
  41267c:	7061 6c70 6569 2e64 0a0d 0000 452d 202d     applied.....-E- 
  41268c:	7245 6f72 2072 6572 7473 726f 6e69 2067     Error restoring 
  41269c:	6573 7474 6e69 7367 202e 6544 6166 6c75     settings. Defaul
  4126ac:	2074 6573 7474 6e69 7367 6120 7070 696c     t settings appli
  4126bc:	6465 0d2e 000a 0000 452d 202d 7245 6f72     ed......-E- Erro
  4126cc:	2072 6572 7274 6569 6976 676e 7320 7465     r retrieving set
  4126dc:	6974 676e 2e73 4420 6665 7561 746c 7320     tings. Default s
  4126ec:	7465 6974 676e 2073 7061 6c70 6569 2e64     ettings applied.
  4126fc:	0a0d 0000 7473 6361 206b 766f 7265 6c66     ....stack overfl
  41270c:	776f 2520 2078 7325 0a0d 0000 2d2d 5220     ow %x %s....-- R
  41271c:	626f 206f 4f47 4f47 5220 626f 746f 4320     obo GOGO Robot C
  41272c:	6e6f 7274 6c6f 4d20 5543 5020 6f72 7267     ontrol MCU Progr
  41273c:	6d61 2d20 0d2d 2d0a 202d 4153 344d 5f53     am --..-- SAM4S_
  41274c:	5058 414c 4e49 4445 505f 4f52 2d20 0d2d     XPLAINED_PRO --.
  41275c:	2d0a 202d 6f43 706d 6c69 6465 203a 6f4e     .-- Compiled: No
  41276c:	2076 3033 3220 3130 2036 3131 343a 3a39     v 30 2016 11:49:
  41277c:	3830 2d20 0d2d 000a 454c 2044 6154 6b73     08 --...LED Task
  41278c:	0000 0000 452d 202d 6146 6c69 6465 7420     ....-E- Failed t
  41279c:	206f 7263 6165 6574 4c20 4445 5420 7361     o create LED Tas
  4127ac:	0d6b 000a 492d 202d 7243 6165 6574 2064     k...-I- Created 
  4127bc:	454c 2044 6154 6b73 0a0d 0000 4957 434e     LED Task....WINC
  4127cc:	5420 7361 006b 0000 452d 202d 6146 6c69      Task...-E- Fail
  4127dc:	6465 7420 206f 7263 6165 6574 5720 4e49     ed to create WIN
  4127ec:	2043 6154 6b73 0a0d 0000 0000 492d 202d     C Task......-I- 
  4127fc:	7243 6165 6574 2064 4957 434e 5420 7361     Created WINC Tas
  41280c:	0d6b 000a 6f43 746e 6f72 206c 6f4c 706f     k...Control Loop
  41281c:	5420 7361 006b 0000 452d 202d 6146 6c69      Task...-E- Fail
  41282c:	6465 7420 206f 7263 6165 6574 4320 6e6f     ed to create Con
  41283c:	7274 6c6f 4c20 6f6f 2070 6154 6b73 0a0d     trol Loop Task..
  41284c:	0000 0000 492d 202d 7243 6165 6574 2064     ....-I- Created 
  41285c:	6f43 746e 6f72 206c 6f4c 706f 5420 7361     Control Loop Tas
  41286c:	0d6b 000a 6553 646e 5320 6174 7574 2073     k...Send Status 
  41287c:	6154 6b73 0000 0000 452d 202d 6146 6c69     Task....-E- Fail
  41288c:	6465 7420 206f 7263 6165 6574 5320 6e65     ed to create Sen
  41289c:	2064 7453 7461 7375 5420 7361 0d6b 000a     d Status Task...
  4128ac:	492d 202d 7243 6165 6574 2064 6553 646e     -I- Created Send
  4128bc:	5320 6174 7574 2073 6154 6b73 0a0d 0000      Status Task....
  4128cc:	7173 7472 0000 0000 0043 0000               sqrt....C...

004128d8 <_global_impure_ptr>:
  4128d8:	0030 2000                                   0.. 

004128dc <fpinan.5370>:
  4128dc:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
  4128ec:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  4128fc:	6e61 0000                                   an..

00412900 <tinytens>:
  412900:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  412910:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  412920:	6f43 64ac 0628 1168                         Co.d(.h.

00412928 <fpi.5334>:
  412928:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  412938:	0000 0000                                   ....

0041293c <zeroes.7035>:
  41293c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  41294c:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  41295c:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  41296c:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  41297c:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  41298c:	0030 0000                                   0...

00412990 <blanks.7034>:
  412990:	2020 2020 2020 2020 2020 2020 2020 2020                     

004129a0 <zeroes.6993>:
  4129a0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004129b0 <blanks.6992>:
  4129b0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004129c0 <_ctype_>:
  4129c0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4129d0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4129e0:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4129f0:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  412a00:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  412a10:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  412a20:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  412a30:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  412a40:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  412ac4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00412ad4 <__hexdig>:
	...
  412b04:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  412b14:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  412b34:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  412bd4:	4f50 4953 0058 0000 002e 0000               POSIX.......

00412be0 <__mprec_tens>:
  412be0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  412bf0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  412c00:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  412c10:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  412c20:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  412c30:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  412c40:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  412c50:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  412c60:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  412c70:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  412c80:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  412c90:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  412ca0:	9db4 79d9 7843 44ea                         ...yCx.D

00412ca8 <__mprec_bigtens>:
  412ca8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  412cb8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  412cc8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00412cd0 <p05.5373>:
  412cd0:	0005 0000 0019 0000 007d 0000               ........}...

00412cdc <_init>:
  412cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  412cde:	bf00      	nop
  412ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  412ce2:	bc08      	pop	{r3}
  412ce4:	469e      	mov	lr, r3
  412ce6:	4770      	bx	lr

00412ce8 <__init_array_start>:
  412ce8:	0040d239 	.word	0x0040d239

00412cec <__frame_dummy_init_array_entry>:
  412cec:	004000f1                                ..@.

00412cf0 <_fini>:
  412cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  412cf2:	bf00      	nop
  412cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  412cf6:	bc08      	pop	{r3}
  412cf8:	469e      	mov	lr, r3
  412cfa:	4770      	bx	lr

00412cfc <__fini_array_start>:
  412cfc:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <udp_status_socket>:
2000000c:	ffff                                             .

2000000d <udp_command_socket>:
2000000d:	ffff                                             .

2000000e <tcp_settings_listen_socket>:
2000000e:	ffff                                             .

2000000f <tcp_connection_est_socket>:
2000000f:	ffff                                             .

20000010 <tcp_settings_data_socket>:
20000010:	00ff 0000                                   ....

20000014 <egstrNmBusCapabilities>:
20000014:	1000 0000                                   ....

20000018 <clk_status_reg_adr>:
20000018:	000f 0000                                   ....

2000001c <SystemCoreClock>:
2000001c:	0900 003d                                   ..=.

20000020 <uxCriticalNesting>:
20000020:	aaaa aaaa                                   ....

20000024 <xFreeBytesRemaining>:
20000024:	a000 0000                                   ....

20000028 <xNextTaskUnblockTime>:
20000028:	ffff ffff                                   ....

2000002c <__fdlib_version>:
2000002c:	0001 0000                                   ....

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
20000064:	28d4 0041 0000 0000 0000 0000 0000 0000     .(A.............
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <_impure_ptr>:
20000458:	0030 2000                                   0.. 

2000045c <__malloc_av_>:
	...
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 

20000864 <__malloc_trim_threshold>:
20000864:	0000 0002                                   ....

20000868 <__malloc_sbrk_base>:
20000868:	ffff ffff                                   ....

2000086c <__ctype_ptr__>:
2000086c:	29c0 0041                                   .)A.

20000870 <lconv>:
20000870:	2bdc 0041 15fc 0041 15fc 0041 15fc 0041     .+A...A...A...A.
20000880:	15fc 0041 15fc 0041 15fc 0041 15fc 0041     ..A...A...A...A.
20000890:	15fc 0041 15fc 0041 ffff ffff ffff ffff     ..A...A.........
200008a0:	ffff ffff ffff 0000                         ........

200008a8 <lc_ctype_charset>:
200008a8:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200008c8 <__mb_cur_max>:
200008c8:	0001 0000                                   ....

200008cc <__wctomb>:
200008cc:	0471 0041                                   q.A.
