

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 802365, -- Miss = 198179, rate = 0.2470, -- PendHits = 84499, rate = 0.1053-- ResFail = 14862, rate = 0.0185
Error Per = 50 || Flushes = 3963 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 801768, -- Miss = 197654, rate = 0.2465, -- PendHits = 84752, rate = 0.1057-- ResFail = 15756, rate = 0.0197
Error Per = 50 || Flushes = 3953 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 802280, -- Miss = 198068, rate = 0.2469, -- PendHits = 84726, rate = 0.1056-- ResFail = 16639, rate = 0.0207
Error Per = 50 || Flushes = 3961 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 802146, -- Miss = 197724, rate = 0.2465, -- PendHits = 84882, rate = 0.1058-- ResFail = 15202, rate = 0.0190
Error Per = 50 || Flushes = 3954 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 802304, -- Miss = 198124, rate = 0.2469, -- PendHits = 84627, rate = 0.1055-- ResFail = 14902, rate = 0.0186
Error Per = 50 || Flushes = 3962 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 802896, -- Miss = 198668, rate = 0.2474, -- PendHits = 84586, rate = 0.1054-- ResFail = 15628, rate = 0.0195
Error Per = 50 || Flushes = 3973 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 804224, -- Miss = 198880, rate = 0.2473, -- PendHits = 84893, rate = 0.1056-- ResFail = 15270, rate = 0.0190
Error Per = 50 || Flushes = 3977 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 801701, -- Miss = 197671, rate = 0.2466, -- PendHits = 84653, rate = 0.1056-- ResFail = 14927, rate = 0.0186
Error Per = 50 || Flushes = 3953 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 802400, -- Miss = 197122, rate = 0.2457, -- PendHits = 85022, rate = 0.1060-- ResFail = 14634, rate = 0.0182
Error Per = 50 || Flushes = 3942 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 801818, -- Miss = 198424, rate = 0.2475, -- PendHits = 84457, rate = 0.1053-- ResFail = 16198, rate = 0.0202
Error Per = 50 || Flushes = 3968 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 802754, -- Miss = 198022, rate = 0.2467, -- PendHits = 84889, rate = 0.1057-- ResFail = 15278, rate = 0.0190
Error Per = 50 || Flushes = 3960 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 803266, -- Miss = 198448, rate = 0.2471, -- PendHits = 84727, rate = 0.1055-- ResFail = 15733, rate = 0.0196
Error Per = 50 || Flushes = 3968 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 801912, -- Miss = 197826, rate = 0.2467, -- PendHits = 84645, rate = 0.1056-- ResFail = 16172, rate = 0.0202
Error Per = 50 || Flushes = 3956 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 802848, -- Miss = 198668, rate = 0.2475, -- PendHits = 84586, rate = 0.1054-- ResFail = 15360, rate = 0.0191
Error Per = 50 || Flushes = 3973 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 802610, -- Miss = 197760, rate = 0.2464, -- PendHits = 84940, rate = 0.1058-- ResFail = 16068, rate = 0.0200
Error Per = 50 || Flushes = 3955 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 801936, -- Miss = 198092, rate = 0.2470, -- PendHits = 84570, rate = 0.1055-- ResFail = 15811, rate = 0.0197
Error Per = 50 || Flushes = 3961 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 801624, -- Miss = 197770, rate = 0.2467, -- PendHits = 84610, rate = 0.1055-- ResFail = 15458, rate = 0.0193
Error Per = 50 || Flushes = 3955 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 803634, -- Miss = 198472, rate = 0.2470, -- PendHits = 84827, rate = 0.1056-- ResFail = 14697, rate = 0.0183
Error Per = 50 || Flushes = 3969 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 803540, -- Miss = 198452, rate = 0.2470, -- PendHits = 84737, rate = 0.1055-- ResFail = 15165, rate = 0.0189
Error Per = 50 || Flushes = 3969 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 803266, -- Miss = 198274, rate = 0.2468, -- PendHits = 84976, rate = 0.1058-- ResFail = 15492, rate = 0.0193
Error Per = 50 || Flushes = 3965 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 803565, -- Miss = 198449, rate = 0.2470, -- PendHits = 84974, rate = 0.1057-- ResFail = 16033, rate = 0.0200
Error Per = 50 || Flushes = 3968 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 802898, -- Miss = 198668, rate = 0.2474, -- PendHits = 84688, rate = 0.1055-- ResFail = 15069, rate = 0.0188
Error Per = 50 || Flushes = 3973 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 802648, -- Miss = 198190, rate = 0.2469, -- PendHits = 84715, rate = 0.1055-- ResFail = 15671, rate = 0.0195
Error Per = 50 || Flushes = 3963 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 803832, -- Miss = 198394, rate = 0.2468, -- PendHits = 84881, rate = 0.1056-- ResFail = 15322, rate = 0.0191
Error Per = 50 || Flushes = 3967 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 803120, -- Miss = 198240, rate = 0.2468, -- PendHits = 84642, rate = 0.1054-- ResFail = 15510, rate = 0.0193
Error Per = 50 || Flushes = 3964 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 801106, -- Miss = 197298, rate = 0.2463, -- PendHits = 84704, rate = 0.1057-- ResFail = 16001, rate = 0.0200
Error Per = 50 || Flushes = 3945 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 804055, -- Miss = 198765, rate = 0.2472, -- PendHits = 84879, rate = 0.1056-- ResFail = 15451, rate = 0.0192
Error Per = 50 || Flushes = 3975 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 802160, -- Miss = 198294, rate = 0.2472, -- PendHits = 84698, rate = 0.1056-- ResFail = 15193, rate = 0.0189
Error Per = 50 || Flushes = 3965 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 802552, -- Miss = 198130, rate = 0.2469, -- PendHits = 84701, rate = 0.1055-- ResFail = 15512, rate = 0.0193
Error Per = 50 || Flushes = 3962 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 803680, -- Miss = 198834, rate = 0.2474, -- PendHits = 84617, rate = 0.1053-- ResFail = 15695, rate = 0.0195
Error Per = 50 || Flushes = 3976 || slicingInterval = 5000
a0c27324ff128d31f6e6e8863f7c165e  /home/pars/Documents/expSetups/a5/2DConv_50_L1D
Extracting PTX file and ptxas options    1: 2DConv_50_L1D.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a5/2DConv_50_L1D
self exe links to: /home/pars/Documents/expSetups/a5/2DConv_50_L1D
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a5/2DConv_50_L1D
Running md5sum using "md5sum /home/pars/Documents/expSetups/a5/2DConv_50_L1D "
self exe links to: /home/pars/Documents/expSetups/a5/2DConv_50_L1D
Extracting specific PTX file named 2DConv_50_L1D.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x55b2595a1e2d, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing 2DConv_50_L1D.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file 2DConv_50_L1D.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from 2DConv_50_L1D.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=24, lmem=0, smem=0, cmem=368
setting device 0 with name GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda2de3b48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda2de3b40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b2595a1e2d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (2DConv_50_L1D.1.sm_75.ptx:41) @%p3 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (2DConv_50_L1D.1.sm_75.ptx:74) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (64,256,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 313508
gpu_sim_insn = 188514416
gpu_ipc =     601.3066
gpu_tot_sim_cycle = 313508
gpu_tot_sim_insn = 188514416
gpu_tot_ipc =     601.3066
gpu_tot_issued_cta = 16384
gpu_occupancy = 63.8663% 
gpu_tot_occupancy = 63.8663% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7566
partiton_level_parallism_total  =       4.7566
partiton_level_parallism_util =       4.8887
partiton_level_parallism_util_total  =       4.8887
L2_BW  =     207.7690 GB/Sec
L2_BW_total  =     207.7690 GB/Sec
gpu_total_sim_rate=53494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 199150, Miss = 49683, Miss_rate = 0.249, Pending_hits = 21205, Reservation_fails = 4378
	L1D_cache_core[1]: Access = 198782, Miss = 49696, Miss_rate = 0.250, Pending_hits = 20931, Reservation_fails = 4106
	L1D_cache_core[2]: Access = 198916, Miss = 49661, Miss_rate = 0.250, Pending_hits = 21078, Reservation_fails = 4070
	L1D_cache_core[3]: Access = 199518, Miss = 49652, Miss_rate = 0.249, Pending_hits = 21188, Reservation_fails = 4261
	L1D_cache_core[4]: Access = 199063, Miss = 49497, Miss_rate = 0.249, Pending_hits = 21178, Reservation_fails = 4178
	L1D_cache_core[5]: Access = 199725, Miss = 49816, Miss_rate = 0.249, Pending_hits = 21182, Reservation_fails = 3848
	L1D_cache_core[6]: Access = 199356, Miss = 49690, Miss_rate = 0.249, Pending_hits = 21102, Reservation_fails = 4456
	L1D_cache_core[7]: Access = 199029, Miss = 49712, Miss_rate = 0.250, Pending_hits = 20935, Reservation_fails = 4293
	L1D_cache_core[8]: Access = 199433, Miss = 49767, Miss_rate = 0.250, Pending_hits = 21143, Reservation_fails = 4295
	L1D_cache_core[9]: Access = 199357, Miss = 49818, Miss_rate = 0.250, Pending_hits = 21132, Reservation_fails = 4100
	L1D_cache_core[10]: Access = 199655, Miss = 49799, Miss_rate = 0.249, Pending_hits = 21161, Reservation_fails = 4126
	L1D_cache_core[11]: Access = 199227, Miss = 49592, Miss_rate = 0.249, Pending_hits = 21141, Reservation_fails = 4460
	L1D_cache_core[12]: Access = 199617, Miss = 49700, Miss_rate = 0.249, Pending_hits = 21235, Reservation_fails = 4062
	L1D_cache_core[13]: Access = 198554, Miss = 49647, Miss_rate = 0.250, Pending_hits = 21014, Reservation_fails = 4160
	L1D_cache_core[14]: Access = 199082, Miss = 49813, Miss_rate = 0.250, Pending_hits = 20978, Reservation_fails = 3992
	L1D_cache_core[15]: Access = 199449, Miss = 49682, Miss_rate = 0.249, Pending_hits = 21073, Reservation_fails = 4116
	L1D_cache_core[16]: Access = 199819, Miss = 49825, Miss_rate = 0.249, Pending_hits = 21163, Reservation_fails = 4230
	L1D_cache_core[17]: Access = 198983, Miss = 49735, Miss_rate = 0.250, Pending_hits = 21051, Reservation_fails = 4058
	L1D_cache_core[18]: Access = 199738, Miss = 49807, Miss_rate = 0.249, Pending_hits = 21158, Reservation_fails = 3943
	L1D_cache_core[19]: Access = 198904, Miss = 49698, Miss_rate = 0.250, Pending_hits = 21087, Reservation_fails = 3851
	L1D_cache_core[20]: Access = 199453, Miss = 49821, Miss_rate = 0.250, Pending_hits = 21069, Reservation_fails = 4393
	L1D_cache_core[21]: Access = 199986, Miss = 49817, Miss_rate = 0.249, Pending_hits = 21160, Reservation_fails = 4389
	L1D_cache_core[22]: Access = 199704, Miss = 49650, Miss_rate = 0.249, Pending_hits = 21196, Reservation_fails = 4056
	L1D_cache_core[23]: Access = 199618, Miss = 49711, Miss_rate = 0.249, Pending_hits = 21156, Reservation_fails = 4293
	L1D_cache_core[24]: Access = 198941, Miss = 49668, Miss_rate = 0.250, Pending_hits = 21074, Reservation_fails = 4395
	L1D_cache_core[25]: Access = 199099, Miss = 49633, Miss_rate = 0.249, Pending_hits = 21106, Reservation_fails = 4284
	L1D_cache_core[26]: Access = 199181, Miss = 49768, Miss_rate = 0.250, Pending_hits = 21018, Reservation_fails = 4056
	L1D_cache_core[27]: Access = 198327, Miss = 49589, Miss_rate = 0.250, Pending_hits = 20935, Reservation_fails = 4451
	L1D_cache_core[28]: Access = 199023, Miss = 49606, Miss_rate = 0.249, Pending_hits = 21085, Reservation_fails = 4337
	L1D_cache_core[29]: Access = 199352, Miss = 49684, Miss_rate = 0.249, Pending_hits = 21140, Reservation_fails = 3844
	L1D_total_cache_accesses = 5978041
	L1D_total_cache_misses = 1491237
	L1D_total_cache_miss_rate = 0.2495
	L1D_total_cache_pending_hits = 633074
	L1D_total_cache_reservation_fails = 125481
	L1D_cache_data_port_util = 0.417
	L1D_cache_fill_port_util = 0.105
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3853730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 633074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 473271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 122974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 494190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 633074
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 392832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5454265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523776

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 122974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2507
ctas_completed 16384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6273, 6302, 6302, 6302, 6302, 6302, 6302, 6273, 6256, 6256, 6256, 6256, 6256, 6256, 6256, 6227, 
gpgpu_n_tot_thrd_icount = 192819200
gpgpu_n_tot_w_icount = 6025600
gpgpu_n_stall_shd_mem = 770357
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 967461
gpgpu_n_mem_write_global = 523776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 37675044
gpgpu_n_store_insn = 4186116
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8388608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2847
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 767510
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:641079	W0_Idle:3068931	W0_Scoreboard:27213122	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:118668	W32:5906932
single_issue_nums: WS0:1505472	WS1:1507328	WS2:1507328	WS3:1505472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7739688 {8:967461,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20951040 {40:523776,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38698440 {40:967461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4190208 {8:523776,}
maxmflatency = 766 
max_icnt2mem_latency = 200 
maxmrqlatency = 291 
max_icnt2sh_latency = 48 
averagemflatency = 293 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:370513 	58113 	43584 	40120 	65720 	52924 	10791 	993 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	802622 	686061 	2554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1478150 	11474 	1613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1241518 	190779 	52232 	6586 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11873     11888     12243     12241     13006     13001     14487     14483     15353     15370     15348     15350     16760     16764     17733     17736 
dram[1]:     11874     11870     12237     12242     12997     13031     14486     14522     15370     15364     15376     15372     16760     16786     17762     17749 
dram[2]:     11924     11919     12283     12279     13019     13014     14509     14505     15398     15370     15373     15409     16799     16794     17745     17792 
dram[3]:     11915     11935     12284     12290     13035     13032     14539     14529     15365     15370     15397     15394     16791     16821     17804     17800 
dram[4]:     11959     11957     12291     12312     12998     12996     14504     14498     15364     15365     15418     15391     16763     16768     17741     17754 
dram[5]:     11952     11948     12313     12311     12992     13007     14496     14512     15365     15372     15386     15418     16780     16788     17773     17767 
dram[6]:     11962     11964     12307     12319     12999     13029     14513     14514     15365     15385     15440     15458     16807     16799     17772     17787 
dram[7]:     11960     11960     12334     12341     13027     13023     14552     14540     15380     15397     15475     15470     16799     16843     17796     17804 
dram[8]:     11955     11997     12336     12341     12994     13006     14497     14492     15356     15360     15540     15516     16764     16779     17737     17758 
dram[9]:     12020     12016     12333     12348     13020     13038     14491     14507     15358     15376     15512     15552     16776     16789     17766     17754 
dram[10]:     11961     11957     12359     12359     13029     13012     14513     14509     15381     15364     15564     15611     16801     16803     17750     17780 
dram[11]:     11997     11992     12373     12354     13008     13017     14522     14519     15358     15377     15709     15952     16795     16831     17806     17813 
average row accesses per activate:
dram[0]: 39.717648 39.717648 37.098900 37.098900 34.285713 35.000000 35.000000 36.521740 38.632183 40.493977 36.571430 37.393257 35.234043 32.470589 37.636364 37.636364 
dram[1]: 39.717648 39.717648 37.932583 37.932583 34.285713 35.000000 35.744682 35.744682 40.493977 39.541176 36.571430 35.784946 33.795918 33.795918 37.636364 37.636364 
dram[2]: 39.717648 39.717648 37.098900 37.098900 34.285713 34.285713 35.000000 35.000000 40.493977 40.493977 35.784946 36.571430 32.470589 33.795918 36.799999 36.799999 
dram[3]: 39.717648 39.717648 37.098900 37.932583 35.000000 40.000000 35.744682 35.000000 40.493977 40.493977 36.571430 35.784946 31.846153 38.511627 38.511627 37.636364 
dram[4]: 38.804596 38.804596 37.098900 37.932583 37.333332 38.181820 35.000000 35.000000 40.975609 40.000000 33.575756 34.989475 38.511627 36.799999 36.799999 36.000000 
dram[5]: 38.804596 38.804596 37.098900 35.536842 40.000000 39.069767 36.521740 35.744682 36.521740 40.975609 34.268040 34.268040 39.428570 38.511627 36.799999 36.000000 
dram[6]: 37.932583 37.932583 38.804596 36.301075 38.181820 35.744682 36.521740 36.521740 39.069767 39.069767 34.989475 34.989475 38.511627 38.511627 36.000000 36.000000 
dram[7]: 37.098900 37.932583 37.098900 37.098900 37.333332 38.181820 35.000000 35.744682 39.069767 40.000000 34.268040 33.575756 38.511627 38.511627 35.234043 36.000000 
dram[8]: 41.679012 41.679012 35.536842 35.536842 31.698112 32.941177 36.521740 36.521740 41.493828 41.493828 34.989475 37.348316 31.846153 33.119999 36.000000 36.000000 
dram[9]: 41.679012 41.679012 37.098900 37.932583 31.111111 32.941177 35.000000 35.000000 41.493828 41.493828 34.268040 36.527473 34.500000 32.470589 35.234043 36.000000 
dram[10]: 41.679012 40.674698 35.536842 37.098900 32.941177 32.941177 35.000000 35.744682 41.493828 41.493828 35.741936 36.527473 31.846153 30.666666 36.000000 35.234043 
dram[11]: 40.674698 40.674698 36.301075 37.098900 34.285713 32.941177 35.000000 40.975609 41.493828 41.493828 36.527473 39.105881 31.846153 33.795918 36.000000 40.390244 
average row locality = 642768/17474 = 36.784252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[1]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[2]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[3]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2688      2688      2688      2688 
dram[4]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[5]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[6]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[7]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[8]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[9]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[10]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
dram[11]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2688      2688      2688      2688 
total dram reads = 524288
bank skew: 2752/2688 = 1.02
chip skew: 43696/43688 = 1.00
number of total write accesses:
dram[0]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[1]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[2]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[3]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[4]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[5]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[6]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[7]:      2496      2496      2496      2496      2432      2432      2432      2432      2432      2432      2464      2464      2496      2496      2496      2496 
dram[8]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[9]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[10]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
dram[11]:      2496      2496      2496      2496      2432      2432      2432      2432      2436      2436      2464      2464      2496      2496      2496      2496 
total dram writes = 473920
bank skew: 2496/2432 = 1.03
chip skew: 39496/39488 = 1.00
average mf latency per bank:
dram[0]:        425       431       446       452       462       468       415       419       426       433       442       448       453       459       410       415
dram[1]:        430       432       452       453       467       468       418       420       433       434       449       450       459       460       414       414
dram[2]:        431       432       452       452       466       468       419       421       432       434       448       448       459       459       413       413
dram[3]:        430       425       450       445       464       459       417       413       432       428       446       441       457       451       412       408
dram[4]:        424       430       446       453       451       454       424       430       427       431       444       450       442       448       418       425
dram[5]:        428       431       452       455       453       455       428       430       431       434       450       450       447       447       425       426
dram[6]:        429       431       451       454       455       455       429       431       431       432       449       450       447       447       424       425
dram[7]:        430       423       452       448       452       447       428       423       429       423       448       445       445       441       424       419
dram[8]:        413       418       457       464       450       456       426       430       416       420       453       460       442       448       420       424
dram[9]:        416       419       461       464       456       457       430       432       419       421       460       461       447       448       425       425
dram[10]:        418       419       465       465       456       456       429       430       418       419       459       461       447       448       425       426
dram[11]:        417       412       461       456       454       450       428       421       418       414       458       453       446       442       424       418
maximum mf latency per bank:
dram[0]:        543       548       639       651       749       760       450       461       486       460       488       516       446       452       447       448
dram[1]:        540       551       639       644       700       708       458       480       466       492       477       467       499       460       508       463
dram[2]:        529       563       637       657       716       709       483       479       482       531       488       547       464       507       444       457
dram[3]:        544       570       634       648       713       704       466       436       523       520       475       481       453       464       451       442
dram[4]:        534       557       655       665       755       766       449       462       491       492       480       482       456       474       464       479
dram[5]:        546       561       656       668       731       728       447       480       490       450       459       453       463       454       468       462
dram[6]:        554       566       641       684       701       744       446       467       478       500       517       490       469       500       444       468
dram[7]:        576       573       644       667       712       731       460       481       473       462       481       470       510       494       439       472
dram[8]:        553       541       623       666       728       766       468       481       472       467       464       453       456       458       467       454
dram[9]:        546       542       630       667       713       718       471       463       466       486       463       510       470       473       478       489
dram[10]:        554       578       638       658       694       752       473       465       441       473       469       465       467       491       454       459
dram[11]:        581       583       636       656       694       705       484       459       464       443       473       471       513       506       521       513

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717907 n_act=1472 n_pre=1456 n_ref_event=4572360550251980812 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=554535 dram_eff=0.6001
bk0: 2752a 740620i bk1: 2752a 739371i bk2: 2752a 744547i bk3: 2752a 740961i bk4: 2752a 741140i bk5: 2752a 738096i bk6: 2752a 743496i bk7: 2752a 741798i bk8: 2752a 742254i bk9: 2752a 743801i bk10: 2712a 744173i bk11: 2712a 742670i bk12: 2688a 743044i bk13: 2688a 740403i bk14: 2688a 746165i bk15: 2688a 743948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972821
Row_Buffer_Locality_read = 0.982790
Row_Buffer_Locality_write = 0.928702
Bank_Level_Parallism = 2.283086
Bank_Level_Parallism_Col = 2.404012
Bank_Level_Parallism_Ready = 1.292731
write_to_read_ratio_blp_rw_average = 0.533646
GrpLevelPara = 1.973593 

BW Util details:
bwutil = 0.413901 
total_CMD = 803979 
util_bw = 332768 
Wasted_Col = 136231 
Wasted_Row = 7202 
Idle = 327778 

BW Util Bottlenecks: 
RCDc_limit = 8488 
RCDWRc_limit = 4872 
WTRc_limit = 70909 
RTWc_limit = 103803 
CCDLc_limit = 70336 
rwq = 0 
CCDLc_limit_alone = 56778 
WTRc_limit_alone = 65425 
RTWc_limit_alone = 95729 

Commands details: 
total_CMD = 803979 
n_nop = 717907 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1472 
n_pre = 1456 
n_ref = 4572360550251980812 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2928 
issued_total_col = 83192 
Row_Bus_Util =  0.003642 
CoL_Bus_Util = 0.103475 
Either_Row_CoL_Bus_Util = 0.107058 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.000558 
queue_avg = 1.510515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717915 n_act=1470 n_pre=1454 n_ref_event=0 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=552384 dram_eff=0.6024
bk0: 2752a 743195i bk1: 2752a 742734i bk2: 2752a 741245i bk3: 2752a 739402i bk4: 2752a 742263i bk5: 2752a 737649i bk6: 2752a 746806i bk7: 2752a 741690i bk8: 2752a 742694i bk9: 2752a 740756i bk10: 2712a 742436i bk11: 2712a 740534i bk12: 2688a 740802i bk13: 2688a 740899i bk14: 2688a 741291i bk15: 2688a 741746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972858
Row_Buffer_Locality_read = 0.982813
Row_Buffer_Locality_write = 0.928803
Bank_Level_Parallism = 2.313299
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.309656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.413901 
total_CMD = 803979 
util_bw = 332768 
Wasted_Col = 134562 
Wasted_Row = 7240 
Idle = 329409 

BW Util Bottlenecks: 
RCDc_limit = 8347 
RCDWRc_limit = 5036 
WTRc_limit = 72521 
RTWc_limit = 102628 
CCDLc_limit = 69013 
rwq = 0 
CCDLc_limit_alone = 55643 
WTRc_limit_alone = 67087 
RTWc_limit_alone = 94692 

Commands details: 
total_CMD = 803979 
n_nop = 717915 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1470 
n_pre = 1454 
n_ref = 0 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2924 
issued_total_col = 83192 
Row_Bus_Util =  0.003637 
CoL_Bus_Util = 0.103475 
Either_Row_CoL_Bus_Util = 0.107048 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000604 
queue_avg = 1.532693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717874 n_act=1486 n_pre=1470 n_ref_event=0 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=550800 dram_eff=0.6042
bk0: 2752a 743564i bk1: 2752a 740459i bk2: 2752a 742995i bk3: 2752a 740978i bk4: 2752a 742391i bk5: 2752a 738412i bk6: 2752a 742913i bk7: 2752a 740190i bk8: 2752a 743602i bk9: 2752a 742100i bk10: 2712a 739066i bk11: 2712a 739799i bk12: 2688a 741147i bk13: 2688a 741521i bk14: 2688a 745658i bk15: 2688a 744742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972559
Row_Buffer_Locality_read = 0.982630
Row_Buffer_Locality_write = 0.927993
Bank_Level_Parallism = 2.308835
Bank_Level_Parallism_Col = 2.257981
Bank_Level_Parallism_Ready = 1.302199
write_to_read_ratio_blp_rw_average = 0.530427
GrpLevelPara = 1.997661 

BW Util details:
bwutil = 0.413901 
total_CMD = 803979 
util_bw = 332768 
Wasted_Col = 134105 
Wasted_Row = 6765 
Idle = 330341 

BW Util Bottlenecks: 
RCDc_limit = 8402 
RCDWRc_limit = 4887 
WTRc_limit = 72619 
RTWc_limit = 101711 
CCDLc_limit = 68952 
rwq = 0 
CCDLc_limit_alone = 55272 
WTRc_limit_alone = 67004 
RTWc_limit_alone = 93646 

Commands details: 
total_CMD = 803979 
n_nop = 717874 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1486 
n_pre = 1470 
n_ref = 0 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2956 
issued_total_col = 83192 
Row_Bus_Util =  0.003677 
CoL_Bus_Util = 0.103475 
Either_Row_CoL_Bus_Util = 0.107099 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000499 
queue_avg = 1.525216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717953 n_act=1450 n_pre=1434 n_ref_event=0 n_req=53570 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=557119 dram_eff=0.5973
bk0: 2752a 742379i bk1: 2752a 740575i bk2: 2752a 743773i bk3: 2752a 741495i bk4: 2752a 741585i bk5: 2752a 739987i bk6: 2752a 746555i bk7: 2752a 743367i bk8: 2752a 744059i bk9: 2752a 743275i bk10: 2712a 744569i bk11: 2712a 743544i bk12: 2688a 741419i bk13: 2688a 740667i bk14: 2688a 747416i bk15: 2688a 745341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973231
Row_Buffer_Locality_read = 0.983042
Row_Buffer_Locality_write = 0.929816
Bank_Level_Parallism = 2.246525
Bank_Level_Parallism_Col = 2.200921
Bank_Level_Parallism_Ready = 1.282113
write_to_read_ratio_blp_rw_average = 0.527651
GrpLevelPara = 1.953751 

BW Util details:
bwutil = 0.413901 
total_CMD = 803979 
util_bw = 332768 
Wasted_Col = 137865 
Wasted_Row = 7376 
Idle = 325970 

BW Util Bottlenecks: 
RCDc_limit = 8771 
RCDWRc_limit = 4790 
WTRc_limit = 73785 
RTWc_limit = 98581 
CCDLc_limit = 70946 
rwq = 0 
CCDLc_limit_alone = 57491 
WTRc_limit_alone = 67816 
RTWc_limit_alone = 91095 

Commands details: 
total_CMD = 803979 
n_nop = 717953 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1450 
n_pre = 1434 
n_ref = 0 
n_req = 53570 
total_req = 83192 

Dual Bus Interface Util: 
issued_total_row = 2884 
issued_total_col = 83192 
Row_Bus_Util =  0.003587 
CoL_Bus_Util = 0.103475 
Either_Row_CoL_Bus_Util = 0.107000 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.000581 
queue_avg = 1.491407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717949 n_act=1458 n_pre=1442 n_ref_event=0 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4138
n_activity=556123 dram_eff=0.5983
bk0: 2752a 744422i bk1: 2752a 741144i bk2: 2752a 742802i bk3: 2752a 742146i bk4: 2752a 738996i bk5: 2752a 741702i bk6: 2752a 743181i bk7: 2752a 742159i bk8: 2752a 743777i bk9: 2752a 745411i bk10: 2708a 743110i bk11: 2708a 739862i bk12: 2688a 741289i bk13: 2688a 738363i bk14: 2688a 743252i bk15: 2688a 742351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973077
Row_Buffer_Locality_read = 0.982924
Row_Buffer_Locality_write = 0.929498
Bank_Level_Parallism = 2.283935
Bank_Level_Parallism_Col = 2.235131
Bank_Level_Parallism_Ready = 1.291020
write_to_read_ratio_blp_rw_average = 0.534933
GrpLevelPara = 1.975689 

BW Util details:
bwutil = 0.413822 
total_CMD = 803979 
util_bw = 332704 
Wasted_Col = 137544 
Wasted_Row = 6972 
Idle = 326759 

BW Util Bottlenecks: 
RCDc_limit = 8475 
RCDWRc_limit = 4911 
WTRc_limit = 71442 
RTWc_limit = 104761 
CCDLc_limit = 71635 
rwq = 0 
CCDLc_limit_alone = 57370 
WTRc_limit_alone = 65709 
RTWc_limit_alone = 96229 

Commands details: 
total_CMD = 803979 
n_nop = 717949 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1458 
n_pre = 1442 
n_ref = 0 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2900 
issued_total_col = 83176 
Row_Bus_Util =  0.003607 
CoL_Bus_Util = 0.103455 
Either_Row_CoL_Bus_Util = 0.107005 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000535 
queue_avg = 1.513750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717960 n_act=1452 n_pre=1436 n_ref_event=0 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4138
n_activity=551520 dram_eff=0.6032
bk0: 2752a 744754i bk1: 2752a 743086i bk2: 2752a 744684i bk3: 2752a 743862i bk4: 2752a 742237i bk5: 2752a 738469i bk6: 2752a 746143i bk7: 2752a 743820i bk8: 2752a 742062i bk9: 2752a 741992i bk10: 2708a 741635i bk11: 2708a 740247i bk12: 2688a 738202i bk13: 2688a 739504i bk14: 2688a 740905i bk15: 2688a 741121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973189
Row_Buffer_Locality_read = 0.982993
Row_Buffer_Locality_write = 0.929801
Bank_Level_Parallism = 2.289961
Bank_Level_Parallism_Col = 2.242236
Bank_Level_Parallism_Ready = 1.293232
write_to_read_ratio_blp_rw_average = 0.539533
GrpLevelPara = 1.987875 

BW Util details:
bwutil = 0.413822 
total_CMD = 803979 
util_bw = 332704 
Wasted_Col = 136365 
Wasted_Row = 6889 
Idle = 328021 

BW Util Bottlenecks: 
RCDc_limit = 8267 
RCDWRc_limit = 5143 
WTRc_limit = 71315 
RTWc_limit = 105951 
CCDLc_limit = 69068 
rwq = 0 
CCDLc_limit_alone = 55695 
WTRc_limit_alone = 65975 
RTWc_limit_alone = 97918 

Commands details: 
total_CMD = 803979 
n_nop = 717960 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1452 
n_pre = 1436 
n_ref = 0 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2888 
issued_total_col = 83176 
Row_Bus_Util =  0.003592 
CoL_Bus_Util = 0.103455 
Either_Row_CoL_Bus_Util = 0.106992 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000523 
queue_avg = 1.448142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717948 n_act=1458 n_pre=1442 n_ref_event=0 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4138
n_activity=551202 dram_eff=0.6036
bk0: 2752a 744756i bk1: 2752a 743586i bk2: 2752a 746280i bk3: 2752a 743450i bk4: 2752a 740538i bk5: 2752a 739066i bk6: 2752a 744224i bk7: 2752a 742049i bk8: 2752a 742756i bk9: 2752a 741320i bk10: 2708a 739881i bk11: 2708a 740320i bk12: 2688a 739309i bk13: 2688a 738943i bk14: 2688a 741969i bk15: 2688a 741466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973077
Row_Buffer_Locality_read = 0.982924
Row_Buffer_Locality_write = 0.929498
Bank_Level_Parallism = 2.303505
Bank_Level_Parallism_Col = 2.256074
Bank_Level_Parallism_Ready = 1.291785
write_to_read_ratio_blp_rw_average = 0.536177
GrpLevelPara = 1.994468 

BW Util details:
bwutil = 0.413822 
total_CMD = 803979 
util_bw = 332704 
Wasted_Col = 135091 
Wasted_Row = 6923 
Idle = 329261 

BW Util Bottlenecks: 
RCDc_limit = 8528 
RCDWRc_limit = 5016 
WTRc_limit = 70300 
RTWc_limit = 106005 
CCDLc_limit = 69120 
rwq = 0 
CCDLc_limit_alone = 55702 
WTRc_limit_alone = 65057 
RTWc_limit_alone = 97830 

Commands details: 
total_CMD = 803979 
n_nop = 717948 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1458 
n_pre = 1442 
n_ref = 0 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2900 
issued_total_col = 83176 
Row_Bus_Util =  0.003607 
CoL_Bus_Util = 0.103455 
Either_Row_CoL_Bus_Util = 0.107007 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000523 
queue_avg = 1.463292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717925 n_act=1470 n_pre=1454 n_ref_event=0 n_req=53560 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39488 bw_util=0.4138
n_activity=557889 dram_eff=0.5964
bk0: 2752a 742482i bk1: 2752a 743512i bk2: 2752a 744105i bk3: 2752a 742126i bk4: 2752a 739336i bk5: 2752a 738299i bk6: 2752a 746228i bk7: 2752a 743175i bk8: 2752a 744623i bk9: 2752a 742985i bk10: 2708a 743352i bk11: 2708a 740259i bk12: 2688a 741307i bk13: 2688a 737801i bk14: 2688a 743417i bk15: 2688a 741273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972853
Row_Buffer_Locality_read = 0.982787
Row_Buffer_Locality_write = 0.928890
Bank_Level_Parallism = 2.266844
Bank_Level_Parallism_Col = 2.219811
Bank_Level_Parallism_Ready = 1.284484
write_to_read_ratio_blp_rw_average = 0.527845
GrpLevelPara = 1.966141 

BW Util details:
bwutil = 0.413822 
total_CMD = 803979 
util_bw = 332704 
Wasted_Col = 140343 
Wasted_Row = 7156 
Idle = 323776 

BW Util Bottlenecks: 
RCDc_limit = 8419 
RCDWRc_limit = 5186 
WTRc_limit = 76172 
RTWc_limit = 104075 
CCDLc_limit = 72940 
rwq = 0 
CCDLc_limit_alone = 58511 
WTRc_limit_alone = 70186 
RTWc_limit_alone = 95632 

Commands details: 
total_CMD = 803979 
n_nop = 717925 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39488 
n_act = 1470 
n_pre = 1454 
n_ref = 0 
n_req = 53560 
total_req = 83176 

Dual Bus Interface Util: 
issued_total_row = 2924 
issued_total_col = 83176 
Row_Bus_Util =  0.003637 
CoL_Bus_Util = 0.103455 
Either_Row_CoL_Bus_Util = 0.107035 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000535 
queue_avg = 1.515273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51527
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717858 n_act=1494 n_pre=1478 n_ref_event=0 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=555037 dram_eff=0.5995
bk0: 2752a 744022i bk1: 2752a 743310i bk2: 2752a 747198i bk3: 2752a 744133i bk4: 2752a 739558i bk5: 2752a 738011i bk6: 2752a 742598i bk7: 2752a 740112i bk8: 2752a 740727i bk9: 2752a 740203i bk10: 2708a 742036i bk11: 2708a 740343i bk12: 2688a 741400i bk13: 2688a 739746i bk14: 2688a 745181i bk15: 2688a 743300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972406
Row_Buffer_Locality_read = 0.982535
Row_Buffer_Locality_write = 0.927588
Bank_Level_Parallism = 2.276897
Bank_Level_Parallism_Col = 2.226172
Bank_Level_Parallism_Ready = 1.285188
write_to_read_ratio_blp_rw_average = 0.532131
GrpLevelPara = 1.967269 

BW Util details:
bwutil = 0.413862 
total_CMD = 803979 
util_bw = 332736 
Wasted_Col = 139047 
Wasted_Row = 6933 
Idle = 325263 

BW Util Bottlenecks: 
RCDc_limit = 8841 
RCDWRc_limit = 4988 
WTRc_limit = 73983 
RTWc_limit = 105538 
CCDLc_limit = 71424 
rwq = 0 
CCDLc_limit_alone = 57192 
WTRc_limit_alone = 68234 
RTWc_limit_alone = 97055 

Commands details: 
total_CMD = 803979 
n_nop = 717858 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1494 
n_pre = 1478 
n_ref = 0 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 83184 
Row_Bus_Util =  0.003697 
CoL_Bus_Util = 0.103465 
Either_Row_CoL_Bus_Util = 0.107118 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000406 
queue_avg = 1.555514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55551
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717868 n_act=1494 n_pre=1478 n_ref_event=0 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=551555 dram_eff=0.6033
bk0: 2752a 743079i bk1: 2752a 742583i bk2: 2752a 746199i bk3: 2752a 743485i bk4: 2752a 739221i bk5: 2752a 736725i bk6: 2752a 741798i bk7: 2752a 740542i bk8: 2752a 741999i bk9: 2752a 741389i bk10: 2708a 744397i bk11: 2708a 740786i bk12: 2688a 740846i bk13: 2688a 739238i bk14: 2688a 743438i bk15: 2688a 742684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972406
Row_Buffer_Locality_read = 0.982535
Row_Buffer_Locality_write = 0.927588
Bank_Level_Parallism = 2.306148
Bank_Level_Parallism_Col = 2.257135
Bank_Level_Parallism_Ready = 1.294833
write_to_read_ratio_blp_rw_average = 0.537377
GrpLevelPara = 1.990654 

BW Util details:
bwutil = 0.413862 
total_CMD = 803979 
util_bw = 332736 
Wasted_Col = 134853 
Wasted_Row = 7081 
Idle = 329309 

BW Util Bottlenecks: 
RCDc_limit = 8845 
RCDWRc_limit = 5011 
WTRc_limit = 71388 
RTWc_limit = 104099 
CCDLc_limit = 69018 
rwq = 0 
CCDLc_limit_alone = 55289 
WTRc_limit_alone = 65816 
RTWc_limit_alone = 95942 

Commands details: 
total_CMD = 803979 
n_nop = 717868 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1494 
n_pre = 1478 
n_ref = 0 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2972 
issued_total_col = 83184 
Row_Bus_Util =  0.003697 
CoL_Bus_Util = 0.103465 
Either_Row_CoL_Bus_Util = 0.107106 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.000523 
queue_avg = 1.492712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717838 n_act=1504 n_pre=1488 n_ref_event=0 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=552886 dram_eff=0.6018
bk0: 2752a 742410i bk1: 2752a 741562i bk2: 2752a 743971i bk3: 2752a 742723i bk4: 2752a 739307i bk5: 2752a 739747i bk6: 2752a 743317i bk7: 2752a 741791i bk8: 2752a 742521i bk9: 2752a 742837i bk10: 2708a 744659i bk11: 2708a 740861i bk12: 2688a 740068i bk13: 2688a 738450i bk14: 2688a 743500i bk15: 2688a 741305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972219
Row_Buffer_Locality_read = 0.982421
Row_Buffer_Locality_write = 0.927081
Bank_Level_Parallism = 2.295711
Bank_Level_Parallism_Col = 2.244823
Bank_Level_Parallism_Ready = 1.294109
write_to_read_ratio_blp_rw_average = 0.537138
GrpLevelPara = 1.981636 

BW Util details:
bwutil = 0.413862 
total_CMD = 803979 
util_bw = 332736 
Wasted_Col = 136484 
Wasted_Row = 6997 
Idle = 327762 

BW Util Bottlenecks: 
RCDc_limit = 9036 
RCDWRc_limit = 5273 
WTRc_limit = 70530 
RTWc_limit = 106624 
CCDLc_limit = 69463 
rwq = 0 
CCDLc_limit_alone = 55667 
WTRc_limit_alone = 65185 
RTWc_limit_alone = 98173 

Commands details: 
total_CMD = 803979 
n_nop = 717838 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1504 
n_pre = 1488 
n_ref = 0 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2992 
issued_total_col = 83184 
Row_Bus_Util =  0.003721 
CoL_Bus_Util = 0.103465 
Either_Row_CoL_Bus_Util = 0.107143 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000406 
queue_avg = 1.500019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50002
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=803979 n_nop=717934 n_act=1458 n_pre=1442 n_ref_event=0 n_req=53562 n_rd=43688 n_rd_L2_A=0 n_write=0 n_wr_bk=39496 bw_util=0.4139
n_activity=556783 dram_eff=0.5976
bk0: 2752a 743474i bk1: 2752a 742089i bk2: 2752a 745550i bk3: 2752a 742852i bk4: 2752a 740178i bk5: 2752a 740424i bk6: 2752a 742993i bk7: 2752a 743497i bk8: 2752a 743674i bk9: 2752a 744153i bk10: 2708a 743883i bk11: 2708a 738748i bk12: 2688a 738518i bk13: 2688a 737856i bk14: 2688a 744475i bk15: 2688a 744156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973078
Row_Buffer_Locality_read = 0.982947
Row_Buffer_Locality_write = 0.929411
Bank_Level_Parallism = 2.263153
Bank_Level_Parallism_Col = 2.218160
Bank_Level_Parallism_Ready = 1.279236
write_to_read_ratio_blp_rw_average = 0.535269
GrpLevelPara = 1.957027 

BW Util details:
bwutil = 0.413862 
total_CMD = 803979 
util_bw = 332736 
Wasted_Col = 139439 
Wasted_Row = 7518 
Idle = 324286 

BW Util Bottlenecks: 
RCDc_limit = 9233 
RCDWRc_limit = 5399 
WTRc_limit = 73466 
RTWc_limit = 106041 
CCDLc_limit = 71983 
rwq = 0 
CCDLc_limit_alone = 57684 
WTRc_limit_alone = 67886 
RTWc_limit_alone = 97322 

Commands details: 
total_CMD = 803979 
n_nop = 717934 
Read = 43688 
Write = 0 
L2_Alloc = 0 
L2_WB = 39496 
n_act = 1458 
n_pre = 1442 
n_ref = 0 
n_req = 53562 
total_req = 83184 

Dual Bus Interface Util: 
issued_total_row = 2900 
issued_total_col = 83184 
Row_Bus_Util =  0.003607 
CoL_Bus_Util = 0.103465 
Either_Row_CoL_Bus_Util = 0.107024 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000453 
queue_avg = 1.465273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61522, Miss = 43672, Miss_rate = 0.710, Pending_hits = 6718, Reservation_fails = 0
L2_cache_bank[1]: Access = 62314, Miss = 43672, Miss_rate = 0.701, Pending_hits = 6718, Reservation_fails = 0
L2_cache_bank[2]: Access = 62369, Miss = 43672, Miss_rate = 0.700, Pending_hits = 6730, Reservation_fails = 0
L2_cache_bank[3]: Access = 62426, Miss = 43672, Miss_rate = 0.700, Pending_hits = 6901, Reservation_fails = 0
L2_cache_bank[4]: Access = 62383, Miss = 43672, Miss_rate = 0.700, Pending_hits = 6797, Reservation_fails = 0
L2_cache_bank[5]: Access = 62339, Miss = 43672, Miss_rate = 0.701, Pending_hits = 6823, Reservation_fails = 0
L2_cache_bank[6]: Access = 62283, Miss = 43672, Miss_rate = 0.701, Pending_hits = 6427, Reservation_fails = 0
L2_cache_bank[7]: Access = 61466, Miss = 43672, Miss_rate = 0.711, Pending_hits = 6059, Reservation_fails = 0
L2_cache_bank[8]: Access = 61500, Miss = 43668, Miss_rate = 0.710, Pending_hits = 6775, Reservation_fails = 0
L2_cache_bank[9]: Access = 62289, Miss = 43668, Miss_rate = 0.701, Pending_hits = 6820, Reservation_fails = 0
L2_cache_bank[10]: Access = 62348, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6759, Reservation_fails = 0
L2_cache_bank[11]: Access = 62417, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6926, Reservation_fails = 0
L2_cache_bank[12]: Access = 62384, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6774, Reservation_fails = 0
L2_cache_bank[13]: Access = 62346, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6757, Reservation_fails = 0
L2_cache_bank[14]: Access = 62292, Miss = 43668, Miss_rate = 0.701, Pending_hits = 6401, Reservation_fails = 0
L2_cache_bank[15]: Access = 61451, Miss = 43668, Miss_rate = 0.711, Pending_hits = 5884, Reservation_fails = 0
L2_cache_bank[16]: Access = 61504, Miss = 43668, Miss_rate = 0.710, Pending_hits = 6655, Reservation_fails = 0
L2_cache_bank[17]: Access = 62301, Miss = 43668, Miss_rate = 0.701, Pending_hits = 6822, Reservation_fails = 0
L2_cache_bank[18]: Access = 62360, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6744, Reservation_fails = 0
L2_cache_bank[19]: Access = 62420, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6913, Reservation_fails = 0
L2_cache_bank[20]: Access = 62406, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6769, Reservation_fails = 0
L2_cache_bank[21]: Access = 62359, Miss = 43668, Miss_rate = 0.700, Pending_hits = 6794, Reservation_fails = 0
L2_cache_bank[22]: Access = 62291, Miss = 43668, Miss_rate = 0.701, Pending_hits = 6508, Reservation_fails = 0
L2_cache_bank[23]: Access = 61467, Miss = 43668, Miss_rate = 0.710, Pending_hits = 5971, Reservation_fails = 0
L2_total_cache_accesses = 1491237
L2_total_cache_misses = 1048064
L2_total_cache_miss_rate = 0.7028
L2_total_cache_pending_hits = 159445
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159445
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 392832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 967461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 523776
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=1491237
icnt_total_pkts_simt_to_mem=1491237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1491237
Req_Network_cycles = 313508
Req_Network_injected_packets_per_cycle =       4.7566 
Req_Network_conflicts_per_cycle =       0.7067
Req_Network_conflicts_per_cycle_util =       0.7263
Req_Bank_Level_Parallism =       4.8887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2052
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1982

Reply_Network_injected_packets_num = 1491237
Reply_Network_cycles = 313508
Reply_Network_injected_packets_per_cycle =        4.7566
Reply_Network_conflicts_per_cycle =        1.3899
Reply_Network_conflicts_per_cycle_util =       1.4293
Reply_Bank_Level_Parallism =       4.8914
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1741
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1586
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 44 sec (3524 sec)
gpgpu_simulation_rate = 53494 (inst/sec)
gpgpu_simulation_rate = 88 (cycle/sec)
gpgpu_silicon_slowdown = 15511363x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Runtime: 3519.806278s
CPU Runtime: 0.089553s
Total element = 4190209, || elements whose err <= %0.1 = 6 || elements whose 0.1 < err  <= %1 = 98 || elements whose %1 < err <= %5 = 493 || elements whose %5 < err <= %10 = 676 || elements whose %10 < err = 14012 || total err Element = 15285
GPGPU-Sim: *** exit detected ***
