[ { "title": "An undocumented aspect of the uops cache miss granularity on Skylake microarchitecture.", "url": "/posts/uop-cache-miss-granularity/", "categories": "CPU, Front-end", "tags": "x86, uops-cache", "date": "2020-05-16 04:30:46 +0300", "snippet": "IntroductionStarting Sandy Brindge microarchitecture the uops cache (a.k.a. Decoded ICache, DSB, Decode Stream Buffer) is a part of the CPU Front-end and is responsible for caching microoperations of recently decoded instructions. Its primary goal is to reduce power and latency of the Front-end a..." } ]
