<<<
[#insns-cvl_nr_re_ew,reftext="Vector whole register load (CVL<NR>RE<EW>.V, VL<NR>RE<EW>.V)"]
==== CVL<NR>RE<EW>.V, VL<NR>RE<EW>.V

Synopsis::
Vector whole register load

Capability Mode Mnemonics::
`...`

Hybrid Mode Mnemonics::
`...`

Encoding::
--
TBD
--

Description::
...

Prerequisites for Capability Mode::
V

Prerequisites for Hybrid Mode::
V

Capability Mode Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--

Hybrid Mode Operation::
--
TBD
--
