Warning (10268): Verilog HDL information at clock_divider.v(17): always construct contains both blocking and non-blocking assignments File: D:/AMR/BBqM/clock_divider.v Line: 17
