#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "D:\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_00000163f9fb85b0 .scope module, "halton_fixed_tb" "halton_fixed_tb" 2 10;
 .timescale -9 -12;
P_00000163f9f86b50 .param/l "CLK_PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
P_00000163f9f86b88 .param/l "TEST_SCALE_0" 0 2 14, +C4<00000000000000000000000000001011>;
P_00000163f9f86bc0 .param/l "TEST_SCALE_1" 0 2 15, +C4<00000000000000000000000000000111>;
v00000163fa03d380_0 .var "clk", 0 0;
v00000163fa03cac0_0 .net "halton_out_0", 31 0, v00000163fa03ce80_0;  1 drivers
v00000163fa03c7a0_0 .net "halton_out_1", 31 0, v00000163fa03c520_0;  1 drivers
v00000163fa03cc00_0 .var "i", 31 0;
v00000163fa03c700_0 .var "pop_enable", 0 0;
v00000163fa03cb60_0 .var "reseed_enable", 0 0;
v00000163fa03d100_0 .var "rst_n", 0 0;
v00000163fa03cca0_0 .var "seed", 31 0;
v00000163fa03c8e0_0 .net "valid", 0 0, v00000163fa03c660_0;  1 drivers
E_00000163f9fe4c70 .event posedge, v00000163fa03c660_0;
E_00000163f9fe44b0 .event posedge, v00000163fa03d2e0_0;
S_00000163f9fb8740 .scope module, "dut" "halton_32bit_fixed" 2 34, 3 25 0, S_00000163f9fb85b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_enable";
    .port_info 3 /INPUT 32 "seed";
    .port_info 4 /INPUT 1 "reseed_enable";
    .port_info 5 /OUTPUT 32 "halton_out_0";
    .port_info 6 /OUTPUT 32 "halton_out_1";
    .port_info 7 /OUTPUT 1 "valid";
P_00000163fa09be90 .param/l "FACTOR_0" 1 3 43, C4<00000000000000000000100000000000>;
P_00000163fa09bec8 .param/l "FACTOR_1" 1 3 44, C4<00000000000000000000100010001011>;
P_00000163fa09bf00 .param/l "SCALE_0" 0 3 26, +C4<00000000000000000000000000001011>;
P_00000163fa09bf38 .param/l "SCALE_1" 0 3 27, +C4<00000000000000000000000000000111>;
v00000163fa03d2e0_0 .net "clk", 0 0, v00000163fa03d380_0;  1 drivers
v00000163fa03d060_0 .var "count", 31 0;
v00000163fa03ce80_0 .var "halton_out_0", 31 0;
v00000163fa03c520_0 .var "halton_out_1", 31 0;
v00000163fa03cfc0_0 .net "pop_enable", 0 0, v00000163fa03c700_0;  1 drivers
v00000163fa03c840_0 .net "reseed_enable", 0 0, v00000163fa03cb60_0;  1 drivers
v00000163fa03ca20_0 .net "rst_n", 0 0, v00000163fa03d100_0;  1 drivers
v00000163fa03cd40_0 .net "seed", 31 0, v00000163fa03cca0_0;  1 drivers
v00000163fa03c660_0 .var "valid", 0 0;
E_00000163f9fe5230/0 .event negedge, v00000163fa03ca20_0;
E_00000163f9fe5230/1 .event posedge, v00000163fa03d2e0_0;
E_00000163f9fe5230 .event/or E_00000163f9fe5230/0, E_00000163f9fe5230/1;
S_00000163f9f865c0 .scope function.vec4.s32, "calculate_vdc_base2" "calculate_vdc_base2" 3 47, 3 47 0, S_00000163f9fb8740;
 .timescale 0 0;
; Variable calculate_vdc_base2 is vec4 return value of scope S_00000163f9f865c0
v00000163f9fb75b0_0 .var "factor_temp", 31 0;
v00000163f9f86750_0 .var "k", 31 0;
v00000163f9f867f0_0 .var "k_temp", 31 0;
v00000163f9f86890_0 .var "remainder", 31 0;
v00000163f9f86930_0 .var "vdc_val", 31 0;
TD_halton_fixed_tb.dut.calculate_vdc_base2 ;
    %load/vec4 v00000163f9f86750_0;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163f9f86930_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.6 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.8 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.10 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.12 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.14 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.16 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.18 ;
    %load/vec4 v00000163f9f867f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v00000163f9fb75b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9fb75b0_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %store/vec4 v00000163f9f86890_0, 0, 32;
    %load/vec4 v00000163f9f867f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %store/vec4 v00000163f9f867f0_0, 0, 32;
    %load/vec4 v00000163f9f86930_0;
    %load/vec4 v00000163f9f86890_0;
    %load/vec4 v00000163f9fb75b0_0;
    %mul;
    %add;
    %store/vec4 v00000163f9f86930_0, 0, 32;
T_0.20 ;
    %load/vec4 v00000163f9f86930_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc_base2 (store_vec4_to_lval)
    %end;
S_00000163fa03bf80 .scope function.vec4.s32, "calculate_vdc_base3" "calculate_vdc_base3" 3 131, 3 131 0, S_00000163f9fb8740;
 .timescale 0 0;
; Variable calculate_vdc_base3 is vec4 return value of scope S_00000163fa03bf80
v00000163fa03c1b0_0 .var "factor_temp", 31 0;
v00000163fa03c250_0 .var "k", 31 0;
v00000163fa03c2f0_0 .var "k_temp", 31 0;
v00000163fa03c390_0 .var "remainder", 31 0;
v00000163fa03c430_0 .var "vdc_val", 31 0;
TD_halton_fixed_tb.dut.calculate_vdc_base3 ;
    %load/vec4 v00000163fa03c250_0;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163fa03c430_0, 0, 32;
    %pushi/vec4 2187, 0, 32;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.22 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.24 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.26 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.28 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.30 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.32, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.32 ;
    %load/vec4 v00000163fa03c2f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.34, 4;
    %load/vec4 v00000163fa03c1b0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c1b0_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %mod;
    %store/vec4 v00000163fa03c390_0, 0, 32;
    %load/vec4 v00000163fa03c2f0_0;
    %pushi/vec4 3, 0, 32;
    %div;
    %store/vec4 v00000163fa03c2f0_0, 0, 32;
    %load/vec4 v00000163fa03c430_0;
    %load/vec4 v00000163fa03c390_0;
    %load/vec4 v00000163fa03c1b0_0;
    %mul;
    %add;
    %store/vec4 v00000163fa03c430_0, 0, 32;
T_1.34 ;
    %load/vec4 v00000163fa03c430_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_vdc_base3 (store_vec4_to_lval)
    %end;
    .scope S_00000163f9fb8740;
T_2 ;
    %wait E_00000163f9fe5230;
    %load/vec4 v00000163fa03ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163fa03d060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163fa03ce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163fa03c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163fa03c660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000163fa03c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000163fa03cd40_0;
    %assign/vec4 v00000163fa03d060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163fa03ce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163fa03c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163fa03c660_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000163fa03cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000163fa03d060_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000163fa03d060_0, 0;
    %load/vec4 v00000163fa03d060_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163f9f86750_0, 0, 32;
    %callf/vec4 TD_halton_fixed_tb.dut.calculate_vdc_base2, S_00000163f9f865c0;
    %assign/vec4 v00000163fa03ce80_0, 0;
    %load/vec4 v00000163fa03d060_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163fa03c250_0, 0, 32;
    %callf/vec4 TD_halton_fixed_tb.dut.calculate_vdc_base3, S_00000163fa03bf80;
    %assign/vec4 v00000163fa03c520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163fa03c660_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163fa03c660_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000163f9fb85b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03d380_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000163fa03d380_0;
    %inv;
    %store/vec4 v00000163fa03d380_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000163f9fb85b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03cb60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163fa03cca0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03d100_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "=== Halton 32-bit Fixed Testbench ===" {0 0 0};
    %vpi_call 2 65 "$display", "Testing bases [2,3] with scales [%0d, %0d]", P_00000163f9f86b88, P_00000163f9f86bc0 {0 0 0};
    %vpi_call 2 68 "$display", "\012--- Test 1: Basic Halton Sequence ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163fa03cc00_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000163fa03cc00_0;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_00000163f9fe4c70;
    %load/vec4 v00000163fa03cc00_0;
    %addi 1, 0, 32;
    %vpi_call 2 74 "$display", "k=%0d: [%0d, %0d]", S<0,vec4,u32>, v00000163fa03cac0_0, v00000163fa03c7a0_0 {1 0 0};
    %load/vec4 v00000163fa03cc00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163fa03cc00_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 81 "$display", "\012--- Test 2: Reseed Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03cb60_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000163fa03cca0_0, 0, 32;
    %wait E_00000163f9fe44b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03cb60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %wait E_00000163f9fe4c70;
    %vpi_call 2 90 "$display", "After reseed to 5: [%0d, %0d]", v00000163fa03cac0_0, v00000163fa03c7a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 96 "$display", "\012--- Test 3: Reset Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03d100_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03d100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %wait E_00000163f9fe4c70;
    %vpi_call 2 104 "$display", "After reset: [%0d, %0d]", v00000163fa03cac0_0, v00000163fa03c7a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163fa03c700_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 109 "$display", "\012=== Halton Fixed Tests Completed ===" {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000163f9fb85b0;
T_5 ;
    %delay 50000000, 0;
    %vpi_call 2 116 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "halton_fixed_tb.sv";
    "halton_32bit_fixed.sv";
