m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/sim/behav
vip_pll
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 89@Y3[9WFkhGO][G09^8U3
ILRF`2VSUFo@jYzZTjDMiA3
R0
w1721800895
8E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
FE:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
L0 1
Z2 OL;L;10.5;63
Z3 !s108 1721821658.000000
Z4 !s107 E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/tb_ip_pll.v|E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v|E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v|
Z5 !s90 -reportprogress|300|-work|work|E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v|E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v|E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/tb_ip_pll.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
vpll_clk
R1
r1
!s85 0
31
!i10b 1
!s100 2jhh:i4gaK_QRT1GETD]z2
I4;kMla@B<cJkf3DTjhB2l3
R0
w1721800252
8E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
FE:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
L0 18
R2
R3
R4
R5
!i113 0
R6
R7
vtb_ip_pll
R1
r1
!s85 0
31
!i10b 1
!s100 Pbn?zWD]8LkB4]NkI6N1I2
I]k[PV3L@QBOb]fkFcQgMm3
R0
w1721805640
8E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/tb_ip_pll.v
FE:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/tb_ip_pll.v
L0 3
R2
R3
R4
R5
!i113 0
R6
R7
