ARM MP+dmb.st+dmb
"DMB.STdWW Rfe DMBdRR Fre"
Cycle=Rfe DMBdRR Fre DMB.STdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.STdWW Rfe DMBdRR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | LDR R0,[%y1] ;
 STR R0,[%x0] | DMB          ;
 DMB ST       | LDR R1,[%x1] ;
 MOV R1,#1    |              ;
 STR R1,[%y0] |              ;
exists
(1:R0=1 /\ 1:R1=0)
