ARM Cortex Mx

It consist of 
        - A processor core 
        - Nested Vectored Interrupt Controller closely integrated with processor core for Low latency interrupt processing 
        - System Control Block
        - Memory Protection Unit ( optional)
        - Floating-point Unit
<img src="https://github.com/user-attachments/assets/22fd23a4-e57d-4142-b8b3-078524538f5c" width="500" />

