{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "03", "@year": "2019", "@timestamp": "2019-11-03T08:26:32.000032-05:00", "@month": "11"}, "ait:date-sort": {"@day": "25", "@year": "2015", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "On-chip hardware accelerators for data processing and combinatorial search", "abstracts": "\u00a9 2015 IEEE.Data processing and combinatorial search are widely used techniques in the scope of information and communication. Examples of practical applications are sorting, frequent items encountering, matrix/set covering, graph/map coloring, data mining, priority management, and many others. Often information/data processing that involves the listed above tasks has to be done in embedded systems where high performance needs to be achieved in portable and low-cost devices integrating multiple functions and capabilities. An efficient development technique for such systems is hardware/software co-design with the use of programmable systems-on-chip that are highly integrated, easily customizable/configurable and permit broad parallelism to be supported that is the primary way to accelerate computations. The tutorial is dedicated to such a design technique.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "combinatorial search", "@xml:lang": "eng"}, {"$": "Data processing", "@xml:lang": "eng"}, {"$": "high-performance computing", "@xml:lang": "eng"}, {"$": "parallelism", "@xml:lang": "eng"}, {"$": "programmable systems-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "9th International Conference on Application of Information and Communication Technologies, AICT 2015 - Proceedings", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "52", "@last": "56"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781467368551", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "9th International Conference on Application of Information and Communication Technologies, AICT 2015", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "9", "confcatnumber": "CFP1556H-PRT", "confseriestitle": "International Conference on Application of Information and Communication Technologies", "conflocation": {"@country": "rus", "city": "Rostov-on-Don"}, "confcode": "118382", "confdate": {"enddate": {"@day": "16", "@year": "2015", "@month": "10"}, "startdate": {"@day": "14", "@year": "2015", "@month": "10"}}, "confURL": "www.aict.info/2015"}}}, "sourcetitle": "9th International Conference on Application of Information and Communication Technologies, AICT 2015 - Proceedings", "publicationdate": {"month": "11", "year": "2015", "date-text": {"@xfab-added": "true", "$": "25 November 2015"}, "day": "25"}, "sourcetitle-abbrev": "9th Int. Conf. Appl. Inf. Commun. Technol., AICT - Proc.", "@country": "usa", "issuetitle": "9th International Conference on Application of Information and Communication Technologies, AICT 2015 - Proceedings", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7338515", "@srcid": "21100451319"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "21", "@year": "2017", "@timestamp": "BST 15:57:29", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "609068488", "@idtype": "PUI"}, {"$": "647408240", "@idtype": "CAR-ID"}, {"$": "20161202125861", "@idtype": "CPX"}, {"$": "84960882337", "@idtype": "SCP"}, {"$": "84960882337", "@idtype": "SGR"}], "ce:doi": "10.1109/ICAICT.2015.7338515"}}, "tail": {"bibliography": {"@refcount": "37", "reference": [{"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Programmable Systems-on-Chip for Information Processing,\" Proc. 8th Int. Conf. on Application of Information and Communication Technologies-AICT'2014, Astana, Kazakhstan, October 2014, pp. 297-301", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Programmable systems-on-chip for information processing"}, "refd-itemidlist": {"itemid": {"$": "84988273254", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "297", "@last": "301"}}, "ref-text": "Astana, Kazakhstan, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 8th Int. Conf. on Application of Information and Communication Technologies-AICT'2014"}}, {"ref-fulltext": "M. Santarini, \"Products, Profits Proliferate on Zynq SoC Platforms,\" XCell Journal, no. 88, 2014, pp. 8-15", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Products, profits proliferate on zynq soc platforms"}, "refd-itemidlist": {"itemid": {"$": "84977903122", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "88"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "M. Santarini, \"Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage,\" XCell Journal, no. 90, 2015, pp. 8-15", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm ultrascale+ devices yield 2-5x performance/watt advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Data Processing in FPGA-based Systems,\" Proc. 6th Int. Conf. on Application of Information and Communication Technologies-AICT'2012, Tbilisi, Georgia, October 2012, pp. 291-295", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Data processing in FPGA-based systems"}, "refd-itemidlist": {"itemid": {"$": "84872863078", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "291", "@last": "295"}}, "ref-text": "Tbilisi, Georgia, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 6th Int. Conf. on Application of Information and Communication Technologies-AICT'2012"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA,\" Microprocessors and Microsystems, vol. 38, no. 5, 2014, pp. 470-484", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Fast regular circuits for networkbased parallel data processing,\" Advances in Electrical and Computer Engineering, vol. 13, no. 4, 2013, pp. 47-50", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for networkbased parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "K.E. Batcher, \"Sorting networks and their applications,\" Proc. AFIPS Spring Joint Computer Conference, 1968, pp. 307-314", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. AFIPS Spring Joint Computer Conference"}}, {"ref-fulltext": "S.W. Aj-Haj Baddar and K.E. Batcher, Designing Sorting Networks. A New Paradigm. Springer, 2011", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm. Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Zynqbased System for Extracting Sorted Subsets from Large Data Sets,\" Journal of Microelectronics, Electronic Components and Materials, vol. 45, no. 2, 2015, pp. 142-152", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Zynqbased system for extracting sorted subsets from large data sets"}, "refd-itemidlist": {"itemid": {"$": "84936950558", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Journal of Microelectronics, Electronic Components and Materials"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA,\" Advances in Electrical and Computer Engineering, vol. 14, no. 2, 2014, pp. 63-68", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Hamming weight counters and comparators based on embedded DSP blocks for implementation in FPGA"}, "refd-itemidlist": {"itemid": {"$": "84901843912", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "2"}, "pagerange": {"@first": "63", "@last": "68"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Multi-core DSP-based Vector Set Bits Counters/Comparators,\" Journal of Signal Processing Systems, vol. 80, no. 3, 2015, pp. 309-322", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-core DSP-based vector set bits counters/comparators"}, "refd-itemidlist": {"itemid": {"$": "84928376304", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "80", "@issue": "3"}, "pagerange": {"@first": "309", "@last": "322"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems. Springer, 2014", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "C. Hafemeister, R. Krause, and A. Schliep, \"Selecting Oligonucleotide Probes for Whole-Genome Tiling Arrays with a Cross-Hybridization Potential,\" IEEE/ACM Trans. on Computational Biology and Bioinformatics, vol. 8, no. 6, 2011, pp. 1642-1652", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Selecting oligonucleotide probes for whole-genome tiling arrays with a cross-hybridization potential"}, "refd-itemidlist": {"itemid": {"$": "80052877292", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "6"}, "pagerange": {"@first": "1642", "@last": "1652"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Hafemeister", "ce:indexed-name": "Hafemeister C."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Krause", "ce:indexed-name": "Krause R."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Schliep", "ce:indexed-name": "Schliep A."}]}, "ref-sourcetitle": "IEEE/ACM Trans. on Computational Biology and Bioinformatics"}}, {"ref-fulltext": "P.P. Putnam, G. Zhang, and P.A. Wilsey, \"A Comparison Study of Succinct Data Structures for Use in GWAS,\" BMC Bioinformatics, vol. 14, art. 369, 2013", "@id": "14", "ref-info": {"ref-title": {"ref-titletext": "A comparison study of succinct data structures for use in GWAS"}, "refd-itemidlist": {"itemid": [{"$": "369, 2013", "@idtype": "ARTNUM"}, {"$": "84890495673", "@idtype": "SGR"}]}, "ref-volisspag": {"voliss": {"@volume": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam P.P."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang G."}, {"@seq": "3", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Wilsey", "ce:indexed-name": "Wilsey P.A."}]}, "ref-sourcetitle": "BMC Bioinformatics"}}, {"ref-fulltext": "G. Jacobson, \"Space-efficient static trees and graphs,\" Proc. 30th Annual Symp. Foundations of Computer Science-SFCS '89, October-November 1989, pp. 549-554", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Space-efficient static trees and graphs"}, "refd-itemidlist": {"itemid": {"$": "0024770899", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "549", "@last": "554"}}, "ref-text": "October-November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Jacobson", "ce:indexed-name": "Jacobson G."}]}, "ref-sourcetitle": "Proc. 30th Annual Symp. Foundations of Computer Science-SFCS '89"}}, {"ref-fulltext": "X. Wan, C. Yang, Q. Yang, H. Xue, X. Fan, N.L.S. Tang, and W. Yu, \"BOOST: A Fast Approach to Detecting Gene-Gene Interactions in Genome-wide Case-Control Studies,\" American Journal of Human Genetics, vol. 87, 2010, pp. 325-340", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "BOOST: A fast approach to detecting gene-gene interactions in genome-wide case-control studies"}, "refd-itemidlist": {"itemid": {"$": "77956395423", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "87"}, "pagerange": {"@first": "325", "@last": "340"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wan", "ce:indexed-name": "Wan X."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang C."}, {"@seq": "3", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang Q."}, {"@seq": "4", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Xue", "ce:indexed-name": "Xue H."}, {"@seq": "5", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan X."}, {"@seq": "6", "ce:initials": "N.L.S.", "@_fa": "true", "ce:surname": "Tang", "ce:indexed-name": "Tang N.L.S."}, {"@seq": "7", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu W."}]}, "ref-sourcetitle": "American Journal of Human Genetics"}}, {"ref-fulltext": "A. Gyenesei, J. Moody, A. Laiho, C.A.M. Semple, C.S. Haley, and W.H. Wei, \"BiForce Toolbox: powerful high-throughput computational analysis of gene-gene interactions in genomewide association studies,\" Nucleic Acids Research, vol. 40, no. 1, 2012, pp. 628-632", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "BiForce Toolbox: Powerful high-throughput computational analysis of gene-gene interactions in genomewide association studies"}, "refd-itemidlist": {"itemid": {"$": "84864431927", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "40", "@issue": "1"}, "pagerange": {"@first": "628", "@last": "632"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Gyenesei", "ce:indexed-name": "Gyenesei A."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Moody", "ce:indexed-name": "Moody J."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Laiho", "ce:indexed-name": "Laiho A."}, {"@seq": "4", "ce:initials": "C.A.M.", "@_fa": "true", "ce:surname": "Semple", "ce:indexed-name": "Semple C.A.M."}, {"@seq": "5", "ce:initials": "C.S.", "@_fa": "true", "ce:surname": "Haley", "ce:indexed-name": "Haley C.S."}, {"@seq": "6", "ce:initials": "W.H.", "@_fa": "true", "ce:surname": "Wei", "ce:indexed-name": "Wei W.H."}]}, "ref-sourcetitle": "Nucleic Acids Research"}}, {"ref-fulltext": "Dalke Scientific Software, LLC, Faster population counts, 2011, available at: http://dalkescientific.com/writings/diary/archive/ 2011/11/02/faster-popcount-update.html", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"websitename": "Dalke Scientific Software", "ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977872337", "@idtype": "SGR"}}, "ref-sourcetitle": "LLC, Faster Population Counts"}}, {"ref-fulltext": "X. Zhang, J. Qin, W. Wang, Y. Sun, and J. Lu, \"HmSearch: An Efficient Hamming Distance Query Processing Algorithm,\" Proc. 25th Int. Conf. on Scientific and Statistical Database Management-SSDBM'13, Baltimore, USA, July 2013", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HmSearch: An efficient hamming distance query processing algorithm"}, "refd-itemidlist": {"itemid": {"$": "84960911780", "@idtype": "SGR"}}, "ref-text": "Baltimore, USA, July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang X."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Qin", "ce:indexed-name": "Qin J."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang W."}, {"@seq": "4", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun Y."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lu", "ce:indexed-name": "Lu J."}]}, "ref-sourcetitle": "Proc. 25th Int. Conf. on Scientific and Statistical Database Management-SSDBM'13"}}, {"ref-fulltext": "R. Nasr, R. Vernica, C. Li, and P. Baldi, \"Speeding up chemical searches using the inverted index: the convergence of chemoinformatics and text search methods,\" Journal of Chemical Information and Modeling, vol. 52, no. 4, 2012, pp. 891-900", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Speeding up chemical searches using the inverted index: The convergence of chemoinformatics and text search methods"}, "refd-itemidlist": {"itemid": {"$": "84862022229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52", "@issue": "4"}, "pagerange": {"@first": "891", "@last": "900"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Nasr", "ce:indexed-name": "Nasr R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Vernica", "ce:indexed-name": "Vernica R."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li C."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Baldi", "ce:indexed-name": "Baldi P."}]}, "ref-sourcetitle": "Journal of Chemical Information and Modeling"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Fast matrix covering in all programmable systems-on-chip,\" Electronics and Electrical Engineering, vol. 20, no. 5, 2014, pp. 150-153", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics. TUT Press, Tallinn, 2008", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "K.H. Rosen, J.G. Michaels, J.L. Gross, J.W. Grossman, and D.R. Shier (eds.), Handbook of Discrete and Combinatorial Mathematics. CRC Press, Florida, 2000", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-text": "CRC Press, Florida", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Rosen", "ce:indexed-name": "Rosen K.H."}, {"@seq": "2", "ce:initials": "J.G.", "@_fa": "true", "ce:surname": "Michaels", "ce:indexed-name": "Michaels J.G."}, {"@seq": "3", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Gross", "ce:indexed-name": "Gross J.L."}, {"@seq": "4", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Grossman", "ce:indexed-name": "Grossman J.W."}, {"@seq": "5", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Shier", "ce:indexed-name": "Shier D.R."}]}, "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stein, Introduction to Algorithms. 3rd ed. MIT Press, Cambridge, 2009", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "3rd ed. MIT Press, Cambridge", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stein", "ce:indexed-name": "Stein C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "J. Silva, V. Sklyarov, and I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip,\" IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, and L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ,\" Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm, September 2013", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Copenhagen/Stockholm, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAWorld Conference"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, and A. Sudnitson, \"Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip,\" Proc. Euromicro Conference on Digital System Design-Euromicro DSD'2015, Madeira, Portugal, August, 2015", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84983127575", "@idtype": "SGR"}}, "ref-text": "Madeira, Portugal, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Euromicro Conference on Digital System Design-Euromicro DSD'2015"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices,\" Int. Journal of Innovative Computing, Information and Control, vol. 9, no. 12, 2013, pp. 4825-4849", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks, Computing Journal, Springer, vol. 97, no. 6, 2015, pp. 557-577", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing Journal, Springer"}}, {"ref-fulltext": "Xilinx, Inc., UG984 MicroBlaze Processor Reference Guide, 2014, available at: http://www.xilinx.com/support/ documentation/sw-manuals/xilinx2014-2/ug984-vivadomicroblaze-ref.pdf", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug984-vivadomicroblaze-ref.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977880108", "@idtype": "SGR"}}, "ref-sourcetitle": "UG984 MicroBlaze Processor Reference Guide"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2015, available at: http://www.xilinx.com/support/documentation/user-guides/ug58 5-Zynq-7000-TRM.pdf", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84947773005", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "A. Rjabov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Processing Sorted Subsets in a Multi-level Reconfigurable Computing System,\" Electronics and Electrical Engineering, vol. 21, no. 2, 2015. pp. 30-33", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Processing sorted subsets in a multi-level reconfigurable computing system"}, "refd-itemidlist": {"itemid": {"$": "84928680168", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "30", "@last": "33"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "Xilinx, Inc., LogiCORE IP AXI GPIO v2.0 Product Guide, 2014, available at: http://www.xilinx.com/support/ documentation/ip-documentation/axi-gpio/v2-0/pg144-axigpio. pdf", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_gpio/v2_0/pg144-axigpio.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977906520", "@idtype": "SGR"}}, "ref-sourcetitle": "LogiCORE IP AXI GPIO v2.0 Product Guide"}}, {"ref-fulltext": "Xilinx, Inc., Vivado and SDK design environments, available at: www.xilinx.com", "@id": "34", "ref-info": {"ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977886318", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado and SDK Design Environments"}}, {"ref-fulltext": "Digilent, Inc., Nexys4\u2122 FPGA Board Reference Manual, 2013, available at: https://www.digilentinc.com/Data/Products/ NEXYS4/Nexys4-RM-VB2-Final-5.pdf", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"websitename": "Digilent, Inc Nexys4", "ce:e-address": {"$": "https://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB2_Final_5.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977886302", "@idtype": "SGR"}}, "ref-sourcetitle": "FPGA Board Reference Manual"}}, {"ref-fulltext": "Digilent, Inc., ZyBo Reference Manual, 2014, available at: http://digilentinc.com/Data/Products/ZYBO/ZYBO-RM-B-V6. pdf", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Digilent, Inc ZyBo Reference Manual", "ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84977909500", "@idtype": "SGR"}}}}, {"ref-fulltext": "Avnet, Inc., ZedBoard. ZynqTM Evaluation and Development Hardware User's Guide, 2014, available at: http://zedboard.org/sites/default/files/documentations/ZedBoard -HW-UG-v2-2.pdf", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Avnet, Inc ZedBoard", "ce:e-address": {"$": "http://zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-sourcetitle": "ZynqTM Evaluation and Development Hardware User's Guide"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84960882337", "dc:description": "\u00a9 2015 IEEE.Data processing and combinatorial search are widely used techniques in the scope of information and communication. Examples of practical applications are sorting, frequent items encountering, matrix/set covering, graph/map coloring, data mining, priority management, and many others. Often information/data processing that involves the listed above tasks has to be done in embedded systems where high performance needs to be achieved in portable and low-cost devices integrating multiple functions and capabilities. An efficient development technique for such systems is hardware/software co-design with the use of programmable systems-on-chip that are highly integrated, easily customizable/configurable and permit broad parallelism to be supported that is the primary way to accelerate computations. The tutorial is dedicated to such a design technique.", "prism:coverDate": "2015-11-25", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84960882337", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84960882337"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84960882337&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84960882337&origin=inward"}], "prism:isbn": "9781467368551", "prism:publicationName": "9th International Conference on Application of Information and Communication Technologies, AICT 2015 - Proceedings", "source-id": "21100451319", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "52-56", "dc:title": "On-chip hardware accelerators for data processing and combinatorial search", "prism:endingPage": "56", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICAICT.2015.7338515", "prism:startingPage": "52", "article-number": "7338515", "dc:identifier": "SCOPUS_ID:84960882337", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Combinatorial search", "@weight": "b", "@candidate": "n"}, {"$": "Development technique", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing", "@weight": "b", "@candidate": "n"}, {"$": "Information and communication", "@weight": "b", "@candidate": "n"}, {"$": "Multiple function", "@weight": "b", "@candidate": "n"}, {"$": "parallelism", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "combinatorial search"}, {"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "high-performance computing"}, {"@_fa": "true", "$": "parallelism"}, {"@_fa": "true", "$": "programmable systems-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}