# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../GenshinKitchen.srcs/sources_1/new" \
"../../../../GenshinKitchen.srcs/sources_1/new/TargetStateMachine.v" \
"../../../../GenshinKitchen.srcs/HZD_Simulation/new/Sim_TSM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
