-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity neural_network_neural_network_Pipeline_VITIS_LOOP_26_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_0_ap_vld : OUT STD_LOGIC;
    output_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_9_ap_vld : OUT STD_LOGIC;
    output_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_8_ap_vld : OUT STD_LOGIC;
    output_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_7_ap_vld : OUT STD_LOGIC;
    output_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_6_ap_vld : OUT STD_LOGIC;
    output_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_5_ap_vld : OUT STD_LOGIC;
    output_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_4_ap_vld : OUT STD_LOGIC;
    output_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_3_ap_vld : OUT STD_LOGIC;
    output_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_2_ap_vld : OUT STD_LOGIC;
    output_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_1_ap_vld : OUT STD_LOGIC;
    conv_i_i_le15_lcssa36 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le17_lcssa38 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le19_lcssa40 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le21_lcssa42 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le23_lcssa44 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le25_lcssa46 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le27_lcssa48 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le29_lcssa50 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le31_lcssa52 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_le33_lcssa54 : IN STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i13_i_i10 : IN STD_LOGIC_VECTOR (15 downto 0);
    sum_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    sum_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of neural_network_neural_network_Pipeline_VITIS_LOOP_26_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv22_3FFFFF : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln26_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal f_x_lsb_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_x_lsb_table_ce0 : STD_LOGIC;
    signal f_x_lsb_table_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_x_msb_2_m_1_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal exp_x_msb_2_m_1_table_ce0 : STD_LOGIC;
    signal exp_x_msb_2_m_1_table_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_table_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal exp_x_msb_1_table_ce0 : STD_LOGIC;
    signal exp_x_msb_1_table_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_3_reg_852 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_852_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_852_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_852_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_852_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln26_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_856_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_856_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_856_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_856_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_860_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_866 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_reg_866_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln217_fu_579_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_871 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_871_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln217_reg_871_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln202_4_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_887_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_887_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_887_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_4_reg_887_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal f_x_lsb_reg_892 : STD_LOGIC_VECTOR (10 downto 0);
    signal f_x_lsb_reg_892_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_x_msb_2_m_1_reg_898 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_2_m_1_reg_898_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln5_reg_904 : STD_LOGIC_VECTOR (18 downto 0);
    signal exp_x_msb_2_lsb_m_1_fu_705_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_2_lsb_m_1_reg_914 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_reg_919 : STD_LOGIC_VECTOR (24 downto 0);
    signal exp_x_msb_1_reg_919_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_s_reg_925 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln274_fu_802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln274_reg_930 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln230_fu_591_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln245_fu_596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln261_fu_673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_2_fu_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_fu_823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_186 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln26_fu_399_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal y_lo_fu_372_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_fu_372_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_1_fu_405_p12 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln28_fu_431_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i13_i_i10_cast_fu_376_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_fu_435_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln194_fu_451_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_l_int_fu_441_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_l_fract_fu_455_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln202_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln202_1_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_lsb_ind_fu_583_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_2_fu_569_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln198_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_1_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_2_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln202_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln198_3_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_3_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln202_2_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_x_lsb_m_1_fu_642_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal f_x_msb_2_lsb_fu_657_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal f_x_msb_2_lsb_fu_657_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal f_x_msb_2_lsb_fu_657_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal x_msb_ind_1_fu_636_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_fu_681_p5 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln249_1_fu_691_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln249_fu_678_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln249_fu_695_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln249_2_fu_701_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal y_lo_fu_372_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_l_fu_741_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln190_fu_733_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal y_1_fu_745_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal y_2_fu_755_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_8_fu_762_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_1_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_2_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_792_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal f_x_msb_2_lsb_fu_657_p00 : STD_LOGIC_VECTOR (42 downto 0);
    signal f_x_msb_2_lsb_fu_657_p10 : STD_LOGIC_VECTOR (42 downto 0);
    signal y_lo_fu_372_p00 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_lo_fu_372_p10 : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component neural_network_mul_25ns_25ns_50_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;


    component neural_network_mux_10_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component neural_network_mul_25ns_18ns_43_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_f_x_lsb_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_1_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component neural_network_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    f_x_lsb_table_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_f_x_lsb_table_ROM_AUTO_1R
    generic map (
        DataWidth => 11,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_lsb_table_address0,
        ce0 => f_x_lsb_table_ce0,
        q0 => f_x_lsb_table_q0);

    exp_x_msb_2_m_1_table_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R
    generic map (
        DataWidth => 25,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_2_m_1_table_address0,
        ce0 => exp_x_msb_2_m_1_table_ce0,
        q0 => exp_x_msb_2_m_1_table_q0);

    exp_x_msb_1_table_U : component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_1_table_ROM_AUTO_1R
    generic map (
        DataWidth => 25,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_1_table_address0,
        ce0 => exp_x_msb_1_table_ce0,
        q0 => exp_x_msb_1_table_q0);

    mul_25ns_25ns_50_1_1_U232 : component neural_network_mul_25ns_25ns_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => y_lo_fu_372_p0,
        din1 => y_lo_fu_372_p1,
        dout => y_lo_fu_372_p2);

    mux_10_4_16_1_1_U233 : component neural_network_mux_10_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => conv_i_i_le15_lcssa36,
        din1 => conv_i_i_le17_lcssa38,
        din2 => conv_i_i_le19_lcssa40,
        din3 => conv_i_i_le21_lcssa42,
        din4 => conv_i_i_le23_lcssa44,
        din5 => conv_i_i_le25_lcssa46,
        din6 => conv_i_i_le27_lcssa48,
        din7 => conv_i_i_le29_lcssa50,
        din8 => conv_i_i_le31_lcssa52,
        din9 => conv_i_i_le33_lcssa54,
        din10 => ap_sig_allocacmp_i_3,
        dout => tmp_1_fu_405_p12);

    mul_25ns_18ns_43_1_1_U234 : component neural_network_mul_25ns_18ns_43_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 18,
        dout_WIDTH => 43)
    port map (
        din0 => f_x_msb_2_lsb_fu_657_p0,
        din1 => f_x_msb_2_lsb_fu_657_p1,
        dout => f_x_msb_2_lsb_fu_657_p2);

    flow_control_loop_pipe_sequential_init_U : component neural_network_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    i_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_393_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_186 <= add_ln26_fu_399_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_186 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    sum_2_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_2_fu_182 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    sum_2_fu_182 <= sum_fu_823_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                exp_x_msb_2_m_1_reg_898 <= exp_x_msb_2_m_1_table_q0;
                f_x_lsb_reg_892 <= f_x_lsb_table_q0;
                i_3_reg_852 <= ap_sig_allocacmp_i_3;
                i_3_reg_852_pp0_iter1_reg <= i_3_reg_852;
                icmp_ln26_reg_856 <= icmp_ln26_fu_393_p2;
                icmp_ln26_reg_856_pp0_iter1_reg <= icmp_ln26_reg_856;
                or_ln202_4_reg_887_pp0_iter1_reg <= or_ln202_4_reg_887;
                tmp_6_reg_866_pp0_iter1_reg <= tmp_6_reg_866;
                tmp_reg_860_pp0_iter1_reg <= tmp_reg_860;
                trunc_ln217_reg_871_pp0_iter1_reg <= trunc_ln217_reg_871;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                exp_x_msb_1_reg_919_pp0_iter4_reg <= exp_x_msb_1_reg_919;
                exp_x_msb_2_m_1_reg_898_pp0_iter2_reg <= exp_x_msb_2_m_1_reg_898;
                f_x_lsb_reg_892_pp0_iter2_reg <= f_x_lsb_reg_892;
                i_3_reg_852_pp0_iter2_reg <= i_3_reg_852_pp0_iter1_reg;
                i_3_reg_852_pp0_iter3_reg <= i_3_reg_852_pp0_iter2_reg;
                i_3_reg_852_pp0_iter4_reg <= i_3_reg_852_pp0_iter3_reg;
                icmp_ln26_reg_856_pp0_iter2_reg <= icmp_ln26_reg_856_pp0_iter1_reg;
                icmp_ln26_reg_856_pp0_iter3_reg <= icmp_ln26_reg_856_pp0_iter2_reg;
                icmp_ln26_reg_856_pp0_iter4_reg <= icmp_ln26_reg_856_pp0_iter3_reg;
                or_ln202_4_reg_887_pp0_iter2_reg <= or_ln202_4_reg_887_pp0_iter1_reg;
                or_ln202_4_reg_887_pp0_iter3_reg <= or_ln202_4_reg_887_pp0_iter2_reg;
                or_ln202_4_reg_887_pp0_iter4_reg <= or_ln202_4_reg_887_pp0_iter3_reg;
                select_ln274_reg_930 <= select_ln274_fu_802_p3;
                tmp_reg_860_pp0_iter2_reg <= tmp_reg_860_pp0_iter1_reg;
                tmp_reg_860_pp0_iter3_reg <= tmp_reg_860_pp0_iter2_reg;
                tmp_reg_860_pp0_iter4_reg <= tmp_reg_860_pp0_iter3_reg;
                trunc_ln217_reg_871_pp0_iter2_reg <= trunc_ln217_reg_871_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_887_pp0_iter2_reg = ap_const_lv1_0))) then
                exp_x_msb_1_reg_919 <= exp_x_msb_1_table_q0;
                exp_x_msb_2_lsb_m_1_reg_914 <= exp_x_msb_2_lsb_m_1_fu_705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln26_fu_393_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln202_4_reg_887 <= or_ln202_4_fu_625_p2;
                tmp_6_reg_866 <= x_fu_435_p2(10 downto 7);
                tmp_reg_860 <= x_fu_435_p2(16 downto 16);
                trunc_ln217_reg_871 <= trunc_ln217_fu_579_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_887_pp0_iter1_reg = ap_const_lv1_0))) then
                trunc_ln5_reg_904 <= f_x_msb_2_lsb_fu_657_p2(42 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln202_4_reg_887_pp0_iter3_reg = ap_const_lv1_0))) then
                y_lo_s_reg_925 <= y_lo_fu_372_p2(49 downto 25);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln249_fu_695_p2 <= std_logic_vector(unsigned(zext_ln249_1_fu_691_p1) + unsigned(zext_ln249_fu_678_p1));
    add_ln26_fu_399_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv4_1));
    and_ln202_fu_553_p2 <= (icmp_ln202_fu_541_p2 and icmp_ln202_1_fu_547_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln26_fu_393_p2)
    begin
        if (((icmp_ln26_fu_393_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_186)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_186;
        end if; 
    end process;

        conv_i_i13_i_i10_cast_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i13_i_i10),17));

    exp_x_lsb_m_1_fu_642_p4 <= ((trunc_ln217_reg_871_pp0_iter1_reg & ap_const_lv5_0) & f_x_lsb_reg_892);
    exp_x_msb_1_table_address0 <= zext_ln261_fu_673_p1(5 - 1 downto 0);

    exp_x_msb_1_table_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            exp_x_msb_1_table_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_1_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_msb_2_lsb_m_1_fu_705_p2 <= std_logic_vector(unsigned(exp_x_msb_2_m_1_reg_898_pp0_iter2_reg) + unsigned(zext_ln249_2_fu_701_p1));
    exp_x_msb_2_m_1_table_address0 <= zext_ln245_fu_596_p1(5 - 1 downto 0);

    exp_x_msb_2_m_1_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_msb_2_m_1_table_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_2_m_1_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_lsb_table_address0 <= zext_ln230_fu_591_p1(5 - 1 downto 0);

    f_x_lsb_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_lsb_table_ce0 <= ap_const_logic_1;
        else 
            f_x_lsb_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_2_lsb_fu_657_p0 <= f_x_msb_2_lsb_fu_657_p00(25 - 1 downto 0);
    f_x_msb_2_lsb_fu_657_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_m_1_reg_898),43));
    f_x_msb_2_lsb_fu_657_p1 <= f_x_msb_2_lsb_fu_657_p10(18 - 1 downto 0);
    f_x_msb_2_lsb_fu_657_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_lsb_m_1_fu_642_p4),43));
    icmp_ln202_1_fu_547_p2 <= "1" when (unsigned(x_l_fract_fu_455_p3) > unsigned(ap_const_lv11_500)) else "0";
    icmp_ln202_fu_541_p2 <= "1" when (x_l_int_fu_441_p4 = ap_const_lv4_7) else "0";
    icmp_ln26_fu_393_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv4_A) else "0";
    or_ln202_1_fu_607_p2 <= (xor_ln198_2_fu_521_p2 or xor_ln198_1_fu_507_p2);
    or_ln202_2_fu_613_p2 <= (or_ln202_fu_601_p2 or or_ln202_1_fu_607_p2);
    or_ln202_3_fu_619_p2 <= (xor_ln198_3_fu_535_p2 or and_ln202_fu_553_p2);
    or_ln202_4_fu_625_p2 <= (or_ln202_3_fu_619_p2 or or_ln202_2_fu_613_p2);
    or_ln202_fu_601_p2 <= (xor_ln198_fu_493_p2 or overf_fu_479_p2);
    output_0 <= select_ln274_fu_802_p3;

    output_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_0))) then 
            output_0_ap_vld <= ap_const_logic_1;
        else 
            output_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_1 <= select_ln274_fu_802_p3;

    output_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_1))) then 
            output_1_ap_vld <= ap_const_logic_1;
        else 
            output_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_2 <= select_ln274_fu_802_p3;

    output_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_2))) then 
            output_2_ap_vld <= ap_const_logic_1;
        else 
            output_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_3 <= select_ln274_fu_802_p3;

    output_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_3))) then 
            output_3_ap_vld <= ap_const_logic_1;
        else 
            output_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_4 <= select_ln274_fu_802_p3;

    output_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_4))) then 
            output_4_ap_vld <= ap_const_logic_1;
        else 
            output_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_5 <= select_ln274_fu_802_p3;

    output_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_5))) then 
            output_5_ap_vld <= ap_const_logic_1;
        else 
            output_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_6 <= select_ln274_fu_802_p3;

    output_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_6))) then 
            output_6_ap_vld <= ap_const_logic_1;
        else 
            output_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_7 <= select_ln274_fu_802_p3;

    output_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_7))) then 
            output_7_ap_vld <= ap_const_logic_1;
        else 
            output_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_8 <= select_ln274_fu_802_p3;

    output_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_8))) then 
            output_8_ap_vld <= ap_const_logic_1;
        else 
            output_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_9 <= select_ln274_fu_802_p3;

    output_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, i_3_reg_852_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_9) or ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_A) or ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_B) or ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_C) or ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_D) or ((i_3_reg_852_pp0_iter4_reg = ap_const_lv4_E) or (i_3_reg_852_pp0_iter4_reg = ap_const_lv4_F))))))))) then 
            output_9_ap_vld <= ap_const_logic_1;
        else 
            output_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    overf_1_fu_772_p2 <= "0" when (tmp_8_fu_762_p4 = ap_const_lv2_0) else "1";
    overf_2_fu_786_p2 <= (tmp_9_fu_778_p3 or overf_1_fu_772_p2);
    overf_fu_479_p2 <= (tmp_fu_463_p3 xor tmp_2_fu_471_p3);
    select_ln190_fu_733_p3 <= 
        ap_const_lv22_3FFFFF when (y_fu_728_p2(0) = '1') else 
        ap_const_lv22_0;
    select_ln274_fu_802_p3 <= 
        ap_const_lv16_FFFF when (overf_2_fu_786_p2(0) = '1') else 
        tmp_s_fu_792_p4;
        sext_ln28_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_405_p12),17));

    shl_ln2_fu_681_p5 <= (((trunc_ln217_reg_871_pp0_iter2_reg & ap_const_lv5_0) & f_x_lsb_reg_892_pp0_iter2_reg) & ap_const_lv1_0);
    sum_2_out <= sum_2_fu_182;

    sum_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln26_reg_856_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln26_reg_856_pp0_iter4_reg = ap_const_lv1_1))) then 
            sum_2_out_ap_vld <= ap_const_logic_1;
        else 
            sum_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sum_fu_823_p2 <= std_logic_vector(unsigned(select_ln274_reg_930) + unsigned(sum_2_fu_182));
    tmp_2_fu_471_p3 <= x_fu_435_p2(11 downto 11);
    tmp_3_fu_485_p3 <= x_fu_435_p2(12 downto 12);
    tmp_4_fu_499_p3 <= x_fu_435_p2(13 downto 13);
    tmp_5_fu_513_p3 <= x_fu_435_p2(14 downto 14);
    tmp_7_fu_527_p3 <= x_fu_435_p2(15 downto 15);
    tmp_8_fu_762_p4 <= y_2_fu_755_p3(21 downto 20);
    tmp_9_fu_778_p3 <= y_2_fu_755_p3(19 downto 19);
    tmp_fu_463_p3 <= x_fu_435_p2(16 downto 16);
    tmp_s_fu_792_p4 <= y_2_fu_755_p3(18 downto 3);
    trunc_ln194_fu_451_p1 <= x_fu_435_p2(8 - 1 downto 0);
    trunc_ln217_fu_579_p1 <= x_fu_435_p2(2 - 1 downto 0);
    x_fu_435_p2 <= std_logic_vector(signed(sext_ln28_fu_431_p1) - signed(conv_i_i13_i_i10_cast_fu_376_p1));
    x_l_fract_fu_455_p3 <= (trunc_ln194_fu_451_p1 & ap_const_lv3_0);
    x_l_int_fu_441_p4 <= x_fu_435_p2(11 downto 8);
    x_lsb_ind_fu_583_p3 <= (trunc_ln217_fu_579_p1 & ap_const_lv3_0);
    x_msb_ind_1_fu_636_p3 <= (tmp_reg_860_pp0_iter1_reg & tmp_6_reg_866_pp0_iter1_reg);
    x_msb_ind_2_fu_569_p4 <= x_fu_435_p2(6 downto 2);
    xor_ln198_1_fu_507_p2 <= (tmp_fu_463_p3 xor tmp_4_fu_499_p3);
    xor_ln198_2_fu_521_p2 <= (tmp_fu_463_p3 xor tmp_5_fu_513_p3);
    xor_ln198_3_fu_535_p2 <= (tmp_fu_463_p3 xor tmp_7_fu_527_p3);
    xor_ln198_fu_493_p2 <= (tmp_fu_463_p3 xor tmp_3_fu_485_p3);
    y_1_fu_745_p4 <= y_l_fu_741_p2(24 downto 3);
    y_2_fu_755_p3 <= 
        select_ln190_fu_733_p3 when (or_ln202_4_reg_887_pp0_iter4_reg(0) = '1') else 
        y_1_fu_745_p4;
    y_fu_728_p2 <= (tmp_reg_860_pp0_iter4_reg xor ap_const_lv1_1);
    y_l_fu_741_p2 <= std_logic_vector(unsigned(exp_x_msb_1_reg_919_pp0_iter4_reg) + unsigned(y_lo_s_reg_925));
    y_lo_fu_372_p0 <= y_lo_fu_372_p00(25 - 1 downto 0);
    y_lo_fu_372_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_lsb_m_1_reg_914),50));
    y_lo_fu_372_p1 <= y_lo_fu_372_p10(25 - 1 downto 0);
    y_lo_fu_372_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_1_reg_919),50));
    zext_ln230_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_lsb_ind_fu_583_p3),64));
    zext_ln245_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_2_fu_569_p4),64));
    zext_ln249_1_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_681_p5),20));
    zext_ln249_2_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln249_fu_695_p2),25));
    zext_ln249_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln5_reg_904),20));
    zext_ln261_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_1_fu_636_p3),64));
end behav;
