{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 18:47:55 2018 " "Info: Processing started: Thu May 17 18:47:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Reloj " "Info: Assuming node \"Reloj\" is an undefined clock" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Reloj register register inst6 inst6 450.05 MHz Internal " "Info: Clock \"Reloj\" Internal fmax is restricted to 450.05 MHz between source register \"inst6\" and destination register \"inst6\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X1_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst5~0 2 COMB LCCOMB_X1_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = 'inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst6 inst5~0 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -344 640 704 -296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst6 3 REG LCFF_X1_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst5~0 inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst6 inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst6 {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reloj destination 2.003 ns + Shortest register " "Info: + Shortest clock path from clock \"Reloj\" to destination register is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Reloj 1 CLK PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; CLK Node = 'Reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reloj } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.003 ns inst6 2 REG LCFF_X1_Y8_N17 2 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.003 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Reloj inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 68.35 % ) " "Info: Total cell delay = 1.369 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.65 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reloj source 2.003 ns - Longest register " "Info: - Longest clock path from clock \"Reloj\" to source register is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Reloj 1 CLK PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; CLK Node = 'Reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reloj } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.003 ns inst6 2 REG LCFF_X1_Y8_N17 2 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.003 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Reloj inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 68.35 % ) " "Info: Total cell delay = 1.369 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.65 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst6 inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst6 {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { inst6 {} } {  } {  } "" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6 PP_amunt Reloj 4.542 ns register " "Info: tsu for register \"inst6\" (data pin = \"PP_amunt\", clock pin = \"Reloj\") is 4.542 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.581 ns + Longest pin register " "Info: + Longest pin to register delay is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns PP_amunt 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'PP_amunt'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PP_amunt } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -416 8 176 -400 "PP_amunt" "" } { -312 322 424 -300 "PP_amunt" "" } { -240 384 400 -168 "PP_amunt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.228 ns) + CELL(0.419 ns) 6.497 ns inst5~0 2 COMB LCCOMB_X1_Y8_N16 1 " "Info: 2: + IC(5.228 ns) + CELL(0.419 ns) = 6.497 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = 'inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.647 ns" { PP_amunt inst5~0 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -344 640 704 -296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.581 ns inst6 3 REG LCFF_X1_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.581 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst5~0 inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.353 ns ( 20.56 % ) " "Info: Total cell delay = 1.353 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.228 ns ( 79.44 % ) " "Info: Total interconnect delay = 5.228 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { PP_amunt inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { PP_amunt {} PP_amunt~combout {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 5.228ns 0.000ns } { 0.000ns 0.850ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reloj destination 2.003 ns - Shortest register " "Info: - Shortest clock path from clock \"Reloj\" to destination register is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Reloj 1 CLK PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; CLK Node = 'Reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reloj } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.003 ns inst6 2 REG LCFF_X1_Y8_N17 2 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.003 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Reloj inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 68.35 % ) " "Info: Total cell delay = 1.369 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.65 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { PP_amunt inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { PP_amunt {} PP_amunt~combout {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 5.228ns 0.000ns } { 0.000ns 0.850ns 0.419ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Reloj Downup inst6 7.254 ns register " "Info: tco from clock \"Reloj\" to destination pin \"Downup\" through register \"inst6\" is 7.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reloj source 2.003 ns + Longest register " "Info: + Longest clock path from clock \"Reloj\" to source register is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Reloj 1 CLK PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; CLK Node = 'Reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reloj } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.003 ns inst6 2 REG LCFF_X1_Y8_N17 2 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.003 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Reloj inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 68.35 % ) " "Info: Total cell delay = 1.369 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.65 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.001 ns + Longest register pin " "Info: + Longest register to pin delay is 5.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X1_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(2.798 ns) 5.001 ns Downup 2 PIN PIN_AE12 0 " "Info: 2: + IC(2.203 ns) + CELL(2.798 ns) = 5.001 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'Downup'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { inst6 Downup } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -96 520 696 -80 "Downup" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 55.95 % ) " "Info: Total cell delay = 2.798 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 44.05 % ) " "Info: Total interconnect delay = 2.203 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { inst6 Downup } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { inst6 {} Downup {} } { 0.000ns 2.203ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { inst6 Downup } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { inst6 {} Downup {} } { 0.000ns 2.203ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst6 PP_avall Reloj -4.287 ns register " "Info: th for register \"inst6\" (data pin = \"PP_avall\", clock pin = \"Reloj\") is -4.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reloj destination 2.003 ns + Longest register " "Info: + Longest clock path from clock \"Reloj\" to destination register is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Reloj 1 CLK PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_V6; Fanout = 1; CLK Node = 'Reloj'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reloj } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -80 112 280 -64 "Reloj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.003 ns inst6 2 REG LCFF_X1_Y8_N17 2 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.003 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Reloj inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 68.35 % ) " "Info: Total cell delay = 1.369 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.65 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.556 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns PP_avall 1 PIN PIN_AC6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AC6; Fanout = 1; PIN Node = 'PP_avall'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PP_avall } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -360 16 184 -344 "PP_avall" "" } { -280 224 288 -256 "PP_avall" "" } { -384 224 288 -368 "PP_avall" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.185 ns) + CELL(0.437 ns) 6.472 ns inst5~0 2 COMB LCCOMB_X1_Y8_N16 1 " "Info: 2: + IC(5.185 ns) + CELL(0.437 ns) = 6.472 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = 'inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.622 ns" { PP_avall inst5~0 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -344 640 704 -296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.556 ns inst6 3 REG LCFF_X1_Y8_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.556 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst5~0 inst6 } "NODE_NAME" } } { "UC_DIR.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_DIR.bdf" { { -112 408 472 -32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 20.91 % ) " "Info: Total cell delay = 1.371 ns ( 20.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.185 ns ( 79.09 % ) " "Info: Total interconnect delay = 5.185 ns ( 79.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { PP_avall inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { PP_avall {} PP_avall~combout {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 5.185ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Reloj inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { Reloj {} Reloj~combout {} inst6 {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { PP_avall inst5~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { PP_avall {} PP_avall~combout {} inst5~0 {} inst6 {} } { 0.000ns 0.000ns 5.185ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 18:47:55 2018 " "Info: Processing ended: Thu May 17 18:47:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
