digraph test {
    "Input,1,in" [style=filled, color=yellow];
    "Input,1,rst" [style=filled, color=yellow];
    "Output,2,state" [style=filled, color=green];
    "Wire,2,_00_" [style=filled, color=orange];
    "Wire,1,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,2,_04_" [style=filled, color=orange];
    "Wire,2,_05_" [style=filled, color=orange];
    "Wire,2,_06_" [style=filled, color=orange];
    "Wire,2,_07_" [style=filled, color=orange];
    "Wire,2,_08_" [style=filled, color=orange];
    "Wire,2,_09_" [style=filled, color=orange];
    "LNot,Null,LNot_1" [style=filled, color=pink];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,2,Constant_2'H1" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Const,2,Constant_2'H2" [style=filled, color=grey];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Const,2,Constant_2'H0" [style=filled, color=grey];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Input,1,in" -> "Cond,Null,Cond_1" [label="1"];
    "Input,1,in" -> "Cond,Null,Cond_3" [label="1"];
    "Input,1,in" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,rst" -> "Cond,Null,Cond_5" [label="1"];
    "Output,2,state" -> "LNot,Null,LNot_1" [label="1"];
    "Output,2,state" -> "Eq,Null,Eq_1" [label="1"];
    "Output,2,state" -> "Eq,Null,Eq_2" [label="1"];
    "Output,2,state" -> "Cond,Null,Cond_1" [label="3"];
    "Output,2,state" -> "Cond,Null,Cond_3" [label="3"];
    "Output,2,state" -> "Cond,Null,Cond_6" [label="3"];
    "Wire,2,_00_" -> "Output,2,state" [label="1"];
    "Wire,1,_01_" -> "Cond,Null,Cond_4" [label="1"];
    "Wire,1,_02_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_03_" -> "Cond,Null,Cond_7" [label="1"];
    "Wire,2,_04_" -> "Cond,Null,Cond_2" [label="2"];
    "Wire,2,_05_" -> "Cond,Null,Cond_4" [label="3"];
    "Wire,2,_06_" -> "Cond,Null,Cond_4" [label="2"];
    "Wire,2,_07_" -> "Cond,Null,Cond_5" [label="3"];
    "Wire,2,_08_" -> "Cond,Null,Cond_7" [label="2"];
    "Wire,2,_09_" -> "Cond,Null,Cond_2" [label="3"];
    "LNot,Null,LNot_1" -> "Wire,1,_01_" [label="1"];
    "Eq,Null,Eq_1" -> "Wire,1,_02_" [label="1"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_1" [label="2"];
    "Const,2,Constant_2'H1" -> "Cond,Null,Cond_3" [label="2"];
    "Eq,Null,Eq_2" -> "Wire,1,_03_" [label="1"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_2" [label="2"];
    "Const,2,Constant_2'H2" -> "Cond,Null,Cond_1" [label="2"];
    "Cond,Null,Cond_1" -> "Wire,2,_04_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,2,_05_" [label="1"];
    "Cond,Null,Cond_3" -> "Wire,2,_06_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,2,_07_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,2,_00_" [label="1"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_5" [label="2"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_6" [label="2"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_7" [label="3"];
    "Cond,Null,Cond_6" -> "Wire,2,_08_" [label="1"];
    "Cond,Null,Cond_7" -> "Wire,2,_09_" [label="1"];
}
