// Seed: 335885047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wand id_2;
  inout wire id_1;
  assign id_2 = (1'h0);
  wire [1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd40
) (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire _id_8,
    input tri id_9,
    input tri1 id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13
    , id_16,
    input tri0 id_14
);
  logic [-1  *  id_8 : (  -1  )] id_17;
  always id_17 <= id_12 / -1;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
