{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 13:53:01 2016 " "Info: Processing started: Wed Apr 27 13:53:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LaserTag -c LaserTag --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LaserTag -c LaserTag --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "COMPAR:inst5\|EQn " "Warning: Node \"COMPAR:inst5\|EQn\" is a latch" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 270 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "COMPAR:inst5\|LTn " "Warning: Node \"COMPAR:inst5\|LTn\" is a latch" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 270 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register STOR_REG:inst4\|Dout\[2\] register COUNTER5:inst7\|TEMP\[4\] 373.41 MHz 2.678 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 373.41 MHz between source register \"STOR_REG:inst4\|Dout\[2\]\" and destination register \"COUNTER5:inst7\|TEMP\[4\]\" (period= 2.678 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.483 ns + Longest register register " "Info: + Longest register to register delay is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STOR_REG:inst4\|Dout\[2\] 1 REG LCFF_X27_Y2_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N7; Fanout = 8; REG Node = 'STOR_REG:inst4\|Dout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR_REG:inst4|Dout[2] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.225 ns) 0.733 ns COMPAR:inst6\|comb~2 2 COMB LCCOMB_X29_Y2_N18 2 " "Info: 2: + IC(0.508 ns) + CELL(0.225 ns) = 0.733 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 2; COMB Node = 'COMPAR:inst6\|comb~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { STOR_REG:inst4|Dout[2] COMPAR:inst6|comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 1.250 ns LaserTag:inst\|Selector8~0 3 COMB LCCOMB_X29_Y2_N20 2 " "Info: 3: + IC(0.245 ns) + CELL(0.272 ns) = 1.250 ns; Loc. = LCCOMB_X29_Y2_N20; Fanout = 2; COMB Node = 'LaserTag:inst\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { COMPAR:inst6|comb~2 LaserTag:inst|Selector8~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.521 ns COUNTER5:inst7\|TEMP\[4\]~0 4 COMB LCCOMB_X29_Y2_N24 5 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 1.521 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 5; COMB Node = 'COUNTER5:inst7\|TEMP\[4\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { LaserTag:inst|Selector8~0 COUNTER5:inst7|TEMP[4]~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.746 ns) 2.483 ns COUNTER5:inst7\|TEMP\[4\] 5 REG LCFF_X29_Y2_N9 3 " "Info: 5: + IC(0.216 ns) + CELL(0.746 ns) = 2.483 ns; Loc. = LCFF_X29_Y2_N9; Fanout = 3; REG Node = 'COUNTER5:inst7\|TEMP\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { COUNTER5:inst7|TEMP[4]~0 COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 52.19 % ) " "Info: Total cell delay = 1.296 ns ( 52.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.187 ns ( 47.81 % ) " "Info: Total interconnect delay = 1.187 ns ( 47.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { STOR_REG:inst4|Dout[2] COMPAR:inst6|comb~2 LaserTag:inst|Selector8~0 COUNTER5:inst7|TEMP[4]~0 COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { STOR_REG:inst4|Dout[2] {} COMPAR:inst6|comb~2 {} LaserTag:inst|Selector8~0 {} COUNTER5:inst7|TEMP[4]~0 {} COUNTER5:inst7|TEMP[4] {} } { 0.000ns 0.508ns 0.245ns 0.218ns 0.216ns } { 0.000ns 0.225ns 0.272ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns COUNTER5:inst7\|TEMP\[4\] 3 REG LCFF_X29_Y2_N9 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X29_Y2_N9; Fanout = 3; REG Node = 'COUNTER5:inst7\|TEMP\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { CLK~clkctrl COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER5:inst7|TEMP[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns STOR_REG:inst4\|Dout\[2\] 3 REG LCFF_X27_Y2_N7 8 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N7; Fanout = 8; REG Node = 'STOR_REG:inst4\|Dout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl STOR_REG:inst4|Dout[2] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl STOR_REG:inst4|Dout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst4|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER5:inst7|TEMP[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl STOR_REG:inst4|Dout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst4|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 167 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { STOR_REG:inst4|Dout[2] COMPAR:inst6|comb~2 LaserTag:inst|Selector8~0 COUNTER5:inst7|TEMP[4]~0 COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { STOR_REG:inst4|Dout[2] {} COMPAR:inst6|comb~2 {} LaserTag:inst|Selector8~0 {} COUNTER5:inst7|TEMP[4]~0 {} COUNTER5:inst7|TEMP[4] {} } { 0.000ns 0.508ns 0.245ns 0.218ns 0.216ns } { 0.000ns 0.225ns 0.272ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK CLK~clkctrl COUNTER5:inst7|TEMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNTER5:inst7|TEMP[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl STOR_REG:inst4|Dout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst4|Dout[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LaserTag:inst\|Y.S1 Hit_B CLK 5.285 ns register " "Info: tsu for register \"LaserTag:inst\|Y.S1\" (data pin = \"Hit_B\", clock pin = \"CLK\") is 5.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.690 ns + Longest pin register " "Info: + Longest pin to register delay is 7.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Hit_B 1 PIN PIN_A8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 10; PIN Node = 'Hit_B'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hit_B } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 136 -64 104 152 "Hit_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.727 ns) + CELL(0.053 ns) 5.637 ns LaserTag:inst\|SUB~0 2 COMB LCCOMB_X26_Y2_N6 7 " "Info: 2: + IC(4.727 ns) + CELL(0.053 ns) = 5.637 ns; Loc. = LCCOMB_X26_Y2_N6; Fanout = 7; COMB Node = 'LaserTag:inst\|SUB~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.780 ns" { Hit_B LaserTag:inst|SUB~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.346 ns) 7.018 ns LaserTag:inst\|Selector1~0 3 COMB LCCOMB_X25_Y2_N20 2 " "Info: 3: + IC(1.035 ns) + CELL(0.346 ns) = 7.018 ns; Loc. = LCCOMB_X25_Y2_N20; Fanout = 2; COMB Node = 'LaserTag:inst\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { LaserTag:inst|SUB~0 LaserTag:inst|Selector1~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.053 ns) 7.535 ns LaserTag:inst\|Selector1~1 4 COMB LCCOMB_X27_Y2_N16 1 " "Info: 4: + IC(0.464 ns) + CELL(0.053 ns) = 7.535 ns; Loc. = LCCOMB_X27_Y2_N16; Fanout = 1; COMB Node = 'LaserTag:inst\|Selector1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { LaserTag:inst|Selector1~0 LaserTag:inst|Selector1~1 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.690 ns LaserTag:inst\|Y.S1 5 REG LCFF_X27_Y2_N17 8 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.690 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 8; REG Node = 'LaserTag:inst\|Y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { LaserTag:inst|Selector1~1 LaserTag:inst|Y.S1 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 19.04 % ) " "Info: Total cell delay = 1.464 ns ( 19.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 80.96 % ) " "Info: Total interconnect delay = 6.226 ns ( 80.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.690 ns" { Hit_B LaserTag:inst|SUB~0 LaserTag:inst|Selector1~0 LaserTag:inst|Selector1~1 LaserTag:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.690 ns" { Hit_B {} Hit_B~combout {} LaserTag:inst|SUB~0 {} LaserTag:inst|Selector1~0 {} LaserTag:inst|Selector1~1 {} LaserTag:inst|Y.S1 {} } { 0.000ns 0.000ns 4.727ns 1.035ns 0.464ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns LaserTag:inst\|Y.S1 3 REG LCFF_X27_Y2_N17 8 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 8; REG Node = 'LaserTag:inst\|Y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl LaserTag:inst|Y.S1 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl LaserTag:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LaserTag:inst|Y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.690 ns" { Hit_B LaserTag:inst|SUB~0 LaserTag:inst|Selector1~0 LaserTag:inst|Selector1~1 LaserTag:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.690 ns" { Hit_B {} Hit_B~combout {} LaserTag:inst|SUB~0 {} LaserTag:inst|Selector1~0 {} LaserTag:inst|Selector1~1 {} LaserTag:inst|Y.S1 {} } { 0.000ns 0.000ns 4.727ns 1.035ns 0.464ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl LaserTag:inst|Y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LaserTag:inst|Y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK StorReg_EN LaserTag:inst\|Y.S3 8.167 ns register " "Info: tco from clock \"CLK\" to destination pin \"StorReg_EN\" through register \"LaserTag:inst\|Y.S3\" is 8.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.493 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns LaserTag:inst\|Y.S3 3 REG LCFF_X25_Y2_N1 8 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X25_Y2_N1; Fanout = 8; REG Node = 'LaserTag:inst\|Y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl LaserTag:inst|Y.S3 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl LaserTag:inst|Y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LaserTag:inst|Y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.580 ns + Longest register pin " "Info: + Longest register to pin delay is 5.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LaserTag:inst\|Y.S3 1 REG LCFF_X25_Y2_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N1; Fanout = 8; REG Node = 'LaserTag:inst\|Y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LaserTag:inst|Y.S3 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.053 ns) 0.581 ns LaserTag:inst\|Selector7~0 2 COMB LCCOMB_X27_Y2_N20 4 " "Info: 2: + IC(0.528 ns) + CELL(0.053 ns) = 0.581 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 4; COMB Node = 'LaserTag:inst\|Selector7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { LaserTag:inst|Y.S3 LaserTag:inst|Selector7~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 1.335 ns LaserTag:inst\|Selector7~1 3 COMB LCCOMB_X26_Y2_N4 1 " "Info: 3: + IC(0.388 ns) + CELL(0.366 ns) = 1.335 ns; Loc. = LCCOMB_X26_Y2_N4; Fanout = 1; COMB Node = 'LaserTag:inst\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { LaserTag:inst|Selector7~0 LaserTag:inst|Selector7~1 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(1.982 ns) 5.580 ns StorReg_EN 4 PIN PIN_B8 0 " "Info: 4: + IC(2.263 ns) + CELL(1.982 ns) = 5.580 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'StorReg_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { LaserTag:inst|Selector7~1 StorReg_EN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 72 696 872 88 "StorReg_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.401 ns ( 43.03 % ) " "Info: Total cell delay = 2.401 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.179 ns ( 56.97 % ) " "Info: Total interconnect delay = 3.179 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { LaserTag:inst|Y.S3 LaserTag:inst|Selector7~0 LaserTag:inst|Selector7~1 StorReg_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { LaserTag:inst|Y.S3 {} LaserTag:inst|Selector7~0 {} LaserTag:inst|Selector7~1 {} StorReg_EN {} } { 0.000ns 0.528ns 0.388ns 2.263ns } { 0.000ns 0.053ns 0.366ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl LaserTag:inst|Y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LaserTag:inst|Y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { LaserTag:inst|Y.S3 LaserTag:inst|Selector7~0 LaserTag:inst|Selector7~1 StorReg_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { LaserTag:inst|Y.S3 {} LaserTag:inst|Selector7~0 {} LaserTag:inst|Selector7~1 {} StorReg_EN {} } { 0.000ns 0.528ns 0.388ns 2.263ns } { 0.000ns 0.053ns 0.366ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Hit_B StorReg_EN 10.895 ns Longest " "Info: Longest tpd from source pin \"Hit_B\" to destination pin \"StorReg_EN\" is 10.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Hit_B 1 PIN PIN_A8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 10; PIN Node = 'Hit_B'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hit_B } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 136 -64 104 152 "Hit_B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.811 ns) + CELL(0.228 ns) 5.896 ns LaserTag:inst\|Selector7~0 2 COMB LCCOMB_X27_Y2_N20 4 " "Info: 2: + IC(4.811 ns) + CELL(0.228 ns) = 5.896 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 4; COMB Node = 'LaserTag:inst\|Selector7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { Hit_B LaserTag:inst|Selector7~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 6.650 ns LaserTag:inst\|Selector7~1 3 COMB LCCOMB_X26_Y2_N4 1 " "Info: 3: + IC(0.388 ns) + CELL(0.366 ns) = 6.650 ns; Loc. = LCCOMB_X26_Y2_N4; Fanout = 1; COMB Node = 'LaserTag:inst\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { LaserTag:inst|Selector7~0 LaserTag:inst|Selector7~1 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(1.982 ns) 10.895 ns StorReg_EN 4 PIN PIN_B8 0 " "Info: 4: + IC(2.263 ns) + CELL(1.982 ns) = 10.895 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'StorReg_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { LaserTag:inst|Selector7~1 StorReg_EN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 72 696 872 88 "StorReg_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.433 ns ( 31.51 % ) " "Info: Total cell delay = 3.433 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.462 ns ( 68.49 % ) " "Info: Total interconnect delay = 7.462 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.895 ns" { Hit_B LaserTag:inst|Selector7~0 LaserTag:inst|Selector7~1 StorReg_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.895 ns" { Hit_B {} Hit_B~combout {} LaserTag:inst|Selector7~0 {} LaserTag:inst|Selector7~1 {} StorReg_EN {} } { 0.000ns 0.000ns 4.811ns 0.388ns 2.263ns } { 0.000ns 0.857ns 0.228ns 0.366ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STOR_REG:inst4\|Dout\[1\] RESETn CLK -1.293 ns register " "Info: th for register \"STOR_REG:inst4\|Dout\[1\]\" (data pin = \"RESETn\", clock pin = \"CLK\") is -1.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 168 -64 104 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns STOR_REG:inst4\|Dout\[1\] 3 REG LCFF_X27_Y2_N5 7 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'STOR_REG:inst4\|Dout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst4|Dout[1] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.937 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns RESETn 1 PIN PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; PIN Node = 'RESETn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/Block1.bdf" { { 88 -64 104 104 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.346 ns) 3.213 ns LaserTag:inst\|Selector6~0 2 COMB LCCOMB_X26_Y2_N30 5 " "Info: 2: + IC(2.003 ns) + CELL(0.346 ns) = 3.213 ns; Loc. = LCCOMB_X26_Y2_N30; Fanout = 5; COMB Node = 'LaserTag:inst\|Selector6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { RESETn LaserTag:inst|Selector6~0 } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.397 ns) 3.937 ns STOR_REG:inst4\|Dout\[1\] 3 REG LCFF_X27_Y2_N5 7 " "Info: 3: + IC(0.327 ns) + CELL(0.397 ns) = 3.937 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'STOR_REG:inst4\|Dout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { LaserTag:inst|Selector6~0 STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "LaserTag.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/LaserTag/LaserTag.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.607 ns ( 40.82 % ) " "Info: Total cell delay = 1.607 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.330 ns ( 59.18 % ) " "Info: Total interconnect delay = 2.330 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { RESETn LaserTag:inst|Selector6~0 STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { RESETn {} RESETn~combout {} LaserTag:inst|Selector6~0 {} STOR_REG:inst4|Dout[1] {} } { 0.000ns 0.000ns 2.003ns 0.327ns } { 0.000ns 0.864ns 0.346ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst4|Dout[1] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { RESETn LaserTag:inst|Selector6~0 STOR_REG:inst4|Dout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.937 ns" { RESETn {} RESETn~combout {} LaserTag:inst|Selector6~0 {} STOR_REG:inst4|Dout[1] {} } { 0.000ns 0.000ns 2.003ns 0.327ns } { 0.000ns 0.864ns 0.346ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 13:53:01 2016 " "Info: Processing ended: Wed Apr 27 13:53:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
