$date
	Thu Jan  2 13:11:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module load_store_test $end
$scope module TB $end
$scope module top_inst $end
$var wire 10 ! P1core_data_addr [9:0] $end
$var wire 4 " P1core_data_be [3:0] $end
$var wire 1 # P1core_data_req $end
$var wire 32 $ P1core_data_wdata [31:0] $end
$var wire 1 % P1core_data_we $end
$var wire 10 & P1core_prog_addr [9:0] $end
$var wire 1 ' P1core_prog_req $end
$var wire 1 ( P1core_prog_we $end
$var wire 1 ) clk $end
$var wire 1 * core_prog_we $end
$var wire 1 + rst_n $end
$var wire 32 , prog_mem_rdata [31:0] $end
$var wire 1 - data_mem_we $end
$var wire 32 . data_mem_wdata [31:0] $end
$var wire 32 / data_mem_rdata [31:0] $end
$var wire 1 0 data_mem_en $end
$var wire 4 1 data_mem_be [3:0] $end
$var wire 10 2 data_mem_addr [9:0] $end
$var wire 1 3 core_prog_rvalid $end
$var wire 1 4 core_prog_req $end
$var wire 32 5 core_prog_rdata [31:0] $end
$var wire 1 6 core_prog_gnt $end
$var wire 10 7 core_prog_addr [9:0] $end
$var wire 10 8 core_instr_addr [9:0] $end
$var wire 1 9 core_data_we $end
$var wire 32 : core_data_wdata [31:0] $end
$var wire 1 ; core_data_rvalid $end
$var wire 1 < core_data_req $end
$var wire 32 = core_data_rdata [31:0] $end
$var wire 1 > core_data_gnt $end
$var wire 4 ? core_data_be [3:0] $end
$var wire 10 @ core_data_addr [9:0] $end
$var wire 1 A P1core_prog_rvalid $end
$var wire 32 B P1core_prog_rdata [31:0] $end
$var wire 1 C P1core_prog_gnt $end
$var wire 1 D P1core_data_rvalid $end
$var wire 32 E P1core_data_rdata [31:0] $end
$var wire 1 F P1core_data_gnt $end
$scope module core_inst $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var wire 4 G write_transfer_mem_data_o [3:0] $end
$var wire 1 H we_reg_file $end
$var wire 1 9 we_mem_data_o $end
$var wire 32 I val_mem_prog_i [31:0] $end
$var wire 32 J val_mem_data_write_o [31:0] $end
$var wire 32 K val_mem_data_read_i [31:0] $end
$var wire 1 ; rvalid_mem_data_i $end
$var wire 32 L rs2_reg_file [31:0] $end
$var wire 32 M rs1_reg_file [31:0] $end
$var wire 1 N req_mem_prog_o_intern $end
$var wire 1 O req_mem_data_o_intern $end
$var wire 5 P r_num_write_reg_file [4:0] $end
$var wire 5 Q r2_num_read_reg_file [4:0] $end
$var wire 5 R r1_num_read_reg_file [4:0] $end
$var wire 32 S new_pc [31:0] $end
$var wire 1 T is_stall_t $end
$var wire 1 U is_load_store_t $end
$var wire 1 V is_branch_t $end
$var wire 1 W is_absolute_t $end
$var wire 32 X imm_val_t [31:0] $end
$var wire 1 6 gnt_mem_prog_i $end
$var wire 1 > gnt_mem_data_i $end
$var wire 2 Y data_origin_t [1:0] $end
$var wire 32 Z data_in_reg_file [31:0] $end
$var wire 32 [ csr_val_w [31:0] $end
$var wire 32 \ csr_val_r [31:0] $end
$var wire 3 ] csr_op_t [2:0] $end
$var wire 12 ^ csr_addr_t [11:0] $end
$var wire 10 _ addr_mem_prog_o [9:0] $end
$var wire 10 ` addr_mem_data_o [9:0] $end
$var wire 3 a LIS_op_t [2:0] $end
$var wire 2 b BR_op_t [1:0] $end
$var wire 4 c ALU_op_t [3:0] $end
$var reg 1 < req_mem_data_o $end
$var reg 1 4 req_mem_prog_o $end
$scope module controlUnit_inst $end
$var wire 1 ; mem_rvalid_i $end
$var wire 1 > mem_gnt_i $end
$var wire 32 d instruction [31:0] $end
$var reg 4 e ALU_op [3:0] $end
$var reg 2 f BR_op_o [1:0] $end
$var reg 3 g LIS_op [2:0] $end
$var reg 12 h csr_addr_o [11:0] $end
$var reg 3 i csr_op_o [2:0] $end
$var reg 2 j data_acces [1:0] $end
$var reg 2 k data_origin_o [1:0] $end
$var reg 3 l funct3 [2:0] $end
$var reg 7 m funct7 [6:0] $end
$var reg 12 n imm12 [11:0] $end
$var reg 12 o imm12b [11:0] $end
$var reg 12 p imm12s [11:0] $end
$var reg 20 q imm20 [19:0] $end
$var reg 20 r imm20j [19:0] $end
$var reg 32 s imm_val_o [31:0] $end
$var reg 1 V is_branch_o $end
$var reg 1 U is_load_store $end
$var reg 1 T is_stall_o $end
$var reg 1 O mem_req_o $end
$var reg 1 9 mem_w $end
$var reg 7 t opcode [6:0] $end
$var reg 5 u r1_addr [4:0] $end
$var reg 5 v r2_addr [4:0] $end
$var reg 5 w rd [4:0] $end
$var reg 5 x reg_addr [4:0] $end
$var reg 1 H reg_w $end
$var reg 5 y rs1 [4:0] $end
$var reg 5 z rs2 [4:0] $end
$var reg 4 { write_transfer_o [3:0] $end
$upscope $end
$scope module crs_unit_inst $end
$var wire 1 ) clk $end
$var wire 12 | csr_addr_i [11:0] $end
$var wire 3 } csr_op_i [2:0] $end
$var wire 1 + rst_n $end
$var wire 64 ~ timer_val_i [63:0] $end
$var wire 32 !" csr_val_i [31:0] $end
$var reg 32 "" csr_val_o [31:0] $end
$var reg 64 #" timer_val_o [63:0] $end
$var reg 1 $" timer_we_o $end
$scope module timer_inst $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var wire 64 %" val_i [63:0] $end
$var wire 1 $" we_i $end
$var reg 64 &" val_o [63:0] $end
$upscope $end
$upscope $end
$scope module exec_unit_inst $end
$var wire 4 '" ALU_op [3:0] $end
$var wire 2 (" BR_op [1:0] $end
$var wire 3 )" LIS_op [2:0] $end
$var wire 3 *" csr_op_i [2:0] $end
$var wire 32 +" csr_val_i [31:0] $end
$var wire 2 ," data_origin_i [1:0] $end
$var wire 32 -" imm_val_i [31:0] $end
$var wire 1 V is_branch_i $end
$var wire 1 U is_loadstore $end
$var wire 1 ." zero_alu_result $end
$var wire 32 /" val_mem_data_write_o [31:0] $end
$var wire 32 0" val_mem_data_read_i [31:0] $end
$var wire 32 1" rs2_i [31:0] $end
$var wire 32 2" rs1_i [31:0] $end
$var wire 10 3" old_pc_i [9:0] $end
$var wire 32 4" new_pc_offset_o [31:0] $end
$var wire 32 5" mem_o [31:0] $end
$var wire 32 6" alu_o [31:0] $end
$var wire 10 7" addr_mem_data_o [9:0] $end
$var reg 32 8" csr_val_o [31:0] $end
$var reg 32 9" d_o [31:0] $end
$var reg 1 W is_absolute_o $end
$var reg 1 :" is_conditional $end
$var reg 32 ;" s1_ALU [31:0] $end
$var reg 32 <" s2_ALU [31:0] $end
$scope module ALU $end
$var wire 4 =" ALU_op [3:0] $end
$var wire 32 >" s1 [31:0] $end
$var wire 32 ?" s2 [31:0] $end
$var wire 1 ." zero_o $end
$var wire 5 @" shift [4:0] $end
$var reg 32 A" d [31:0] $end
$upscope $end
$scope module BR $end
$var wire 1 ." ALU_zero_i $end
$var wire 2 B" BR_op_i [1:0] $end
$var wire 32 C" alu_d [31:0] $end
$var wire 1 :" is_conditional_i $end
$var wire 32 D" new_pc_i [31:0] $end
$var wire 32 E" old_pc_i [31:0] $end
$var wire 32 F" new_pc_o [31:0] $end
$var reg 32 G" offset [31:0] $end
$upscope $end
$scope module LIS $end
$var wire 3 H" LIS_op [2:0] $end
$var wire 32 I" addr_mem_i [31:0] $end
$var wire 32 J" val_mem_write_i [31:0] $end
$var wire 32 K" val_mem_read_i [31:0] $end
$var wire 10 L" addr_mem_o [9:0] $end
$var reg 32 M" val_mem_read_o [31:0] $end
$var reg 32 N" val_mem_write_o [31:0] $end
$upscope $end
$upscope $end
$scope module program_counter_inst $end
$var wire 1 ) clk $end
$var wire 1 W is_absolute_i $end
$var wire 1 V is_branch_i $end
$var wire 1 T is_stall_i $end
$var wire 10 O" offset_i [9:0] $end
$var wire 1 + rst_n $end
$var wire 10 P" offset [9:0] $end
$var wire 1 6 gnt_mem_prog_i $end
$var reg 10 Q" addr [9:0] $end
$var reg 1 N req_mem_prog_o $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 ) clk $end
$var wire 32 R" data_in [31:0] $end
$var wire 5 S" r1_num_read [4:0] $end
$var wire 5 T" r2_num_read [4:0] $end
$var wire 5 U" r_num_write [4:0] $end
$var wire 1 + rst_n $end
$var wire 1 H we $end
$var wire 32 V" rs2 [31:0] $end
$var wire 32 W" rs1 [31:0] $end
$scope begin REG $end
$var integer 32 X" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module data_ram_mux_i $end
$var wire 1 ) clk $end
$var wire 10 Y" port0_addr_i [9:0] $end
$var wire 4 Z" port0_be_i [3:0] $end
$var wire 1 < port0_req_i $end
$var wire 32 [" port0_wdata_i [31:0] $end
$var wire 1 9 port0_we_i $end
$var wire 10 \" port1_addr_i [9:0] $end
$var wire 4 ]" port1_be_i [3:0] $end
$var wire 1 # port1_req_i $end
$var wire 32 ^" port1_wdata_i [31:0] $end
$var wire 1 % port1_we_i $end
$var wire 1 0 ram_en_o $end
$var wire 1 + rst_n $end
$var wire 1 - ram_we_o $end
$var wire 32 _" ram_wdata_o [31:0] $end
$var wire 32 `" ram_rdata_i [31:0] $end
$var wire 4 a" ram_be_o [3:0] $end
$var wire 10 b" ram_addr_o [9:0] $end
$var wire 32 c" port1_rdata_o [31:0] $end
$var wire 4 d" port1_be [3:0] $end
$var wire 32 e" port0_rdata_o [31:0] $end
$var wire 4 f" port0_be [3:0] $end
$var reg 1 > port0_gnt_o $end
$var reg 1 ; port0_rvalid_o $end
$var reg 1 F port1_gnt_o $end
$var reg 1 D port1_rvalid_o $end
$scope begin genblk3 $end
$upscope $end
$scope begin genblk6 $end
$upscope $end
$upscope $end
$scope module mem_data_inst $end
$var wire 10 g" addr [9:0] $end
$var wire 1 ) clk $end
$var wire 32 h" data_in [31:0] $end
$var wire 1 + rst_n $end
$var wire 1 - we $end
$var wire 4 i" write_transfer_i [3:0] $end
$var wire 32 j" data_out [31:0] $end
$scope begin MEM_WRITE $end
$var integer 32 k" j [31:0] $end
$upscope $end
$upscope $end
$scope module mem_prog_inst $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var wire 10 l" addr [9:0] $end
$var reg 32 m" data_out [31:0] $end
$scope begin MEM_READ $end
$var integer 32 n" j [31:0] $end
$upscope $end
$upscope $end
$scope module prog_ram_mux_i $end
$var wire 1 ) clk $end
$var wire 10 o" port0_addr_i [9:0] $end
$var wire 4 p" port0_be_i [3:0] $end
$var wire 1 4 port0_req_i $end
$var wire 32 q" port0_wdata_i [31:0] $end
$var wire 1 * port0_we_i $end
$var wire 10 r" port1_addr_i [9:0] $end
$var wire 4 s" port1_be_i [3:0] $end
$var wire 1 ' port1_req_i $end
$var wire 32 t" port1_wdata_i [31:0] $end
$var wire 1 ( port1_we_i $end
$var wire 1 u" ram_en_o $end
$var wire 32 v" ram_rdata_i [31:0] $end
$var wire 1 + rst_n $end
$var wire 1 w" ram_we_o $end
$var wire 32 x" ram_wdata_o [31:0] $end
$var wire 4 y" ram_be_o [3:0] $end
$var wire 10 z" ram_addr_o [9:0] $end
$var wire 32 {" port1_rdata_o [31:0] $end
$var wire 4 |" port1_be [3:0] $end
$var wire 32 }" port0_rdata_o [31:0] $end
$var wire 4 ~" port0_be [3:0] $end
$var reg 1 6 port0_gnt_o $end
$var reg 1 3 port0_rvalid_o $end
$var reg 1 C port1_gnt_o $end
$var reg 1 A port1_rvalid_o $end
$scope begin genblk3 $end
$upscope $end
$scope begin genblk6 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0z ~"
b0 }"
b0z |"
b0 {"
b0 z"
b0z y"
b0z x"
zw"
b0 v"
0u"
b0z t"
b0z s"
b0 r"
b0z q"
b0z p"
b0 o"
b10000000000 n"
b0 m"
b0 l"
b100000000 k"
bx j"
bz i"
bz h"
bz g"
b0 f"
bx e"
bz d"
bx c"
bz b"
bz a"
bx `"
bz _"
bz ^"
bz ]"
bz \"
b0 ["
b0 Z"
b0 Y"
b100000 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b100 P"
b0 O"
b0 N"
bx M"
b0 L"
bx K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
0:"
b0 9"
b0 8"
b0 7"
b0 6"
bx 5"
b0 4"
b0 3"
b0 2"
b0 1"
bx 0"
b0 /"
1."
b0 -"
b0 ,"
bx +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
0$"
b0 #"
bx ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
bx \
b0 [
b0 Z
b0 Y
b0 X
0W
0V
0U
0T
b0 S
b0 R
b0 Q
b0 P
0O
1N
b0 M
b0 L
bx K
b0 J
b0 I
0H
b0 G
0F
bx E
0D
0C
b0 B
0A
b0 @
b0 ?
0>
bx =
0<
0;
b0 :
09
b0 8
b0 7
06
b0 5
04
03
bz 2
bz 1
00
bx /
bz .
z-
b0 ,
0+
z*
0)
z(
0'
b0 &
z%
bz $
0#
bz "
bz !
$end
#50000
b100000000 k"
b10000000000 n"
b100000 X"
1)
#100000
0)
1+
#150000
1u"
16
b1 ~
b1 &"
14
b100 O"
0."
b100 S
b100 4"
b100 F"
b100 @
b100 `
b100 7"
b100 L"
b100 Y"
b100 6"
b100 A"
b100 C"
b100 I"
b100 @"
b0 P"
b0 G"
bx Z
bx 9"
bx R"
b100 <"
b100 ?"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
b11 P
b11 x
b11 U"
1H
1U
1T
1O
b100 z
b11 p
b10000000001 o
b10 r
b11 w
b100 n
b10000000000 q
b11 t
b10000000000000110000011 5
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#200000
0)
#250000
b100 P"
b1111 5"
b1111 M"
b11110000010010100001110000001111 E
b11110000010010100001110000001111 c"
b11110000010010100001110000001111 =
b11110000010010100001110000001111 K
b11110000010010100001110000001111 0"
b11110000010010100001110000001111 K"
b11110000010010100001110000001111 e"
b11110000010010100001110000001111 /
b11110000010010100001110000001111 `"
b11110000010010100001110000001111 j"
10
1>
b100 2
b100 b"
b100 g"
b0 .
b0 _"
b0 h"
0-
b0 1
b0 a"
b0 i"
16
13
1<
14
b10 ~
b10 &"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
1O
0T
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 5
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#300000
0)
#350000
16
b100 8
b100 l"
b100 z"
1>
b100 E"
b100 7
b100 _
b100 3"
b100 Q"
b100 o"
b11 ~
b11 &"
14
1<
1;
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 5
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#400000
0)
#450000
16
1>
b1000 8
b1000 l"
b1000 z"
14
1<
b100 ~
b100 &"
b1000 E"
b1000 7
b1000 _
b1000 3"
b1000 Q"
b1000 o"
b1110000001111 5"
b1110000001111 M"
b1110000001111 Z
b1110000001111 9"
b1110000001111 R"
b100 <"
b100 ?"
b1 a
b1 g
b1 )"
b1 H"
0T
b100 p
b10 o
b100000000010 r
b100 w
b10000000001 q
b1 l
1O
b100 P
b100 x
b100 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000001001000000011 5
b10000000001001000000011 I
b10000000001001000000011 d
b10000000001001000000011 }"
b10000000001001000000011 B
b10000000001001000000011 {"
b10000000001001000000011 ,
b10000000001001000000011 m"
b10000000001001000000011 v"
1)
#500000
0)
#550000
16
b1100 8
b1100 l"
b1100 z"
1>
b1100 E"
b1100 7
b1100 _
b1100 3"
b1100 Q"
b1100 o"
b101 ~
b101 &"
14
1<
b11110000010010100001110000001111 5"
b11110000010010100001110000001111 M"
b11110000010010100001110000001111 Z
b11110000010010100001110000001111 9"
b11110000010010100001110000001111 R"
b100 <"
b100 ?"
0T
b101 p
b10000000010 o
b1000000000010 r
b101 w
b10000000010 q
b10 l
1O
b101 P
b101 x
b101 U"
b100 X
b100 s
b100 -"
b100 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000010001010000011 5
b10000000010001010000011 I
b10000000010001010000011 d
b10000000010001010000011 }"
b10000000010001010000011 B
b10000000010001010000011 {"
b10000000010001010000011 ,
b10000000010001010000011 m"
b10000000010001010000011 v"
1)
#600000
0)
#650000
16
1>
b10000 8
b10000 l"
b10000 z"
14
1<
b110 ~
b110 &"
b10000 E"
b10000 7
b10000 _
b10000 3"
b10000 Q"
b10000 o"
b1110000001111 5"
b1110000001111 M"
b1110000001111 Z
b1110000001111 9"
b1110000001111 R"
b100 <"
b100 ?"
0T
b110 p
b11 o
b10100000000010 r
b110 w
b10000000101 q
b101 l
1O
b110 P
b110 x
b110 U"
b100 X
b100 s
b100 -"
b100 D"
b100 a
b100 g
b100 )"
b100 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000101001100000011 5
b10000000101001100000011 I
b10000000101001100000011 d
b10000000101001100000011 }"
b10000000101001100000011 B
b10000000101001100000011 {"
b10000000101001100000011 ,
b10000000101001100000011 m"
b10000000101001100000011 v"
1)
#700000
0)
#750000
16
b10100 8
b10100 l"
b10100 z"
1>
b10100 E"
b10100 7
b10100 _
b10100 3"
b10100 Q"
b10100 o"
b111 ~
b111 &"
14
1<
b1111 5"
b1111 M"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
b111 p
b10000000011 o
b10000000000010 r
b111 w
b10000000100 q
b100 l
1O
b111 P
b111 x
b111 U"
b100 X
b100 s
b100 -"
b100 D"
b11 a
b11 g
b11 )"
b11 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000100001110000011 5
b10000000100001110000011 I
b10000000100001110000011 d
b10000000100001110000011 }"
b10000000100001110000011 B
b10000000100001110000011 {"
b10000000100001110000011 ,
b10000000100001110000011 m"
b10000000100001110000011 v"
1)
#800000
0)
#850000
16
1>
b11000 8
b11000 l"
b11000 z"
14
1<
b1000 ~
b1000 &"
b11000 E"
b11000 7
b11000 _
b11000 3"
b11000 Q"
b11000 o"
b10000000100000001000000010000 E
b10000000100000001000000010000 c"
b10000000100000001000000010000 =
b10000000100000001000000010000 K
b10000000100000001000000010000 0"
b10000000100000001000000010000 K"
b10000000100000001000000010000 e"
b10000000100000001000000010000 /
b10000000100000001000000010000 `"
b10000000100000001000000010000 j"
b0 O"
b0 2
b0 b"
b0 g"
1."
b0 S
b0 4"
b0 F"
b0 @
b0 `
b0 7"
b0 L"
b0 Y"
b0 6"
b0 A"
b0 C"
b0 I"
b0 @"
b10000 5"
b10000 M"
b0 Z
b0 9"
b0 R"
b0 <"
b0 ?"
b0 z
b0 p
b0 o
b0 r
b0 w
b0 n
b0 q
b0 l
b0 t
0O
b0 P
b0 x
b0 U"
b0 X
b0 s
b0 -"
b0 D"
b0 a
b0 g
b0 )"
b0 H"
b0 Y
b0 k
b0 ,"
0H
0U
b0 5
b0 I
b0 d
b0 }"
b0 B
b0 {"
b0 ,
b0 m"
b0 v"
1)
#900000
0)
#950000
bx 5"
bx M"
bx E
bx c"
bx =
bx K
bx 0"
bx K"
bx e"
bx /
bx `"
bx j"
16
b11100 8
b11100 l"
b11100 z"
00
0>
bz 2
bz b"
bz g"
bz .
bz _"
bz h"
z-
bz 1
bz a"
bz i"
b11100 E"
b11100 7
b11100 _
b11100 3"
b11100 Q"
b11100 o"
b1001 ~
b1001 &"
14
0<
1)
#1000000
0)
#1050000
16
b100000 8
b100000 l"
b100000 z"
0;
14
b1010 ~
b1010 &"
b100000 E"
b100000 7
b100000 _
b100000 3"
b100000 Q"
b100000 o"
1)
#1100000
0)
#1150000
16
b100100 8
b100100 l"
b100100 z"
b100100 E"
b100100 7
b100100 _
b100100 3"
b100100 Q"
b100100 o"
b1011 ~
b1011 &"
14
1)
#1200000
0)
#1250000
16
b101000 8
b101000 l"
b101000 z"
14
b1100 ~
b1100 &"
b101000 E"
b101000 7
b101000 _
b101000 3"
b101000 Q"
b101000 o"
1)
#1300000
0)
#1350000
16
b101100 8
b101100 l"
b101100 z"
b101100 E"
b101100 7
b101100 _
b101100 3"
b101100 Q"
b101100 o"
b1101 ~
b1101 &"
14
1)
#1400000
0)
#1450000
16
b110000 8
b110000 l"
b110000 z"
14
b1110 ~
b1110 &"
b110000 E"
b110000 7
b110000 _
b110000 3"
b110000 Q"
b110000 o"
1)
#1500000
0)
#1550000
16
b110100 8
b110100 l"
b110100 z"
b110100 E"
b110100 7
b110100 _
b110100 3"
b110100 Q"
b110100 o"
b1111 ~
b1111 &"
14
1)
#1600000
0)
#1650000
16
b111000 8
b111000 l"
b111000 z"
14
b10000 ~
b10000 &"
b111000 E"
b111000 7
b111000 _
b111000 3"
b111000 Q"
b111000 o"
1)
#1700000
0u"
06
b0 8
b0 l"
b0 z"
b0 E"
b0 7
b0 _
b0 3"
b0 Q"
b0 o"
b0 ~
b0 &"
04
03
b100000000 k"
b10000000000 n"
b100000 X"
0)
0+
#1750000
b100000000 k"
b10000000000 n"
b100000 X"
1)
#1800000
0)
1+
#1850000
1u"
16
b1 ~
b1 &"
14
b0 P"
bx 5"
bx M"
bx Z
bx 9"
bx R"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
b1 P
b1 x
b1 U"
1H
1U
1T
1O
b1 p
b10000000000 o
b1000000000000 r
b1 w
b10 q
b10 l
b11 t
b10000010000011 5
b10000010000011 I
b10000010000011 d
b10000010000011 }"
b10000010000011 B
b10000010000011 {"
b10000010000011 ,
b10000010000011 m"
b10000010000011 v"
1)
#1900000
0)
#1950000
b100 P"
b10000000100000001000000010000 E
b10000000100000001000000010000 c"
b10000000100000001000000010000 =
b10000000100000001000000010000 K
b10000000100000001000000010000 0"
b10000000100000001000000010000 K"
b10000000100000001000000010000 e"
b10000000100000001000000010000 /
b10000000100000001000000010000 `"
b10000000100000001000000010000 j"
10
1>
b0 2
b0 b"
b0 g"
b0 .
b0 _"
b0 h"
0-
b0 1
b0 a"
b0 i"
16
13
1<
14
b10 ~
b10 &"
b10000000100000001000000010000 5"
b10000000100000001000000010000 M"
b10000000100000001000000010000 Z
b10000000100000001000000010000 9"
b10000000100000001000000010000 R"
1O
0T
b1 P
b1 x
b1 U"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000010000011 5
b10000010000011 I
b10000010000011 d
b10000010000011 }"
b10000010000011 B
b10000010000011 {"
b10000010000011 ,
b10000010000011 m"
b10000010000011 v"
1)
#2000000
0)
#2050000
16
b100 8
b100 l"
b100 z"
1>
b100 E"
b100 7
b100 _
b100 3"
b100 Q"
b100 o"
b11 ~
b11 &"
14
1<
1;
b10000000100000001000000010000 5"
b10000000100000001000000010000 M"
b10000000100000001000000010000 Z
b10000000100000001000000010000 9"
b10000000100000001000000010000 R"
0T
1O
b1 P
b1 x
b1 U"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000010000011 5
b10000010000011 I
b10000010000011 d
b10000010000011 }"
b10000010000011 B
b10000010000011 {"
b10000010000011 ,
b10000010000011 m"
b10000010000011 v"
1)
#2100000
0)
#2150000
16
1>
b1000 8
b1000 l"
b1000 z"
14
1<
b100 ~
b100 &"
b1000 E"
b1000 7
b1000 _
b1000 3"
b1000 Q"
b1000 o"
b11110000010010100001110000001111 E
b11110000010010100001110000001111 c"
b11110000010010100001110000001111 =
b11110000010010100001110000001111 K
b11110000010010100001110000001111 0"
b11110000010010100001110000001111 K"
b11110000010010100001110000001111 e"
b11110000010010100001110000001111 /
b11110000010010100001110000001111 `"
b11110000010010100001110000001111 j"
b100 O"
b100 2
b100 b"
b100 g"
0."
b100 S
b100 4"
b100 F"
b100 @
b100 `
b100 7"
b100 L"
b100 Y"
b100 6"
b100 A"
b100 C"
b100 I"
b100 @"
b0 G"
b11110000010010100001110000001111 5"
b11110000010010100001110000001111 M"
b100 <"
b100 ?"
b11110000010010100001110000001111 Z
b11110000010010100001110000001111 9"
b11110000010010100001110000001111 R"
b100 X
b100 s
b100 -"
b100 D"
0T
b100 z
b10 p
b1 o
b1000000000010 r
b10 w
b100 n
b10000000010 q
1O
b10 P
b10 x
b10 U"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000010000100000011 5
b10000000010000100000011 I
b10000000010000100000011 d
b10000000010000100000011 }"
b10000000010000100000011 B
b10000000010000100000011 {"
b10000000010000100000011 ,
b10000000010000100000011 m"
b10000000010000100000011 v"
1)
#2200000
0)
#2250000
16
b1100 8
b1100 l"
b1100 z"
1>
b1100 E"
b1100 7
b1100 _
b1100 3"
b1100 Q"
b1100 o"
b101 ~
b101 &"
14
1<
b10001000100010001000100010001 E
b10001000100010001000100010001 c"
b10001000100010001000100010001 =
b10001000100010001000100010001 K
b10001000100010001000100010001 0"
b10001000100010001000100010001 K"
b10001000100010001000100010001 e"
b10001000100010001000100010001 /
b10001000100010001000100010001 `"
b10001000100010001000100010001 j"
b1000 O"
b1000 2
b1000 b"
b1000 g"
b1000 S
b1000 4"
b1000 F"
b1000 @
b1000 `
b1000 7"
b1000 L"
b1000 Y"
b1000 6"
b1000 A"
b1000 C"
b1000 I"
b1000 @"
b10001000100010001000100010001 5"
b10001000100010001000100010001 M"
b10001000100010001000100010001 Z
b10001000100010001000100010001 9"
b10001000100010001000100010001 R"
b1000 <"
b1000 ?"
0T
b1000 z
b11 p
b10000000001 o
b1000000000100 r
b11 w
b1000 n
b100000000010 q
1O
b11 P
b11 x
b11 U"
b1000 X
b1000 s
b1000 -"
b1000 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b100000000010000110000011 5
b100000000010000110000011 I
b100000000010000110000011 d
b100000000010000110000011 }"
b100000000010000110000011 B
b100000000010000110000011 {"
b100000000010000110000011 ,
b100000000010000110000011 m"
b100000000010000110000011 v"
1)
#2300000
0)
#2350000
16
1>
b10000 8
b10000 l"
b10000 z"
14
1<
b110 ~
b110 &"
b10000 E"
b10000 7
b10000 _
b10000 3"
b10000 Q"
b10000 o"
b11111111111111111111111111111111 E
b11111111111111111111111111111111 c"
b11111111111111111111111111111111 =
b11111111111111111111111111111111 K
b11111111111111111111111111111111 0"
b11111111111111111111111111111111 K"
b11111111111111111111111111111111 e"
b11111111111111111111111111111111 /
b11111111111111111111111111111111 `"
b11111111111111111111111111111111 j"
b1100 O"
b1100 2
b1100 b"
b1100 g"
b1100 S
b1100 4"
b1100 F"
b1100 @
b1100 `
b1100 7"
b1100 L"
b1100 Y"
b1100 6"
b1100 A"
b1100 C"
b1100 I"
b1100 @"
b11111111111111111111111111111111 5"
b11111111111111111111111111111111 M"
b11111111111111111111111111111111 Z
b11111111111111111111111111111111 9"
b11111111111111111111111111111111 R"
b1100 <"
b1100 ?"
0T
b1100 z
b100 p
b10 o
b1000000000110 r
b100 w
b1100 n
b110000000010 q
1O
b100 P
b100 x
b100 U"
b1100 X
b1100 s
b1100 -"
b1100 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b110000000010001000000011 5
b110000000010001000000011 I
b110000000010001000000011 d
b110000000010001000000011 }"
b110000000010001000000011 B
b110000000010001000000011 {"
b110000000010001000000011 ,
b110000000010001000000011 m"
b110000000010001000000011 v"
1)
#2400000
0)
#2450000
16
b10100 8
b10100 l"
b10100 z"
1>
b10100 E"
b10100 7
b10100 _
b10100 3"
b10100 Q"
b10100 o"
b111 ~
b111 &"
14
1<
b10000 O"
b10000 2
b10000 b"
b10000 g"
b0 E
b0 c"
b0 =
b0 K
b0 0"
b0 K"
b0 e"
b0 /
b0 `"
b0 j"
b10000000100000001000000010000 .
b10000000100000001000000010000 _"
b10000000100000001000000010000 h"
b10000 S
b10000 4"
b10000 F"
b10000 @
b10000 `
b10000 7"
b10000 L"
b10000 Y"
b10000000100000001000000010000 :
b10000000100000001000000010000 J
b10000000100000001000000010000 /"
b10000000100000001000000010000 N"
b10000000100000001000000010000 ["
b10000 6"
b10000 A"
b10000 C"
b10000 I"
b10000 @"
b1111 1
b1111 a"
b1111 i"
1-
b10000000100000001000000010000 L
b10000000100000001000000010000 1"
b10000000100000001000000010000 J"
b10000000100000001000000010000 V"
b0 5"
b0 M"
b0 Z
b0 9"
b0 R"
b10000 <"
b10000 ?"
b1111 f"
b1111 ?
b1111 G
b1111 {
b1111 Z"
19
b1 Q
b1 v
b1 T"
0T
b1 z
b10000 p
b1000 o
b1010000000000 r
b10000 w
b1 n
b100000010 q
b100011 t
1O
b0 P
b0 x
b0 U"
b10000 X
b10000 s
b10000 -"
b10000 D"
b111 a
b111 g
b111 )"
b111 H"
b1 Y
b1 k
b1 ,"
0H
1U
b100000010100000100011 5
b100000010100000100011 I
b100000010100000100011 d
b100000010100000100011 }"
b100000010100000100011 B
b100000010100000100011 {"
b100000010100000100011 ,
b100000010100000100011 m"
b100000010100000100011 v"
1)
#2500000
0)
#2550000
16
1>
b11000 8
b11000 l"
b11000 z"
14
1<
b1000 ~
b1000 &"
b11000 E"
b11000 7
b11000 _
b11000 3"
b11000 Q"
b11000 o"
b10100 O"
b10100 2
b10100 b"
b10100 g"
b10100 S
b10100 4"
b10100 F"
b10100 @
b10100 `
b10100 7"
b10100 L"
b10100 Y"
b1110000001111 .
b1110000001111 _"
b1110000001111 h"
b10100 6"
b10100 A"
b10100 C"
b10100 I"
b10100 @"
b11110000010010100001110000001111 L
b11110000010010100001110000001111 1"
b11110000010010100001110000001111 J"
b11110000010010100001110000001111 V"
b1110000001111 :
b1110000001111 J
b1110000001111 /"
b1110000001111 N"
b1110000001111 ["
b10100 <"
b10100 ?"
b11 1
b11 a"
b11 i"
0T
b10 z
b10100 p
b1010 o
b100000000001 r
b10100 w
b10 n
b1000000001 q
b1 l
1O
b10 Q
b10 v
b10 T"
b10100 X
b10100 s
b10100 -"
b10100 D"
b110 a
b110 g
b110 )"
b110 H"
b1 Y
b1 k
b1 ,"
1U
b11 f"
b11 ?
b11 G
b11 {
b11 Z"
19
b1000000001101000100011 5
b1000000001101000100011 I
b1000000001101000100011 d
b1000000001101000100011 }"
b1000000001101000100011 B
b1000000001101000100011 {"
b1000000001101000100011 ,
b1000000001101000100011 m"
b1000000001101000100011 v"
1)
#2600000
0)
#2650000
16
b11100 8
b11100 l"
b11100 z"
1>
b11100 E"
b11100 7
b11100 _
b11100 3"
b11100 Q"
b11100 o"
b1001 ~
b1001 &"
14
1<
b11000 O"
b11000 2
b11000 b"
b11000 g"
b11000 S
b11000 4"
b11000 F"
b11000 @
b11000 `
b11000 7"
b11000 L"
b11000 Y"
b10001 .
b10001 _"
b10001 h"
b11000 6"
b11000 A"
b11000 C"
b11000 I"
b11000 @"
b10001000100010001000100010001 L
b10001000100010001000100010001 1"
b10001000100010001000100010001 J"
b10001000100010001000100010001 V"
b10001 :
b10001 J
b10001 /"
b10001 N"
b10001 ["
b11000 <"
b11000 ?"
b1 1
b1 a"
b1 i"
0T
b11 z
b11000 p
b1100 o
b10000000001 r
b11000 w
b11 n
b1100000000 q
b0 l
1O
b11 Q
b11 v
b11 T"
b11000 X
b11000 s
b11000 -"
b11000 D"
b101 a
b101 g
b101 )"
b101 H"
b1 Y
b1 k
b1 ,"
1U
b1 f"
b1 ?
b1 G
b1 {
b1 Z"
19
b1100000000110000100011 5
b1100000000110000100011 I
b1100000000110000100011 d
b1100000000110000100011 }"
b1100000000110000100011 B
b1100000000110000100011 {"
b1100000000110000100011 ,
b1100000000110000100011 m"
b1100000000110000100011 v"
1)
#2700000
0)
#2750000
16
1>
b100000 8
b100000 l"
b100000 z"
14
1<
b1010 ~
b1010 &"
b100000 E"
b100000 7
b100000 _
b100000 3"
b100000 Q"
b100000 o"
b11100 O"
b11100 2
b11100 b"
b11100 g"
b11100 S
b11100 4"
b11100 F"
b11100 @
b11100 `
b11100 7"
b11100 L"
b11100 Y"
b11111111111111111111111111111111 .
b11111111111111111111111111111111 _"
b11111111111111111111111111111111 h"
b11100 6"
b11100 A"
b11100 C"
b11100 I"
b11100 @"
b11111111111111111111111111111111 L
b11111111111111111111111111111111 1"
b11111111111111111111111111111111 J"
b11111111111111111111111111111111 V"
b11111111111111111111111111111111 :
b11111111111111111111111111111111 J
b11111111111111111111111111111111 /"
b11111111111111111111111111111111 N"
b11111111111111111111111111111111 ["
b11100 <"
b11100 ?"
b1111 1
b1111 a"
b1111 i"
0T
b100 z
b11100 p
b1110 o
b1000000000010 r
b11100 w
b100 n
b10000000010 q
b10 l
1O
b100 Q
b100 v
b100 T"
b11100 X
b11100 s
b11100 -"
b11100 D"
b111 a
b111 g
b111 )"
b111 H"
b1 Y
b1 k
b1 ,"
1U
b1111 f"
b1111 ?
b1111 G
b1111 {
b1111 Z"
19
b10000000010111000100011 5
b10000000010111000100011 I
b10000000010111000100011 d
b10000000010111000100011 }"
b10000000010111000100011 B
b10000000010111000100011 {"
b10000000010111000100011 ,
b10000000010111000100011 m"
b10000000010111000100011 v"
1)
#2800000
0)
#2850000
16
b100100 8
b100100 l"
b100100 z"
1>
b100100 E"
b100100 7
b100100 _
b100100 3"
b100100 Q"
b100100 o"
b1011 ~
b1011 &"
14
1<
b10000000100000001000000010000 Z
b10000000100000001000000010000 9"
b10000000100000001000000010000 R"
b10000000100000001000000010000 5"
b10000000100000001000000010000 M"
b10000000100000001000000010000 E
b10000000100000001000000010000 c"
b10000000100000001000000010000 =
b10000000100000001000000010000 K
b10000000100000001000000010000 0"
b10000000100000001000000010000 K"
b10000000100000001000000010000 e"
b10000000100000001000000010000 /
b10000000100000001000000010000 `"
b10000000100000001000000010000 j"
b10000 O"
b10000 2
b10000 b"
b10000 g"
b10000 S
b10000 4"
b10000 F"
b10000 @
b10000 `
b10000 7"
b10000 L"
b10000 Y"
b0 .
b0 _"
b0 h"
b10000 6"
b10000 A"
b10000 C"
b10000 I"
b10000 @"
b0 L
b0 1"
b0 J"
b0 V"
b0 :
b0 J
b0 /"
b0 N"
b0 ["
b10000 <"
b10000 ?"
b0 1
b0 a"
b0 i"
0-
b101 P
b101 x
b101 U"
1H
0T
b10000 z
b101 p
b10000000010 o
b1000000001000 r
b101 w
b10000 n
b1000000000010 q
b11 t
1O
b0 Q
b0 v
b0 T"
b10000 X
b10000 s
b10000 -"
b10000 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1U
b0 f"
b0 ?
b0 G
b0 {
b0 Z"
09
b1000000000010001010000011 5
b1000000000010001010000011 I
b1000000000010001010000011 d
b1000000000010001010000011 }"
b1000000000010001010000011 B
b1000000000010001010000011 {"
b1000000000010001010000011 ,
b1000000000010001010000011 m"
b1000000000010001010000011 v"
1)
#2900000
0)
#2950000
16
1>
b101000 8
b101000 l"
b101000 z"
14
1<
b1100 ~
b1100 &"
b101000 E"
b101000 7
b101000 _
b101000 3"
b101000 Q"
b101000 o"
b1110000001111 E
b1110000001111 c"
b1110000001111 =
b1110000001111 K
b1110000001111 0"
b1110000001111 K"
b1110000001111 e"
b1110000001111 /
b1110000001111 `"
b1110000001111 j"
b10100 O"
b10100 2
b10100 b"
b10100 g"
b10100 S
b10100 4"
b10100 F"
b10100 @
b10100 `
b10100 7"
b10100 L"
b10100 Y"
b10100 6"
b10100 A"
b10100 C"
b10100 I"
b10100 @"
b1110000001111 5"
b1110000001111 M"
b1110000001111 Z
b1110000001111 9"
b1110000001111 R"
b10100 <"
b10100 ?"
0T
b10100 z
b110 p
b11 o
b1000000001010 r
b110 w
b10100 n
b1010000000010 q
1O
b110 P
b110 x
b110 U"
b10100 X
b10100 s
b10100 -"
b10100 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b1010000000010001100000011 5
b1010000000010001100000011 I
b1010000000010001100000011 d
b1010000000010001100000011 }"
b1010000000010001100000011 B
b1010000000010001100000011 {"
b1010000000010001100000011 ,
b1010000000010001100000011 m"
b1010000000010001100000011 v"
1)
#3000000
0)
#3050000
16
b101100 8
b101100 l"
b101100 z"
1>
b101100 E"
b101100 7
b101100 _
b101100 3"
b101100 Q"
b101100 o"
b1101 ~
b1101 &"
14
1<
b10001 E
b10001 c"
b10001 =
b10001 K
b10001 0"
b10001 K"
b10001 e"
b10001 /
b10001 `"
b10001 j"
b11000 O"
b11000 2
b11000 b"
b11000 g"
b11000 S
b11000 4"
b11000 F"
b11000 @
b11000 `
b11000 7"
b11000 L"
b11000 Y"
b11000 6"
b11000 A"
b11000 C"
b11000 I"
b11000 @"
b10001 5"
b10001 M"
b10001 Z
b10001 9"
b10001 R"
b11000 <"
b11000 ?"
0T
b11000 z
b111 p
b10000000011 o
b1000000001100 r
b111 w
b11000 n
b1100000000010 q
1O
b111 P
b111 x
b111 U"
b11000 X
b11000 s
b11000 -"
b11000 D"
b10 a
b10 g
b10 )"
b10 H"
b1 Y
b1 k
b1 ,"
1H
1U
b1100000000010001110000011 5
b1100000000010001110000011 I
b1100000000010001110000011 d
b1100000000010001110000011 }"
b1100000000010001110000011 B
b1100000000010001110000011 {"
b1100000000010001110000011 ,
b1100000000010001110000011 m"
b1100000000010001110000011 v"
1)
#3100000
0)
#3150000
16
1>
b110000 8
b110000 l"
b110000 z"
14
1<
b1110 ~
b1110 &"
b110000 E"
b110000 7
b110000 _
b110000 3"
b110000 Q"
b110000 o"
b10000000100000001000000010000 E
b10000000100000001000000010000 c"
b10000000100000001000000010000 =
b10000000100000001000000010000 K
b10000000100000001000000010000 0"
b10000000100000001000000010000 K"
b10000000100000001000000010000 e"
b10000000100000001000000010000 /
b10000000100000001000000010000 `"
b10000000100000001000000010000 j"
b0 O"
b0 2
b0 b"
b0 g"
1."
b0 S
b0 4"
b0 F"
b0 @
b0 `
b0 7"
b0 L"
b0 Y"
b0 6"
b0 A"
b0 C"
b0 I"
b0 @"
b10000 5"
b10000 M"
b0 Z
b0 9"
b0 R"
b0 <"
b0 ?"
b0 z
b0 p
b0 o
b0 r
b0 w
b0 n
b0 q
b0 l
b0 t
0O
b0 P
b0 x
b0 U"
b0 X
b0 s
b0 -"
b0 D"
b0 a
b0 g
b0 )"
b0 H"
b0 Y
b0 k
b0 ,"
0H
0U
b0 5
b0 I
b0 d
b0 }"
b0 B
b0 {"
b0 ,
b0 m"
b0 v"
1)
#3200000
0)
#3250000
bx 5"
bx M"
bx E
bx c"
bx =
bx K
bx 0"
bx K"
bx e"
bx /
bx `"
bx j"
16
b110100 8
b110100 l"
b110100 z"
00
0>
bz 2
bz b"
bz g"
bz .
bz _"
bz h"
z-
bz 1
bz a"
bz i"
b110100 E"
b110100 7
b110100 _
b110100 3"
b110100 Q"
b110100 o"
b1111 ~
b1111 &"
14
0<
1)
#3300000
0)
#3350000
16
b111000 8
b111000 l"
b111000 z"
0;
14
b10000 ~
b10000 &"
b111000 E"
b111000 7
b111000 _
b111000 3"
b111000 Q"
b111000 o"
1)
#3400000
0)
#3450000
16
b111100 8
b111100 l"
b111100 z"
b111100 E"
b111100 7
b111100 _
b111100 3"
b111100 Q"
b111100 o"
b10001 ~
b10001 &"
14
1)
#3500000
0)
#3550000
16
b1000000 8
b1000000 l"
b1000000 z"
14
b10010 ~
b10010 &"
b1000000 E"
b1000000 7
b1000000 _
b1000000 3"
b1000000 Q"
b1000000 o"
1)
#3600000
0)
#3650000
16
b1000100 8
b1000100 l"
b1000100 z"
b1000100 E"
b1000100 7
b1000100 _
b1000100 3"
b1000100 Q"
b1000100 o"
b10011 ~
b10011 &"
14
1)
#3700000
0)
#3750000
16
b1001000 8
b1001000 l"
b1001000 z"
14
b10100 ~
b10100 &"
b1001000 E"
b1001000 7
b1001000 _
b1001000 3"
b1001000 Q"
b1001000 o"
1)
#3800000
0)
#3850000
16
b1001100 8
b1001100 l"
b1001100 z"
b1001100 E"
b1001100 7
b1001100 _
b1001100 3"
b1001100 Q"
b1001100 o"
b10101 ~
b10101 &"
14
1)
#3900000
0)
#3950000
16
b1010000 8
b1010000 l"
b1010000 z"
14
b10110 ~
b10110 &"
b1010000 E"
b1010000 7
b1010000 _
b1010000 3"
b1010000 Q"
b1010000 o"
1)
#4000000
0)
#4050000
16
b1010100 8
b1010100 l"
b1010100 z"
b1010100 E"
b1010100 7
b1010100 _
b1010100 3"
b1010100 Q"
b1010100 o"
b10111 ~
b10111 &"
14
1)
#4100000
0)
#4150000
16
b1011000 8
b1011000 l"
b1011000 z"
14
b11000 ~
b11000 &"
b1011000 E"
b1011000 7
b1011000 _
b1011000 3"
b1011000 Q"
b1011000 o"
1)
#4200000
0)
#4250000
16
b1011100 8
b1011100 l"
b1011100 z"
b1011100 E"
b1011100 7
b1011100 _
b1011100 3"
b1011100 Q"
b1011100 o"
b11001 ~
b11001 &"
14
1)
#4300000
0)
