Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6721cdd8d695451796b77552dc9dd525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FP_subtraction_tb_behav xil_defaultlib.FP_subtraction_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.FP_subtraction [fp_subtraction_default]
Compiling architecture behavioral of entity xil_defaultlib.fp_subtraction_tb
Built simulation snapshot FP_subtraction_tb_behav
