{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453690318527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453690318527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 10:51:58 2016 " "Processing started: Mon Jan 25 10:51:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453690318527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453690318527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_uart_top -c my_uart_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_uart_top -c my_uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453690318527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453690318858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "motor.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16.v 1 1 " "Found 1 design units, including 1 entities, in source file crc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc16 " "Found entity 1: crc16" {  } { { "crc16.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/crc16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_uart_top.v(413) " "Verilog HDL information at my_uart_top.v(413): always construct contains both blocking and non-blocking assignments" {  } { { "my_uart_top.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453690330773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/speed_select.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx_top " "Found entity 1: my_uart_rx_top" {  } { { "my_uart_rx_top.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_rx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx_top " "Found entity 1: my_uart_tx_top" {  } { { "my_uart_tx_top.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "fifo_tx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/fifo_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "fifo_data.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/fifo_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_data.v 1 1 " "Found 1 design units, including 1 entities, in source file t_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_data " "Found entity 1: T_data" {  } { { "T_data.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/T_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690330789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_uart_top " "Elaborating entity \"my_uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453690330836 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "my_uart_top.v(212) " "Verilog HDL Case Statement information at my_uart_top.v(212): all case item expressions in this case statement are onehot" {  } { { "my_uart_top.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1453690330853 "|my_uart_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL\"" {  } { { "my_uart_top.v" "PLL" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690330974 ""}  } { { "PLL.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453690330974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx_top my_uart_rx_top:my_uart_rx " "Elaborating entity \"my_uart_rx_top\" for hierarchy \"my_uart_rx_top:my_uart_rx\"" {  } { { "my_uart_top.v" "my_uart_rx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select my_uart_rx_top:my_uart_rx\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"my_uart_rx_top:my_uart_rx\|speed_select:speed_rx\"" {  } { { "my_uart_rx_top.v" "speed_rx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_rx_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx_top:my_uart_rx\|my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx_top:my_uart_rx\|my_uart_rx:my_uart_rx\"" {  } { { "my_uart_rx_top.v" "my_uart_rx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_rx_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:motor " "Elaborating entity \"motor\" for hierarchy \"motor:motor\"" {  } { { "my_uart_top.v" "motor" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_data motor:motor\|T_data:T_data " "Elaborating entity \"T_data\" for hierarchy \"motor:motor\|T_data:T_data\"" {  } { { "motor.v" "T_data" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/motor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram motor:motor\|T_data:T_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"motor:motor\|T_data:T_data\|altsyncram:altsyncram_component\"" {  } { { "T_data.v" "altsyncram_component" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/T_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "motor:motor\|T_data:T_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"motor:motor\|T_data:T_data\|altsyncram:altsyncram_component\"" {  } { { "T_data.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/T_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motor:motor\|T_data:T_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"motor:motor\|T_data:T_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file T_data.mif " "Parameter \"init_file\" = \"T_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331058 ""}  } { { "T_data.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/T_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453690331058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s891 " "Found entity 1: altsyncram_s891" {  } { { "db/altsyncram_s891.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/altsyncram_s891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s891 motor:motor\|T_data:T_data\|altsyncram:altsyncram_component\|altsyncram_s891:auto_generated " "Elaborating entity \"altsyncram_s891\" for hierarchy \"motor:motor\|T_data:T_data\|altsyncram:altsyncram_component\|altsyncram_s891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc16 crc16:crc16 " "Elaborating entity \"crc16\" for hierarchy \"crc16:crc16\"" {  } { { "my_uart_top.v" "crc16" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:fifo_tx " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:fifo_tx\"" {  } { { "my_uart_top.v" "fifo_tx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_tx:fifo_tx\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\"" {  } { { "fifo_tx.v" "scfifo_component" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/fifo_tx.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_tx:fifo_tx\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_tx:fifo_tx\|scfifo:scfifo_component\"" {  } { { "fifo_tx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/fifo_tx.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_tx:fifo_tx\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_tx:fifo_tx\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331136 ""}  } { { "fifo_tx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/fifo_tx.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453690331136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a231.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a231 " "Found entity 1: scfifo_a231" {  } { { "db/scfifo_a231.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/scfifo_a231.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a231 fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated " "Elaborating entity \"scfifo_a231\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h831 " "Found entity 1: a_dpfifo_h831" {  } { { "db/a_dpfifo_h831.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_dpfifo_h831.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h831 fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo " "Elaborating entity \"a_dpfifo_h831\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\"" {  } { { "db/scfifo_a231.tdf" "dpfifo" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/scfifo_a231.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_fefifo_66e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_h831.tdf" "fifo_state" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_dpfifo_h831.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_fefifo_66e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1711 " "Found entity 1: dpram_1711" {  } { { "db/dpram_1711.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/dpram_1711.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1711 fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|dpram_1711:FIFOram " "Elaborating entity \"dpram_1711\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|dpram_1711:FIFOram\"" {  } { { "db/a_dpfifo_h831.tdf" "FIFOram" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_dpfifo_h831.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0k1 " "Found entity 1: altsyncram_k0k1" {  } { { "db/altsyncram_k0k1.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/altsyncram_k0k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0k1 fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|dpram_1711:FIFOram\|altsyncram_k0k1:altsyncram1 " "Elaborating entity \"altsyncram_k0k1\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|dpram_1711:FIFOram\|altsyncram_k0k1:altsyncram1\"" {  } { { "db/dpram_1711.tdf" "altsyncram1" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/dpram_1711.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453690331337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453690331337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"fifo_tx:fifo_tx\|scfifo:scfifo_component\|scfifo_a231:auto_generated\|a_dpfifo_h831:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_h831.tdf" "rd_ptr_count" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/db/a_dpfifo_h831.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx_top my_uart_tx_top:my_uart_tx " "Elaborating entity \"my_uart_tx_top\" for hierarchy \"my_uart_tx_top:my_uart_tx\"" {  } { { "my_uart_top.v" "my_uart_tx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx_top:my_uart_tx\|my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx_top:my_uart_tx\|my_uart_tx:my_uart_tx\"" {  } { { "my_uart_tx_top.v" "my_uart_tx" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_tx_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453690331353 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_tx.v" 87 -1 0 } } { "motor.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/motor.v" 9 -1 0 } } { "motor.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/motor.v" 109 -1 0 } } { "crc16.v" "" { Text "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/crc16.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1453690332461 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1453690332461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453690332894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453690334466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.map.smsg " "Generated suppressed messages file D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453690334566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453690334729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453690334729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1542 " "Implemented 1542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453690334868 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453690334868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1510 " "Implemented 1510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453690334868 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453690334868 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1453690334868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453690334868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453690334914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 10:52:14 2016 " "Processing ended: Mon Jan 25 10:52:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453690334914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453690334914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453690334914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453690334914 ""}
