{"sha": "98725d4441cc6b7828ed18f331b7f077b4e90f6b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTg3MjVkNDQ0MWNjNmI3ODI4ZWQxOGYzMzFiN2YwNzdiNGU5MGY2Yg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-22T09:49:40Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-22T09:49:40Z"}, "message": "sse.md (define_mode_iterator VI8_AVX512VL): New.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VI8_AVX512VL): New.\n\t(define_insn \"avx512cd_maskb_vec_dup<mode>\"): Macroize.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214308", "tree": {"sha": "c3a3c41305be46fcdfc6f7fe309b91ae8780f56e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c3a3c41305be46fcdfc6f7fe309b91ae8780f56e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/98725d4441cc6b7828ed18f331b7f077b4e90f6b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98725d4441cc6b7828ed18f331b7f077b4e90f6b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/98725d4441cc6b7828ed18f331b7f077b4e90f6b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98725d4441cc6b7828ed18f331b7f077b4e90f6b/comments", "author": null, "committer": null, "parents": [{"sha": "7cbdc87dd5c250a5fbf4be81581027438c7bbb94", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7cbdc87dd5c250a5fbf4be81581027438c7bbb94", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7cbdc87dd5c250a5fbf4be81581027438c7bbb94"}], "stats": {"total": 22, "additions": 19, "deletions": 3}, "files": [{"sha": "9e30a61b18bc179207481a295e308fc2fe5469a1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98725d4441cc6b7828ed18f331b7f077b4e90f6b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98725d4441cc6b7828ed18f331b7f077b4e90f6b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=98725d4441cc6b7828ed18f331b7f077b4e90f6b", "patch": "@@ -1,3 +1,16 @@\n+2014-08-22  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VI8_AVX512VL): New.\n+\t(define_insn \"avx512cd_maskb_vec_dup<mode>\"): Macroize.\n+\n 2014-08-22  Kirill Yukhin  <kirill.yukhin@intel.com>\n \n \t* gcc/config/i386/sse.md (define_mode_iterator V_AVX512VL): Delete."}, {"sha": "3acae7487337599bbe6048d73d09a4c50bbb5f09", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 6, "deletions": 3, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98725d4441cc6b7828ed18f331b7f077b4e90f6b/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98725d4441cc6b7828ed18f331b7f077b4e90f6b/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=98725d4441cc6b7828ed18f331b7f077b4e90f6b", "patch": "@@ -267,6 +267,9 @@\n (define_mode_iterator VI8\n   [(V8DI \"TARGET_AVX512F\") (V4DI \"TARGET_AVX\") V2DI])\n \n+(define_mode_iterator VI8_AVX512VL\n+  [V8DI (V4DI \"TARGET_AVX512VL\") (V2DI \"TARGET_AVX512VL\")])\n+\n (define_mode_iterator VI1_AVX2\n   [(V32QI \"TARGET_AVX2\") V16QI])\n \n@@ -14511,9 +14514,9 @@\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"avx512cd_maskb_vec_dupv8di\"\n-  [(set (match_operand:V8DI 0 \"register_operand\" \"=v\")\n-\t(vec_duplicate:V8DI\n+(define_insn \"avx512cd_maskb_vec_dup<mode>\"\n+  [(set (match_operand:VI8_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(vec_duplicate:VI8_AVX512VL\n \t  (zero_extend:DI\n \t    (match_operand:QI 1 \"register_operand\" \"Yk\"))))]\n   \"TARGET_AVX512CD\""}]}