#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 27 23:12:43 2022
# Process ID: 922
# Current directory: /home/jesudara/Desktop/FPGA_projects/Vivdao
# Command line: vivado
# Log file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.log
# Journal file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decoder_7_seg /home/jesudara/Desktop/FPGA_projects/Vivdao/decoder_7_seg -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/decoder_7_seg/decoder_7_seg.srcs/sources_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/decoder_7_seg/decoder_7_seg.srcs/sources_1/new/decoder_seg.v w ]
add_files /home/jesudara/Desktop/FPGA_projects/Vivdao/decoder_7_seg/decoder_7_seg.srcs/sources_1/new/decoder_seg.v
update_compile_order -fileset sources_1
