[timestart] 0
[size] 1366 694
[pos] -1 -1
*-25.071293 80000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] uart_tx_tb.
@200
-System signals
@28
uart_tx_tb.clk
uart_tx_tb.rst
@200
-Avalon cycle task
@820
uart_tx_tb.avalon_cycle.wdt[31:0]
@200
-Avalon MM bus
@28
uart_tx_tb.avalon_write
uart_tx_tb.avalon_read
uart_tx_tb.avalon_address
@22
uart_tx_tb.avalon_byteenable[3:0]
uart_tx_tb.avalon_writedata[31:0]
uart_tx_tb.avalon_readdata[31:0]
@28
uart_tx_tb.avalon_waitrequest
@200
-UART bus
@28
uart_tx_tb.uart_tx
@200
-RTL internal signals
@29
uart_tx_tb.avalon_transfer
@28
uart_tx_tb.uart_tx_i.pulse
uart_tx_tb.uart_tx_i.shift_run
uart_tx_tb.uart_tx_i.shift_pulse
@22
uart_tx_tb.uart_tx_i.shift_cnt[3:0]
[pattern_trace] 1
[pattern_trace] 0
