
---------- Begin Simulation Statistics ----------
final_tick                                  500674750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275597                       # Simulator instruction rate (inst/s)
host_mem_usage                                2254700                       # Number of bytes of host memory used
host_op_rate                                   279483                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.21                       # Real time elapsed on the host
host_tick_rate                               80662442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1710608                       # Number of instructions simulated
sim_ops                                       1734758                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000501                       # Number of seconds simulated
sim_ticks                                   500674750                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    98.536788                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits       123170                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups       124999                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.BTBMisses         1829                       # Number of BTB misses
system.cpu_cluster.cpus.branchPred.BTBMissesPct     1.463212                       # BTB Miss Percentage
system.cpu_cluster.cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect        22879                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted       233614                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits           16                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups          153                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses          137                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups       258950                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS         7844                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts        1710608                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps          1734758                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  1.170753                       # CPI: cycles per instruction
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 67811.750000                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::total 67811.750000                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       271247                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::total       271247                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data       688083                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total       688083                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 63104.166667                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 63104.166667                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 63827.777778                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 63827.777778                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data       687987                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total       687987                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data      6058000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total      6058000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000140                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data           96                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data            6                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data      5744500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total      5744500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data           90                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::.cpu_cluster.cpus.data           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::total           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 69194.444444                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::total 69194.444444                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::.cpu_cluster.cpus.data           21                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::total           21                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::.cpu_cluster.cpus.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::.cpu_cluster.cpus.data           14                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::.cpu_cluster.cpus.data       622750                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::total       622750                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.257143                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::total     0.257143                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::.cpu_cluster.cpus.data            9                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data       187405                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total       187405                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 89201.271186                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 89201.271186                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 88474.637681                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 88474.637681                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data       187287                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total       187287                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data     10525750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total     10525750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000630                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000630                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data          118                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data           49                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data      6104750                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total      6104750                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000368                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data           69                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data       875488                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total       875488                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 77494.158879                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 77494.158879                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74523.584906                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 74523.584906                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data       875274                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total       875274                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data     16583750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total     16583750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000244                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data          214                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total          214                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data           55                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data     11849250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total     11849250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000182                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000182                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data          159                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data       875523                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total       875523                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 72735.745614                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 72735.745614                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74238.095238                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 67811.750000                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 74088.645349                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data       875295                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total       875295                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data     16583750                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total     16583750                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000260                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data          228                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total          228                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data           55                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data     12472000                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       271247                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total     12743247                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000192                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data          168                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.cpu_cluster.cpus.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.avg_refs  5090.133721                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.data_accesses      7004644                       # Number of data accesses
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   128.617578                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher     3.941068                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.125603                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.003849                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.129452                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1022            4                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1022     0.003906                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.sampled_refs          172                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.tag_accesses      7004644                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.tagsinuse   132.558645                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs       875503                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       152500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.discardedOps            41266                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.fetch2.amo_instructions            0                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions       837568                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions       828651                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions       206997                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst       468481                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total       468481                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 64953.379953                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 64953.379953                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 64703.962704                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 64703.962704                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst       468052                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total       468052                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst     27865000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total     27865000                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000916                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst          429                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total          429                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst     27758000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total     27758000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000916                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst          429                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total          429                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst       468481                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total       468481                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 64953.379953                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 64953.379953                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 64703.962704                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 64703.962704                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst       468052                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total       468052                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst     27865000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total     27865000                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000916                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst          429                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total          429                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     27758000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total     27758000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000916                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst          429                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst       468481                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total       468481                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 64953.379953                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 64953.379953                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 64703.962704                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 64703.962704                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst       468052                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total       468052                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst     27865000                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total     27865000                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000916                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst          429                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total          429                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     27758000                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total     27758000                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000916                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000916                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst          429                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.replacements          172                       # number of replacements
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.avg_refs  1094.579439                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.data_accesses      3748276                       # Number of data accesses
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   237.211035                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.926606                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.926606                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.sampled_refs          428                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.tag_accesses      3748276                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.tagsinuse   237.211035                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs       468480                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        78500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.idleCycles             129862                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.854151                       # IPC: instructions per cycle
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.numCycles             2002699                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu       888326     51.21%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult           48      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     51.21% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead       658925     37.98%     89.19% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite       187459     10.81%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total      1734758                       # Class of committed instruction
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.tickCycles            1872837                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data           69                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total           69                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 87971.014493                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 87971.014493                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 86721.014493                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 86721.014493                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data      6070000                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total      6070000                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data           69                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total           69                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data      5983750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total      5983750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data           69                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total           69                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.inst          429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total          532                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.inst 68438.902743                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 69811.111111                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 67561.750000                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 68681.307071                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67518.796992                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 68835.227273                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 66311.750000                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 67744.902240                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.inst           28                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data            9                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total           37                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.inst     27444000                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data      6283000                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       270247                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     33997247                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.inst     0.934732                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.909091                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.930451                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.inst          401                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data           90                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          495                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.data            2                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.inst     26940000                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data      6057500                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       265247                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     33262747                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.930070                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.888889                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.922932                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.inst          399                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data           88                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          491                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst          429                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data          168                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total          601                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 68438.902743                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 77691.823899                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 67561.750000                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 71041.218085                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67518.796992                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 76695.859873                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 66311.750000                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 70083.030357                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst           28                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data            9                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total           37                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst     27444000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data     12353000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       270247                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total     40067247                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.934732                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.946429                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.938436                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst          401                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data          159                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total          564                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data            2                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     26940000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data     12041250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       265247                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total     39246497                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.930070                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.934524                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.931780                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst          399                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data          157                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst          429                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data          168                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total          601                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 68438.902743                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 77691.823899                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 67561.750000                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 71041.218085                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67518.796992                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 76695.859873                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 66311.750000                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 70083.030357                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst           28                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data            9                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total           37                       # number of overall hits
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst     27444000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data     12353000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       270247                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total     40067247                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.934732                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.946429                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.938436                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst          401                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data          159                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total          564                       # number of overall misses
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.inst            2                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data            2                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     26940000                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data     12041250                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       265247                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total     39246497                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.930070                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.934524                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.931780                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst          399                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data          157                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.avg_refs          1.361360                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.data_accesses        12815                       # Number of data accesses
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.inst   254.712968                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.data   120.801993                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher     3.941080                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.inst     0.015546                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.data     0.007373                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.000241                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.023160                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022            4                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.000244                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.033875                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.sampled_refs           559                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.tag_accesses         12815                       # Number of tag accesses
system.cpu_cluster.l2.tags.tagsinuse       379.456041                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs             761                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle         77000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side          344                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total         1373                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        27392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total        38400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       193997                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       214498                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy        86996                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples          601                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.031614                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.175116                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0          582     96.84%     96.84% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1           19      3.16%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total          601                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests          184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests          773                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (count)
system.cpu_cluster.toL2Bus.trans_dist::ReadResp          531                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict          172                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq           69                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp           69                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq          532                       # Transaction distribution
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1800474.82                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               35838.13                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.inst::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.data::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    17088.13                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       35.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    35.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.28                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.cpu_cluster.cpus.inst     25182017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        25182017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.inst     25182017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.data     10098372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.dcache.prefetcher       255655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             35536044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.inst     25182017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.data     10098372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.dcache.prefetcher       255655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            35536044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   235.940299                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.100356                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   242.353603                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           22     32.84%     32.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           22     32.84%     65.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383            9     13.43%     79.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            6      8.96%     88.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      2.99%     91.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      2.99%     94.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      1.49%     95.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            3      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 17792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  17792                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.cpu_cluster.cpus.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.inst        12608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.data         5056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             17792                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.inst          197                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.data           79                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.inst     32879.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.data     43496.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher     24750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.inst        12608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.data         5056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.inst 25182016.868236314505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.data 10098372.246653141454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 255654.993586155470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.inst      6477250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.data      3436250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher        49500                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                563                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.data           79                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                278                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   73.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               3                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    251                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  278                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        278                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                73.74                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     205                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   1390000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    500532000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                9963000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                     4750500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             3467310                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  321300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy       12603840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           268.848249                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE       383000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    457067000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN      7856500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      6425250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN     27643000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy              194880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  151800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy        3016800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1527960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       110248440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             134605530                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           492531500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy             1618230                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                  199920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy       15372330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           269.613207                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE       841000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    451060750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     11361000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT      2139250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN     33712750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy              381120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  102465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy        4362720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                 456960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       108806940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             134988525                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           493833500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1781217.08                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               36258.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.inst::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    17508.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       35.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    35.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.28                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.cpu_cluster.cpus.inst     25693327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        25693327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.inst     25693327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.data      9970545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.dcache.prefetcher       255655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             35919527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.inst     25693327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.data      9970545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.dcache.prefetcher       255655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            35919527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   236.895522                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   165.557280                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   249.123380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           16     23.88%     23.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           32     47.76%     71.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383            8     11.94%     83.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            3      4.48%     88.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      2.99%     91.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      1.49%     92.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      2.99%     95.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 17984                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  17984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.cpu_cluster.cpus.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.data         4992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             17984                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.inst          201                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.inst     34439.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.data     40891.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher     38500.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.inst        12864                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.data         4992                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.inst 25693326.855408623815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.data 9970544.749860063195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 255654.993586155470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.inst      6922250                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.data      3189500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher        77000                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState                567                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                281                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   73.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               5                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    258                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      281                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  281                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        281                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                73.67                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     207                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   1405000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    500522000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               10188750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                     4920000                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             3409170                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy       11406840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           268.556383                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE       298000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    456460750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN     11257500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      6349750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN     25008750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy              178560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy        4322880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1463700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       110102940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             134459400                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           492630500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy             1607400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                  185640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy       13136790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           265.822602                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE       384000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    457951750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN      9880000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT      2349500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN     28809500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy              194880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                   94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy        3794400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                 542640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       110460840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             133090665                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           493964250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port          556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total         1118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port        17792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total        35776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    500674750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              332002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              336251                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2976500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 559                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                490                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           490                       # Transaction distribution
system.voltage_domain.voltage                3.300000                       # Voltage in Volts

---------- End Simulation Statistics   ----------
