Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/cpu_top.v" Line 3. Module cpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/controller.v" Line 5. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/decoder.v" Line 3. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/ex_stage.v" Line 6. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/forwarding_unit.v" Line 3. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/alu_int.v" Line 3. Module alu_int doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/alu_fp.v" Line 3. Module alu_fp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/data_mem.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/cpu_top.v" Line 3. Module cpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/controller.v" Line 5. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/decoder.v" Line 3. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/ex_stage.v" Line 6. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/forwarding_unit.v" Line 3. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/alu_int.v" Line 3. Module alu_int doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/alu_fp.v" Line 3. Module alu_fp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Juan/Desktop/RiscV-32-proccesor/pipeline_proccesor.srcs/sources_1/new/data_mem.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.pipe_if_id
Compiling module xil_defaultlib.regfile_int
Compiling module xil_defaultlib.regfile_fp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.pipe_id_ex
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.alu_int
Compiling module xil_defaultlib.fp_forwarding_unit
Compiling module xil_defaultlib.fp_addsub(W=16,E=5,M=10)
Compiling module xil_defaultlib.fp_mul(W=16,E=5,M=10)
Compiling module xil_defaultlib.fp_div(W=16,E=5,M=10)
Compiling module xil_defaultlib.fp_addsub_default
Compiling module xil_defaultlib.fp_mul_default
Compiling module xil_defaultlib.fp_div_default
Compiling module xil_defaultlib.alu_fp
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.pipe_ex_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.pipe_mem_wb
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
