BRAM16K.v,verilog,xil_defaultlib,../../../../finalAcc.srcs/sources_1/ip/BRAM16K/sim/BRAM16K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
