

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_1'
================================================================
* Date:           Tue Jun 24 19:14:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   486607|  60.000 ns|  4.866 ms|    6|  486607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                       |                                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185   |AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt   |        2|        3|  20.000 ns|  30.000 ns|    2|    3|       no|
        |grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205  |AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat  |        3|      802|  30.000 ns|   8.020 us|    3|  802|       no|
        |grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232    |AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt    |        2|        3|  20.000 ns|  30.000 ns|    2|    3|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_row_axi2mat  |        0|   486600|   7 ~ 811|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axi_data_2 = alloca i32 1"   --->   Operation 12 'alloca' 'axi_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%start_2 = alloca i32 1"   --->   Operation 13 'alloca' 'start_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 14 'read' 'p_read15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 15 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read15"   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_5_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_data_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_loc = alloca i64 1"   --->   Operation 19 'alloca' 'last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 20 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgL_in_cols_c, i32 %p_read15"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgL_in_rows_c, i32 %p_read_20"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%cmp91 = icmp_sgt  i32 %p_read15, i32 0"   --->   Operation 23 'icmp' 'cmp91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln129 = store i1 1, i1 %start_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 24 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln129 = store i10 0, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 25 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_330 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %axi_last_loc, i8 %axi_data_2"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 28 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %axi_last_loc, i8 %axi_data_2"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgL_in_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgL_in_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, void @empty_9"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgL_in_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inL_V_dest_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_keep_V, i8 %vid_inL_V_data_V, void @empty_82, i32 1, i32 1, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 34 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_331 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln129 = br void %loop_col_zxi2mat" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 36 'br' 'br_ln129' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.70>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %entry, i1 %axi_last_4_loc_load, void %loop_last_hunt"   --->   Operation 37 'phi' 'axi_last_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_16 = load i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 38 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%axi_data = load i8 %axi_data_2"   --->   Operation 39 'load' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i10 %i_16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 40 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln129 = icmp_slt  i32 %zext_ln129, i32 %p_read_20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 41 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 600, i64 0"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.73ns)   --->   "%i_17 = add i10 %i_16, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 43 'add' 'i_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.end34.loopexit, void %loop_col_zxi2mat.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 44 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 45 'specloopname' 'specloopname_ln129' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln133 = br i1 %cmp91, void %loop_last_hunt, void %for.body11.preheader" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 46 'br' 'br_ln133' <Predicate = (icmp_ln129)> <Delay = 1.58>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%start_2_load = load i1 %start_2"   --->   Operation 47 'load' 'start_2_load' <Predicate = (icmp_ln129 & cmp91)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_332 = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty_332' <Predicate = (icmp_ln129 & cmp91)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (4.15ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat, i1 %start_2_load, i8 %axi_data, i1 %axi_last_2, i10 %empty, i8 %imgL_in_data, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %last_loc, i8 %axi_data_5_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = (icmp_ln129 & cmp91)> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 51 [1/2] (3.31ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat, i1 %start_2_load, i8 %axi_data, i1 %axi_last_2, i10 %empty, i8 %imgL_in_data, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %last_loc, i8 %axi_data_5_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%last_loc_load = load i1 %last_loc"   --->   Operation 52 'load' 'last_loc_load' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%axi_data_5_loc_load = load i8 %axi_data_5_loc"   --->   Operation 53 'load' 'axi_data_5_loc_load' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_333 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_333' <Predicate = (cmp91)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %start_2"   --->   Operation 55 'store' 'store_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_7 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop_last_hunt"   --->   Operation 56 'br' 'br_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_7 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln129 = store i10 %i_17, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 57 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa = phi i1 %last_loc_load, void %for.body11.preheader, i1 %axi_last_2, void %loop_col_zxi2mat.split"   --->   Operation 58 'phi' 'axi_last_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa = phi i8 %axi_data_5_loc_load, void %for.body11.preheader, i8 %axi_data, void %loop_col_zxi2mat.split"   --->   Operation 59 'phi' 'axi_data_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%last_0_lcssa = phi i1 %last_loc_load, void %for.body11.preheader, i1 0, void %loop_col_zxi2mat.split"   --->   Operation 60 'phi' 'last_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_334 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (3.17ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i8 %axi_data_2_lcssa, i1 %last_0_lcssa, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %axi_last_4_loc, i8 %axi_data_2"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 63 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt, i1 %axi_last_2_lcssa, i8 %axi_data_2_lcssa, i1 %last_0_lcssa, i8 %vid_inL_V_data_V, i1 %vid_inL_V_keep_V, i1 %vid_inL_V_strb_V, i1 %vid_inL_V_user_V, i1 %vid_inL_V_last_V, i1 %vid_inL_V_id_V, i1 %vid_inL_V_dest_V, i1 %axi_last_4_loc, i8 %axi_data_2"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 64 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln129 = br void %loop_col_zxi2mat" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:129]   --->   Operation 65 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vid_inL_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inL_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgL_in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgL_in_rows_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgL_in_cols_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01111111111]
axi_data_2              (alloca             ) [ 00111111111]
start_2                 (alloca             ) [ 01111111111]
p_read15                (read               ) [ 00000000000]
p_read_20               (read               ) [ 00111111111]
empty                   (trunc              ) [ 00111111111]
axi_last_4_loc          (alloca             ) [ 00111111111]
axi_data_5_loc          (alloca             ) [ 00111111111]
last_loc                (alloca             ) [ 00111111111]
axi_last_loc            (alloca             ) [ 00111000000]
write_ln0               (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
cmp91                   (icmp               ) [ 00111111111]
store_ln129             (store              ) [ 00000000000]
store_ln129             (store              ) [ 00000000000]
empty_330               (wait               ) [ 00000000000]
call_ln0                (call               ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
axi_last_loc_load       (load               ) [ 00001111111]
empty_331               (wait               ) [ 00000000000]
br_ln129                (br                 ) [ 00001111111]
axi_last_2              (phi                ) [ 00000111100]
i_16                    (load               ) [ 00000000000]
axi_data                (load               ) [ 00000111111]
zext_ln129              (zext               ) [ 00000000000]
icmp_ln129              (icmp               ) [ 00000111111]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000000000]
i_17                    (add                ) [ 00000011000]
br_ln129                (br                 ) [ 00000000000]
specloopname_ln129      (specloopname       ) [ 00000000000]
br_ln133                (br                 ) [ 00000111111]
start_2_load            (load               ) [ 00000010000]
empty_332               (wait               ) [ 00000000000]
ret_ln0                 (ret                ) [ 00000000000]
call_ln0                (call               ) [ 00000000000]
last_loc_load           (load               ) [ 00000111111]
axi_data_5_loc_load     (load               ) [ 00000111111]
empty_333               (wait               ) [ 00000000000]
store_ln0               (store              ) [ 00000000000]
br_ln0                  (br                 ) [ 00000111111]
store_ln129             (store              ) [ 00000000000]
axi_last_2_lcssa        (phi                ) [ 00000000110]
axi_data_2_lcssa        (phi                ) [ 00000000110]
last_0_lcssa            (phi                ) [ 00000000110]
empty_334               (wait               ) [ 00000000000]
call_ln0                (call               ) [ 00000000000]
axi_last_4_loc_load     (load               ) [ 00001111111]
br_ln129                (br                 ) [ 00001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vid_inL_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vid_inL_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vid_inL_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vid_inL_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vid_inL_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vid_inL_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vid_inL_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inL_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="imgL_in_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgL_in_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="imgL_in_rows_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgL_in_rows_c"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="imgL_in_cols_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgL_in_cols_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_start_hunt"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_col_zxi2mat"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1_Pipeline_loop_last_hunt"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="axi_data_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="start_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="start_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="axi_last_4_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_4_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="axi_data_5_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_5_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="last_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="axi_last_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read15_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_20_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="axi_last_2_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="axi_last_2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="axi_last_2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_2/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="axi_last_2_lcssa_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_last_2_lcssa (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="axi_last_2_lcssa_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="3"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_2_lcssa/8 "/>
</bind>
</comp>

<comp id="163" class="1005" name="axi_data_2_lcssa_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_2_lcssa (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="axi_data_2_lcssa_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_2_lcssa/8 "/>
</bind>
</comp>

<comp id="173" class="1005" name="last_0_lcssa_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="last_0_lcssa_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="3"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_0_lcssa/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="1" slack="0"/>
<pin id="190" dir="0" index="4" bw="1" slack="0"/>
<pin id="191" dir="0" index="5" bw="1" slack="0"/>
<pin id="192" dir="0" index="6" bw="1" slack="0"/>
<pin id="193" dir="0" index="7" bw="1" slack="0"/>
<pin id="194" dir="0" index="8" bw="1" slack="1"/>
<pin id="195" dir="0" index="9" bw="8" slack="1"/>
<pin id="196" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="0" index="4" bw="10" slack="4"/>
<pin id="211" dir="0" index="5" bw="8" slack="0"/>
<pin id="212" dir="0" index="6" bw="8" slack="0"/>
<pin id="213" dir="0" index="7" bw="1" slack="0"/>
<pin id="214" dir="0" index="8" bw="1" slack="0"/>
<pin id="215" dir="0" index="9" bw="1" slack="0"/>
<pin id="216" dir="0" index="10" bw="1" slack="0"/>
<pin id="217" dir="0" index="11" bw="1" slack="0"/>
<pin id="218" dir="0" index="12" bw="1" slack="0"/>
<pin id="219" dir="0" index="13" bw="1" slack="4"/>
<pin id="220" dir="0" index="14" bw="8" slack="4"/>
<pin id="221" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="0"/>
<pin id="237" dir="0" index="4" bw="8" slack="0"/>
<pin id="238" dir="0" index="5" bw="1" slack="0"/>
<pin id="239" dir="0" index="6" bw="1" slack="0"/>
<pin id="240" dir="0" index="7" bw="1" slack="0"/>
<pin id="241" dir="0" index="8" bw="1" slack="0"/>
<pin id="242" dir="0" index="9" bw="1" slack="0"/>
<pin id="243" dir="0" index="10" bw="1" slack="0"/>
<pin id="244" dir="0" index="11" bw="1" slack="7"/>
<pin id="245" dir="0" index="12" bw="8" slack="7"/>
<pin id="246" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cmp91_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp91/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln129_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln129_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="axi_last_loc_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="3"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_loc_load/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_16_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="4"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="axi_data_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="4"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln129_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln129_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="4"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_17_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="start_2_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="4"/>
<pin id="305" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_2_load/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="last_loc_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="6"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_loc_load/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="axi_data_5_loc_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="6"/>
<pin id="312" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_5_loc_load/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="6"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln129_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="2"/>
<pin id="320" dir="0" index="1" bw="10" slack="6"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="axi_last_4_loc_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="9"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_4_loc_load/10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="axi_data_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="start_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="start_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_read_20_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="351" class="1005" name="empty_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="4"/>
<pin id="353" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="356" class="1005" name="axi_last_4_loc_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="7"/>
<pin id="358" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="axi_last_4_loc "/>
</bind>
</comp>

<comp id="362" class="1005" name="axi_data_5_loc_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="4"/>
<pin id="364" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="axi_data_5_loc "/>
</bind>
</comp>

<comp id="368" class="1005" name="last_loc_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="last_loc "/>
</bind>
</comp>

<comp id="374" class="1005" name="axi_last_loc_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_loc "/>
</bind>
</comp>

<comp id="380" class="1005" name="cmp91_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="4"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp91 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_17_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="2"/>
<pin id="395" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="114" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="120" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="142" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="185" pin=7"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="223"><net_src comp="145" pin="4"/><net_sink comp="205" pin=3"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="205" pin=5"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="205" pin=6"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="205" pin=7"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="205" pin=8"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="205" pin=9"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="205" pin=10"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="205" pin=11"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="205" pin=12"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="155" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="166" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="250"><net_src comp="177" pin="4"/><net_sink comp="232" pin=3"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="232" pin=8"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="232" pin=9"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="232" pin=10"/></net>

<net id="261"><net_src comp="114" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="114" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="317"><net_src comp="82" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="86" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="335"><net_src comp="90" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="185" pin=9"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="232" pin=12"/></net>

<net id="342"><net_src comp="94" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="349"><net_src comp="120" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="354"><net_src comp="258" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="359"><net_src comp="98" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="232" pin=11"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="365"><net_src comp="102" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="205" pin=14"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="371"><net_src comp="106" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="205" pin=13"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="377"><net_src comp="110" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="185" pin=8"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="383"><net_src comp="262" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="396"><net_src comp="297" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="318" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgL_in_data | {5 6 }
	Port: imgL_in_rows_c | {1 }
	Port: imgL_in_cols_c | {1 }
 - Input state : 
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_data_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_keep_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_strb_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_user_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_last_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_id_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : vid_inL_V_dest_V | {2 3 5 6 8 9 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : p_read | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>.1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln129 : 1
		store_ln129 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln129 : 1
		icmp_ln129 : 2
		i_17 : 1
		br_ln129 : 3
		call_ln0 : 1
	State 6
	State 7
	State 8
		call_ln0 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|   icmp   |                              cmp91_fu_262                             |    0    |    39   |
|          |                           icmp_ln129_fu_292                           |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |  grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185 |    3    |    0    |
|   call   | grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205 |    23   |    28   |
|          |  grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232  |    3    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|    add   |                              i_17_fu_297                              |    0    |    13   |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                          p_read15_read_fu_114                         |    0    |    0    |
|          |                         p_read_20_read_fu_120                         |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   write  |                         write_ln0_write_fu_126                        |    0    |    0    |
|          |                         write_ln0_write_fu_134                        |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   trunc  |                              empty_fu_258                             |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   zext   |                           zext_ln129_fu_288                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |    29   |   119   |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|axi_data_2_lcssa_reg_163|    8   |
|   axi_data_2_reg_332   |    8   |
| axi_data_5_loc_reg_362 |    8   |
|axi_last_2_lcssa_reg_152|    1   |
|   axi_last_2_reg_142   |    1   |
| axi_last_4_loc_reg_356 |    1   |
|  axi_last_loc_reg_374  |    1   |
|      cmp91_reg_380     |    1   |
|      empty_reg_351     |   10   |
|      i_17_reg_393      |   10   |
|        i_reg_325       |   10   |
|  last_0_lcssa_reg_173  |    1   |
|    last_loc_reg_368    |    1   |
|    p_read_20_reg_346   |   32   |
|     start_2_reg_339    |    1   |
+------------------------+--------+
|          Total         |   94   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| last_0_lcssa_reg_173 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    2   ||  1.588  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   29   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   123  |   128  |
+-----------+--------+--------+--------+
