// Seed: 2870655007
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    output supply1 id_5,
    input tri id_6
);
endmodule
module module_1 (
    input wand id_0,
    inout wand id_1,
    output wire id_2,
    output tri1 id_3,
    input supply1 id_4
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wor void id_1,
    input wand id_2,
    output wire id_3,
    output logic id_4,
    input wire id_5,
    input wor id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_3,
      id_5
  );
  assign modCall_1.id_6 = 0;
  always id_4 <= -1;
endmodule
