==27967== Cachegrind, a cache and branch-prediction profiler
==27967== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27967== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27967== Command: ./mser .
==27967== 
--27967-- warning: L3 cache found, using its data for the LL simulation.
--27967-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27967-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27967== 
==27967== Process terminating with default action of signal 15 (SIGTERM)
==27967==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27967==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27967== 
==27967== I   refs:      1,977,454,086
==27967== I1  misses:            1,206
==27967== LLi misses:            1,202
==27967== I1  miss rate:          0.00%
==27967== LLi miss rate:          0.00%
==27967== 
==27967== D   refs:        813,748,959  (550,745,976 rd   + 263,002,983 wr)
==27967== D1  misses:        1,941,615  (    726,705 rd   +   1,214,910 wr)
==27967== LLd misses:        1,361,848  (    264,722 rd   +   1,097,126 wr)
==27967== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==27967== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==27967== 
==27967== LL refs:           1,942,821  (    727,911 rd   +   1,214,910 wr)
==27967== LL misses:         1,363,050  (    265,924 rd   +   1,097,126 wr)
==27967== LL miss rate:            0.0% (        0.0%     +         0.4%  )
