# Reading pref.tcl
do m
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:08:42 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# 
# Top level modules:
# 	tb_ula
# 	tb_instruction_decoder
# End time: 09:08:42 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# > Compilacao concluida!
# 
# > Executando testes do Decodificador de Instrucoes...
# vsim -c tb_instruction_decoder 
# Start time: 09:08:43 on Sep 19,2025
# Loading sv_std.std
# Loading work.tb_instruction_decoder
# Loading work.instruction_decoder
# ADD: alu_op=0000
# ADDI: alu_op=0000
# ** Note: $finish    : tb_instruction_decoder.sv(24)
#    Time: 20 ps  Iteration: 0  Instance: /tb_instruction_decoder
# 1
# Break in Module tb_instruction_decoder at tb_instruction_decoder.sv line 24
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  do m
# 
# > Opcao invalida: 'do m'. Tente novamente.
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:40 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# ** Error (suppressible): tb_instruction_decoder.sv(73): (vlog-2244) Variable 'fail_msg' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: tb_instruction_decoder.sv(75): Illegal declaration after the statement near line '71'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 09:11:40 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./m line 61
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv"
#     (procedure "compilar" line 4)
#     invoked from within
# "compilar"
#     ("while" body line 8)
#     invoked from within
# "while {1} {
#     mostrar_menu
#     set escolha [ler_opcao]
# 
#     switch -exact -- $escolha {
#         "1" { compilar }
#         "2" { compilar; testes_ula ..."
do m
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:15:28 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# ** Error: tb_instruction_decoder.sv(76): Illegal declaration after the statement near line '71'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 09:15:28 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./m line 61
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv"
#     (procedure "compilar" line 4)
#     invoked from within
# "compilar"
#     ("while" body line 8)
#     invoked from within
# "while {1} {
#     mostrar_menu
#     set escolha [ler_opcao]
# 
#     switch -exact -- $escolha {
#         "1" { compilar }
#         "2" { compilar; testes_ula ..."
do m
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:17:42 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# 
# Top level modules:
# 	tb_ula
# 	tb_instruction_decoder
# End time: 09:17:43 on Sep 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# > Compilacao concluida!
# 
# > Executando testes do Decodificador de Instrucoes...
# End time: 09:17:45 on Sep 19,2025, Elapsed time: 0:09:02
# Errors: 2, Warnings: 0
# vsim -c tb_instruction_decoder 
# Start time: 09:17:45 on Sep 19,2025
# Loading sv_std.std
# Loading work.tb_instruction_decoder
# Loading work.instruction_decoder
# ========================================
# Suite de Testes do Decodificador RISC-V
# ========================================
#   OK  decodificar ADD x11, x10, x10
#   Err:  decodificar ADDI x10, x10, 4
#  rs2: esperado=0, obtido=4
# 
#   Err:  decodificar SUB x5, x6, x7
#  rs2: esperado=7, obtido=14
# 
#   Err:  decodificar AND x1, x2, x3
#  rs2: esperado=3, obtido=6
# 
#   Err:  decodificar ORI x8, x9, 15
#  rs2: esperado=0, obtido=15
# 
#   Err:  decodificar LW x2, 100(x3)
#  rs2: esperado=0, obtido=4
#  funct3: esperado=010, obtido=000
#  funct7: esperado=0000000, obtido=0000011
# 
#   Err:  decodificar JAL x1, 1024
#  rs1: esperado=0, obtido=8
#  imm: esperado=0x00000400, obtido=0x00040000
# 
# ========================================
# Testes: 1 aprovados, 6 falharam
# ❌ Alguns testes falharam. Verifique os erros acima.
# ** Fatal: Falha na suite de testes.
#    Time: 70 ns  Scope: tb_instruction_decoder File: tb_instruction_decoder.sv Line: 247
# ** Note: $finish    : tb_instruction_decoder.sv(247)
#    Time: 70 ns  Iteration: 0  Instance: /tb_instruction_decoder
# 1
# Break in Module tb_instruction_decoder at tb_instruction_decoder.sv line 247
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  do m
# 
# > Opcao invalida: 'do m'. Tente novamente.
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  0
# 
# > Saindo... Ate logo!
do m
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:23:29 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# 
# Top level modules:
# 	tb_ula
# 	tb_instruction_decoder
# End time: 09:23:29 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# > Compilacao concluida!
# 
# > Executando testes do Decodificador de Instrucoes...
# End time: 09:23:31 on Sep 19,2025, Elapsed time: 0:05:46
# Errors: 1, Warnings: 0
# vsim -c tb_instruction_decoder 
# Start time: 09:23:32 on Sep 19,2025
# Loading sv_std.std
# Loading work.tb_instruction_decoder
# Loading work.instruction_decoder
# ========================================
# Suite de Testes do Decodificador RISC-V
# ========================================
#   OK  decodificar ADD x11, x10, x10
# 
#   Err:  decodificar ADDI x10, x10, 4
#  rs2: esperado=0, obtido=4
# 
#   Err:  decodificar SUB x5, x6, x7
#  rs2: esperado=7, obtido=14
# 
#   Err:  decodificar AND x1, x2, x3
#  rs2: esperado=3, obtido=6
# 
#   Err:  decodificar ORI x8, x9, 15
#  rs2: esperado=0, obtido=15
# 
#   Err:  decodificar LW x2, 100(x3)
#  rs2: esperado=0, obtido=4
#  funct3: esperado=010, obtido=000
#  funct7: esperado=0000000, obtido=0000011
# 
#   Err:  decodificar JAL x1, 1024
#  rs1: esperado=0, obtido=8
#  imm: esperado=0x00000400, obtido=0x00040000
# 
# ========================================
# Testes: 1 aprovados, 6 falharam
# ❌ Alguns testes falharam. Verifique os erros acima.
# ** Fatal: Falha na suite de testes.
#    Time: 70 ns  Scope: tb_instruction_decoder File: tb_instruction_decoder.sv Line: 247
# ** Note: $finish    : tb_instruction_decoder.sv(247)
#    Time: 70 ns  Iteration: 0  Instance: /tb_instruction_decoder
# 1
# Break in Module tb_instruction_decoder at tb_instruction_decoder.sv line 247
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  do m
# 
# > Opcao invalida: 'do m'. Tente novamente.
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:38:59 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# 
# Top level modules:
# 	tb_ula
# 	tb_instruction_decoder
# End time: 09:38:59 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# > Compilacao concluida!
# 
# > Executando testes do Decodificador de Instrucoes...
# End time: 09:39:03 on Sep 19,2025, Elapsed time: 0:15:31
# Errors: 1, Warnings: 0
# vsim -c tb_instruction_decoder 
# Start time: 09:39:03 on Sep 19,2025
# Loading sv_std.std
# Loading work.tb_instruction_decoder
# Loading work.instruction_decoder
# ========================================
# Suite de Testes do Decodificador RISC-V
# ========================================
#   OK  decodificar ADD x11, x10, x10
# 
#   OK  decodificar ADDI x10, x10, 4
# 
#   Err:  decodificar SUB x5, x6, x7
#  rs2          : esperado=7, obtido=14
# 
#   Err:  decodificar AND x1, x2, x3
#  rs2          : esperado=3, obtido=6
# 
#   OK  decodificar ORI x8, x9, 15
# 
#   OK  decodificar LW x2, 0(x3)
# 
#   OK  decodificar JAL x1, 0
# 
# ========================================
# Testes: 5 aprovados, 2 falharam
# Alguns testes falharam. Verifique os erros acima.
# ** Fatal: Falha na suite de testes.
#    Time: 70 ns  Scope: tb_instruction_decoder File: tb_instruction_decoder.sv Line: 269
# ** Note: $finish    : tb_instruction_decoder.sv(269)
#    Time: 70 ns  Iteration: 0  Instance: /tb_instruction_decoder
# 1
# Break in Module tb_instruction_decoder at tb_instruction_decoder.sv line 269
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  do m
# 
# > Opcao invalida: 'do m'. Tente novamente.
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  3
# 
# > Compilando arquivos...
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:14 on Sep 19,2025
# vlog -reportprogress 300 -sv ula.sv tb_ula.sv instruction_decoder.sv tb_instruction_decoder.sv 
# -- Compiling module ula
# -- Compiling module tb_ula
# -- Compiling module instruction_decoder
# -- Compiling module tb_instruction_decoder
# 
# Top level modules:
# 	tb_ula
# 	tb_instruction_decoder
# End time: 09:41:14 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# > Compilacao concluida!
# 
# > Executando testes do Decodificador de Instrucoes...
# End time: 09:41:17 on Sep 19,2025, Elapsed time: 0:02:14
# Errors: 1, Warnings: 0
# vsim -c tb_instruction_decoder 
# Start time: 09:41:17 on Sep 19,2025
# Loading sv_std.std
# Loading work.tb_instruction_decoder
# Loading work.instruction_decoder
# 
# 
# ========================================
# Suite de Testes do Decodificador RISC-V
# ========================================
#   OK  decodificar ADD x11, x10, x10
# 
#   OK  decodificar ADDI x10, x10, 4
# 
#   OK  decodificar SUB x5, x6, x7
# 
#   OK  decodificar AND x1, x2, x3
# 
#   OK  decodificar ORI x8, x9, 15
# 
#   OK  decodificar LW x2, 0(x3)
# 
#   OK  decodificar JAL x1, 0
# 
# ========================================
# Testes: 7 aprovados, 0 falharam
# OK Todos os testes foram aprovados com sucesso!
# 
# 
# ** Note: $finish    : tb_instruction_decoder.sv(272)
#    Time: 70 ns  Iteration: 0  Instance: /tb_instruction_decoder
# 1
# Break in Module tb_instruction_decoder at tb_instruction_decoder.sv line 272
# 
# ====================================
#      MENU INTERATIVO MODELSIM
# ====================================
# 1 Compilar tudo
# 2 Executar testes da ULA
# 3 Executar testes do Decodificador de Instrucoes
# 0 Sair
# ====================================
# Escolha uma opcao 1-3: stdin>  0
# 
# > Saindo... Ate logo!
