digraph "CFG for '_Z9cuda_grayPhiiS_i' function" {
	label="CFG for '_Z9cuda_grayPhiiS_i' function";

	Node0x511cf70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = sdiv i32 %1, 3\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = add i32 %15, %6\l  %17 = mul i32 %15, 3\l  %18 = add i32 %17, %1\l  %19 = icmp ult i32 %17, %2\l  %20 = icmp slt i32 %16, %4\l  %21 = select i1 %19, i1 %20, i1 false\l  br i1 %21, label %22, label %48\l|{<s0>T|<s1>F}}"];
	Node0x511cf70:s0 -> Node0x511ec60;
	Node0x511cf70:s1 -> Node0x511ecf0;
	Node0x511ec60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%22:\l22:                                               \l  %23 = load float, float addrspace(4)* getelementptr inbounds ([3 x float],\l... [3 x float] addrspace(4)* @gray_value, i64 0, i64 0), align 4, !tbaa !7\l  %24 = sext i32 %18 to i64\l  %25 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %24\l  %26 = load i8, i8 addrspace(1)* %25, align 1, !tbaa !11, !amdgpu.noclobber !5\l  %27 = uitofp i8 %26 to float\l  %28 = fmul contract float %23, %27\l  %29 = load float, float addrspace(4)* getelementptr inbounds ([3 x float],\l... [3 x float] addrspace(4)* @gray_value, i64 0, i64 1), align 4, !tbaa !7\l  %30 = add nsw i32 %18, 1\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %31\l  %33 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !11, !amdgpu.noclobber !5\l  %34 = uitofp i8 %33 to float\l  %35 = fmul contract float %29, %34\l  %36 = fadd contract float %28, %35\l  %37 = load float, float addrspace(4)* getelementptr inbounds ([3 x float],\l... [3 x float] addrspace(4)* @gray_value, i64 0, i64 2), align 4, !tbaa !7\l  %38 = add nsw i32 %18, 2\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %39\l  %41 = load i8, i8 addrspace(1)* %40, align 1, !tbaa !11, !amdgpu.noclobber !5\l  %42 = uitofp i8 %41 to float\l  %43 = fmul contract float %37, %42\l  %44 = fadd contract float %36, %43\l  %45 = fptoui float %44 to i8\l  %46 = sext i32 %16 to i64\l  %47 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %46\l  store i8 %45, i8 addrspace(1)* %47, align 1, !tbaa !11\l  br label %48\l}"];
	Node0x511ec60 -> Node0x511ecf0;
	Node0x511ecf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
