verilog work "four_by_two_mux.v"
verilog work "sixteen_by_four_mux.v"
verilog work "sixteen_by_four_mux_tb.v"
verilog work "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
