[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkHost",
    "duplicate":"~TopTL|TopTL/imemAdapter:TilelinkAdapter/tlHost:TilelinkHost",
    "index":0.68
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkDevice",
    "duplicate":"~TopTL|TopTL/imemAdapter:TilelinkAdapter/tlSlave:TilelinkDevice",
    "index":0.72
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkAdapter",
    "duplicate":"~TopTL|TopTL/imemAdapter:TilelinkAdapter",
    "index":0.76
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkHost_1",
    "duplicate":"~TopTL|TopTL/dmemAdapter:TilelinkAdapter/tlHost:TilelinkHost",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkDevice_1",
    "duplicate":"~TopTL|TopTL/dmemAdapter:TilelinkAdapter/tlSlave:TilelinkDevice",
    "index":0.84
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopTL|TilelinkAdapter_1",
    "duplicate":"~TopTL|TopTL/dmemAdapter:TilelinkAdapter",
    "index":0.88
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTL|TopTL/dmemAdapter:TilelinkAdapter/tlHost:TilelinkHost>io_reqIn_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTL|TopTL/dmemAdapter:TilelinkAdapter/tlHost:TilelinkHost>stateReg"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTL|TopTL/imemAdapter:TilelinkAdapter/tlHost:TilelinkHost>io_reqIn_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTL|TopTL/imemAdapter:TilelinkAdapter/tlHost:TilelinkHost>stateReg"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]