5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (param11.vcd) 2 -o (param11.cdd) 2 -v (param11.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 param11.v 1 24 1
2 1 3d 9 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 7 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 PARM_SIZE 2 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 PARM_OFFSET 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 FOO 4 0 c0000 1 0 4 1 4 17 b 0 0 0 0 0
4 1 9 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 param11.v 0 13 1
2 2 0 10 90009 1 1008 0 0 32 48 3 0
2 3 33 10 5000a 1 1004 0 2 1 18 0 1 0 0 0 0 FOO
2 4 1 10 10001 0 1410 0 0 1 1 a
2 5 37 10 1000a 1 16 3 4
2 6 0 11 20002 1 1008 0 0 32 48 5 0
2 7 2c 11 10002 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 12 a000a 1 1008 0 0 32 48 3 0
2 9 33 12 6000b 1 1004 0 8 1 18 0 1 0 0 0 0 FOO
2 10 1b 12 50005 1 1008 9 0 1 18 0 1 0 1 0 0
2 11 1 12 10001 0 1410 0 0 1 1 a
2 12 37 12 1000b 1 1a 10 11
4 5 10 1 11 7 7 5
4 7 11 1 0 12 0 5
4 12 12 1 0 0 0 5
3 1 main.$u1 "main.$u1" 0 param11.v 0 22 1
