# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![Screenshot 2023-11-28 140708](https://github.com/hasnu0406/Experiment--02-Implementation-of-combinational-logic-/assets/135305537/de352c33-6a30-4244-a2e2-d10bce6e8514)

## RTL
![IMPLEMENTATION OF COMBINATIONAL CIRCUITS-DIAGRAM](https://github.com/hasnu0406/Experiment--02-Implementation-of-combinational-logic-/assets/135305537/cf1c7c68-3412-45e9-9859-7dac03164a8f)

## Timing Diagram
![IMPLEMENTATION OF COMBINATIONAL CIRCUITS-WAVEFORM](https://github.com/hasnu0406/Experiment--02-Implementation-of-combinational-logic-/assets/135305537/6380bd4a-e77f-4662-ae7f-eef3c8e67827)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
