Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:24:57 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xcku035
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   172 |
|    Minimum number of control sets                        |   172 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   172 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     0 |
| >= 16              |   100 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             641 |          197 |
| No           | No                    | Yes                    |              46 |           10 |
| No           | Yes                   | No                     |            1489 |          339 |
| Yes          | No                    | No                     |            7664 |         1583 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |             548 |          140 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                     Enable Signal                                                    |                                                  Set/Reset Signal                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tdata_reg[101]_i_1_n_0                              | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/store_axis_rq_int_to_output                                |                1 |              1 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_write_desc_status_valid_reg                         |                1 |              1 |         1.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cq_demux_inst/m_axis_cq_tvalid_reg[1]_i_1__0_n_0                                                           | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_2__0_n_0                                                      | core_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_1__0_n_0                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_table_read_commit_reg_0_63_0_0_i_2_n_0                     |                                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tvalid_reg[1]_i_1_n_0                                      | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_reset_timer0                  | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy[1]                 |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in                         |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset0                |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/SR[0]                          |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset                                             | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n                                       |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_2_n_0                                 | core_inst/pcie_us_axi_master_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_1_n_0                              |                1 |              2 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/src_arst            |                1 |              3 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/arb_inst/grant_valid_reg_i_1_n_0                                                               | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              3 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/op_table_tx_finish_ptr_reg[3]_i_1_n_0                         | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/last_cycle_reg_i_1__1_n_0                               | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/output_cycle_count_reg[11]_i_1_n_0                   |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_table_error_code_reg_0_63_0_0_i_1_n_0                      |                                                                                                                   |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/axi_addr_reg[15]_i_1__0_n_0                                   |                                                                                                                   |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_max_read_req[2] |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/op_table_tx_start_en                                          | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_max_payload[2]  |                1 |              4 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/op_table_finish_en                                            | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/op_table_start_en                                             | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              4 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                          | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/axi_addr_reg[6]_i_1__1_n_0                           |                2 |              5 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                             | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_1_rd_ptr_reg[5]_i_1_n_0                         | pcie3_ultrascale_inst/inst/user_reset                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_tag_reg[5]_i_1_n_0                                   |                                                                                                                   |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_1_wr_ptr_reg[5]_i_1_n_0                         | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/status_fifo_we_reg                                            | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              6 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_2_rd_ptr_next                                   | pcie3_ultrascale_inst/inst/user_reset                                                                             |                3 |              6 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_tag_reg[5]_i_1_n_0                                     |                                                                                                                   |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_2_wr_ptr_reg[5]_i_1_n_0                         | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              6 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_tag_reg[5]_i_1_n_0                                     | pcie3_ultrascale_inst/inst/user_reset                                                                             |                3 |              7 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_tag_fifo_mem_reg_0_63_0_5_i_1_n_0                          | pcie3_ultrascale_inst/inst/user_reset                                                                             |                1 |              7 |         7.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_dma_ram_inst/write_count_next                                                                          |                                                                                                                   |                2 |              7 |         3.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                 | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[6]_i_1_n_0                               |                3 |              7 |         2.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/input_cycle_count_reg[7]_i_1__0_n_0                           |                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/input_cycle_count_reg[7]_i_1_n_0                              |                                                                                                                   |                5 |              8 |         1.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/init_done_reg                                                 | pcie3_ultrascale_inst/inst/user_reset                                                                             |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_cfg_inst/delay_reg[7]_i_2_n_0                                                                      | core_inst/pcie_us_cfg_inst/delay_reg[7]_i_1_n_0                                                                   |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B         |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[8]_1[0]                                                       |                                                                                                                   |                4 |              8 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/tlp_cmd_tag_next                                              |                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[9]_1[0]                                                       |                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_write_desc_status_valid                                |                                                                                                                   |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B         |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_2_wr_ptr_reg[5]_i_1_n_0                         |                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_2_n_0                                                   | core_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_1_n_0                                                |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_ram_inst/read_count_reg[7]_i_1_n_0                                                                     |                                                                                                                   |                2 |              8 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/E[0]                                                    |                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_dma_ram_inst/read_count_reg[7]_i_1__0_n_0                                                              |                                                                                                                   |                3 |              8 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_fifo_1_wr_ptr_reg[5]_i_1_n_0                         |                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_tag_fifo_mem_reg_0_63_0_5_i_1_n_0                          |                                                                                                                   |                1 |              8 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/tph_tbl_inst/reg_state_reg_n_0                |                2 |              9 |         4.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/input_cycle_count_reg[9]_i_1_n_0                        |                                                                                                                   |                2 |             10 |         5.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_table_tag_reg_0_63_0_6_i_1_n_0                             |                                                                                                                   |                2 |             10 |         5.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/last_cycle_next                                               |                                                                                                                   |                4 |             10 |         2.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                             |                                                                                                                   |                2 |             11 |         5.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/last_cycle_reg_i_1__1_n_0                               |                                                                                                                   |                6 |             11 |         1.83 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/axi_addr_reg[11]_i_1__0_n_0                                   |                                                                                                                   |                5 |             12 |         2.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                2 |             12 |         6.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                5 |             12 |         2.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/input_cycle_count_reg[11]_i_1_n_0                       |                                                                                                                   |                5 |             12 |         2.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                3 |             12 |         4.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/preset                                 | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/E[0]                                                          |                                                                                                                   |                4 |             12 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/op_count_reg[12]_i_1_n_0                                      |                                                                                                                   |                7 |             13 |         1.86 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/tlp_count_next                                                |                                                                                                                   |                3 |             13 |         4.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_ram_inst/write_addr_next                                                                               |                                                                                                                   |                7 |             16 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_dma_ram_inst/write_addr_next                                                                           |                                                                                                                   |                2 |             16 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[8]_0[0]                                                       |                                                                                                                   |                7 |             16 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[2]_0[0]                                                       |                                                                                                                   |                3 |             16 |         5.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[2]_1[0]                                                       |                                                                                                                   |                2 |             16 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0           |                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0           |                                                                                                                   |                4 |             19 |         4.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0           |                                                                                                                   |                8 |             19 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0           |                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0           |                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                9 |             19 |         2.11 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0           |                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | pcie3_ultrascale_inst/inst/read_rcvd_watchDog_cnt[18]_i_2_n_0                                                        | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/SR[0]               |                4 |             19 |         4.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0              |                                                                                                                   |                8 |             19 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0] |                                                                                                                   |                5 |             19 |         3.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0           |                                                                                                                   |                6 |             19 |         3.17 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/output_cycle_count_reg[7]_i_1__0_n_0                          |                                                                                                                   |                7 |             19 |         2.71 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/status_fifo_we_reg                                            |                                                                                                                   |                2 |             20 |        10.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[9]_0[0]                                                       |                                                                                                                   |                7 |             21 |         3.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axis_cq_tvalid_reg_reg[1]                             |                                                                                                                   |               12 |             21 |         1.75 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_1                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_3                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_0                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_4                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_5                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_6                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/output_cycle_count_reg[9]_i_1_n_0                       |                                                                                                                   |                7 |             22 |         3.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_7                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/prst_n_r_reg_reg_2                               |                3 |             22 |         7.33 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_rrst_n                                       |                5 |             23 |         4.60 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/cpl_status_next                                               |                                                                                                                   |                9 |             23 |         2.56 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axi_araddr_reg[15]_i_1_n_0                                  |                                                                                                                   |                5 |             24 |         4.80 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/first_cycle_offset_next                                       |                                                                                                                   |                8 |             25 |         3.12 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_ram_inst/read_addr_reg_i_1_n_0                                                                         |                                                                                                                   |                5 |             27 |         5.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/axi_dma_ram_inst/read_addr_reg_i_1__0_n_0                                                                  |                                                                                                                   |                5 |             27 |         5.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/pcie_addr_next[0]                                             |                                                                                                                   |                9 |             28 |         3.11 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axi_awlen_next                                              |                                                                                                                   |                7 |             29 |         4.14 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/tr_count_next                                                 |                                                                                                                   |               16 |             29 |         1.81 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                          |                                                                                                                   |                8 |             31 |         3.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/rc_reg/pcie_rc_count_reg0                                                                                  | pcie3_ultrascale_inst/inst/user_reset                                                                             |                4 |             32 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[3]_0[0]                                                       |                                                                                                                   |               18 |             32 |         1.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/pcie_rq_count_reg0                                            | pcie3_ultrascale_inst/inst/user_reset                                                                             |                4 |             32 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cq_demux_inst/pcie_cq_count_reg0                                                                           | pcie3_ultrascale_inst/inst/user_reset                                                                             |                4 |             32 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/p_1_in                                                  |                                                                                                                   |               17 |             32 |         1.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[7]_0[1]                                                       |                                                                                                                   |               16 |             32 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/pcie_cc_count_reg0                                                                             | pcie3_ultrascale_inst/inst/user_reset                                                                             |                4 |             32 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[7]_0[0]                                                       |                                                                                                                   |               12 |             32 |         2.67 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | core_inst/pcie_us_axil_master_inst/SR[0]                                                                          |               11 |             32 |         2.91 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/m_axil_addr_reg_reg[3]_0[1]                                                       |                                                                                                                   |               17 |             32 |         1.88 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/FSM_sequential_axi_state_reg_reg[1]_3                   |                                                                                                                   |               24 |             34 |         1.42 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                 |                                                                                                                   |               12 |             42 |         3.50 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/pcie_addr_next[57]                                            |                                                                                                                   |               11 |             51 |         4.64 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/op_dword_count_reg0                                     |                                                                                                                   |               12 |             51 |         4.25 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[63]_i_1_n_0                                 |                                                                                                                   |                9 |             52 |         5.78 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/offset_reg[1]_i_1__0_n_0                                |                                                                                                                   |               36 |             57 |         1.58 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/tlp_cmd_input_cycle_len_reg[9]_i_1_n_0                  |                                                                                                                   |               21 |             61 |         2.90 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_axi_addr_reg_r1_0_63_0_6_i_1_n_0               |                                                                                                                   |                8 |             64 |         8.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/tlp_addr_reg[63]_i_1_n_0                                      |                                                                                                                   |                9 |             73 |         8.11 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/arb_inst/grant_reg_reg[1]_0[0]                                                                 |                                                                                                                   |               34 |             78 |         2.29 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/arb_inst/E[0]                                                                                  |                                                                                                                   |               25 |             78 |         3.12 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/arb_inst/m_axis_cc_tready_int_reg_reg[0]                                                       |                                                                                                                   |               24 |             78 |         3.25 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/temp_m_axis_tvalid_next0_out                                                                   |                                                                                                                   |               29 |             80 |         2.76 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axil_master_inst/type_reg[3]_i_1_n_0                                                               |                                                                                                                   |               43 |             86 |         2.00 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tvalid_next39_out                              |                                                                                                                   |               48 |             87 |         1.81 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axis_rq_tdata_reg[101]_i_1_n_0                              |                                                                                                                   |               44 |             87 |         1.98 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      | pcie3_ultrascale_inst/inst/user_reset                                                                             |               58 |            146 |         2.52 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_rst_i/phy_prst_n                                       |               42 |            152 |         3.62 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/op_table_start_en                                             |                                                                                                                   |               10 |            154 |        15.40 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK |                                                                                                                      |                                                                                                                   |               60 |            172 |         2.87 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/temp_m_axis_tvalid_next0_out                                                                   | core_inst/cc_mux_inst/arb_inst/m_axis_tready_int_reg_reg                                                          |               55 |            185 |         3.36 |
|  pcie3_ultrascale_inst/inst/bufg_gt_sysclk_n_0                                |                                                                                                                      |                                                                                                                   |               34 |            188 |         5.53 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/transfer_in_save                                        |                                                                                                                   |               99 |            236 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/transfer_in_save                                              |                                                                                                                   |              151 |            256 |         1.70 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/transfer_in_save                                        |                                                                                                                   |              158 |            256 |         1.62 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/transfer_in_save                                              |                                                                                                                   |              105 |            256 |         2.44 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/p_1_in_0                                                      |                                                                                                                   |              131 |            256 |         1.95 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/rc_reg/temp_m_axis_tdata_reg[255]_i_1_n_0                                                                  |                                                                                                                   |              108 |            257 |         2.38 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/rc_reg/m_axis_tuser_reg                                                                                    |                                                                                                                   |              104 |            257 |         2.47 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cq_demux_inst/m_axis_cq_tuser_reg                                                                          |                                                                                                                   |               60 |            265 |         4.42 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/m_axis_tdata_reg                                                                               |                                                                                                                   |               81 |            265 |         3.27 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_2__0_n_0                                                      |                                                                                                                   |               61 |            265 |         4.34 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/cc_mux_inst/arb_inst/grant_reg_reg[1]_0[1]                                                                 |                                                                                                                   |              121 |            265 |         2.19 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/cq_demux_inst/temp_m_axis_cq_tvalid_reg[1]_i_2_n_0                                 |                                                                                                                   |               74 |            265 |         3.58 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/m_axis_cc_tdata_reg[255]_i_1_n_0                        |                                                                                                                   |              103 |            265 |         2.57 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_rd_inst/temp_m_axis_cc_tdata_reg[255]_i_1_n_0                   |                                                                                                                   |              112 |            265 |         2.37 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/cq_demux_inst/m_axis_cq_tuser_reg                                                  |                                                                                                                   |               66 |            265 |         4.02 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/temp_m_axis_rq_tvalid_next26_out                              |                                                                                                                   |              129 |            277 |         2.15 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst/m_axis_rq_tdata_reg[255]_i_1_n_0                              |                                                                                                                   |              136 |            277 |         2.04 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg                                         |                                                                                                                   |              141 |            288 |         2.04 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axi_wvalid_next32_out                                  |                                                                                                                   |              239 |            288 |         1.21 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/m_axi_wdata_reg                                               |                                                                                                                   |              237 |            288 |         1.22 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_USERCLK | core_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/temp_m_axi_wdata_reg[255]_i_1__0_n_0                    |                                                                                                                   |              148 |            288 |         1.95 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      |                                                                                                                   |              111 |            343 |         3.09 |
|  pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/phy_clk_i/CLK_PCLK    |                                                                                                                      | pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_pcie3_uscale_top_inst/init_ctrl_inst/SR[0]                          |              214 |            963 |         4.50 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


