$date
	Fri Jul 15 07:14:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PIPO_tb $end
$var wire 4 ! pipo_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ pipo_in [3:0] $end
$var reg 1 % reset $end
$scope module iPIPO $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & pipo_in [3:0] $end
$var wire 1 % reset $end
$var reg 4 ' pipo_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
b0 $
0#
0"
bx !
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
1#
b1001 $
b1001 &
#35
b1001 !
b1001 '
1"
#40
0"
0#
b1011 $
b1011 &
#45
1"
#50
0"
1#
#55
b1011 !
b1011 '
1"
#60
0"
b1 $
b1 &
#65
b1 !
b1 '
1"
#70
0"
b1111 $
b1111 &
#75
b1111 !
b1111 '
1"
#80
0"
0#
b1010 $
b1010 &
#85
1"
#90
0"
1#
#95
b1010 !
b1010 '
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
