// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 222 10/21/2009 SJ Web Edition"

// DATE "11/21/2017 13:10:21"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Complete_MIPS (
	CLK,
	RST,
	init,
	WE_TB,
	CS_TB,
	AddressTB,
	Addr_Out,
	Mem_Out);
input 	CLK;
input 	RST;
input 	init;
input 	WE_TB;
input 	CS_TB;
input 	[31:0] AddressTB;
output 	[31:0] Addr_Out;
output 	[31:0] Mem_Out;

// Design Ports Information
// Mem_Out[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[8]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[9]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[11]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[12]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[13]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[14]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[15]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[16]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[17]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[18]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[19]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[20]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[21]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[22]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[23]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[24]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[25]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[26]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[27]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[28]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[29]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[30]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Mem_Out[31]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AddressTB[7]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[8]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[9]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[10]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[11]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[12]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[13]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[15]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[16]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[17]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[18]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[20]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[21]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[22]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[23]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[24]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[25]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[26]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[27]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[28]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[29]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[30]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[31]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Addr_Out[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[2]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[3]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[5]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[6]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[7]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[8]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[10]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[11]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[12]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[13]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[14]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[15]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[16]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[17]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[18]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[19]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[21]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[22]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[23]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[24]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[25]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[26]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[27]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[28]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[29]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[30]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr_Out[31]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WE_TB	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// init	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CS_TB	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[0]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[1]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[3]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[4]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[5]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AddressTB[6]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Complete_MIPS_v.sdo");
// synopsys translate_on

wire \CPU|Add0~0_combout ;
wire \CPU|Add1~25_combout ;
wire \CPU|Add0~2_combout ;
wire \CPU|Add3~4_combout ;
wire \CPU|Add3~6_combout ;
wire \CPU|Add1~34_combout ;
wire \CPU|Add1~37_combout ;
wire \CPU|Add1~43_combout ;
wire \CPU|Add0~16_combout ;
wire \CPU|Add0~20_combout ;
wire \CPU|Add1~55_combout ;
wire \CPU|Add0~22_combout ;
wire \CPU|Add3~22_combout ;
wire \CPU|Add1~58_combout ;
wire \CPU|Add1~61_combout ;
wire \CPU|Add3~26_combout ;
wire \CPU|Add3~30_combout ;
wire \CPU|Add1~70_combout ;
wire \CPU|Add1~73_combout ;
wire \CPU|Add3~34_combout ;
wire \CPU|Add0~36_combout ;
wire \CPU|Add0~40_combout ;
wire \CPU|Add3~40_combout ;
wire \CPU|Add3~42_combout ;
wire \CPU|Add0~48_combout ;
wire \CPU|Add3~48_combout ;
wire \CPU|Add1~92_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a8 ;
wire \CPU|alu_result~4_combout ;
wire \CPU|alu_result~6_combout ;
wire \CPU|alu_in_B[27]~5_combout ;
wire \CPU|alu_in_B[25]~7_combout ;
wire \CPU|alu_in_B[24]~8_combout ;
wire \CPU|alu_in_B[22]~10_combout ;
wire \CPU|alu_in_B[21]~11_combout ;
wire \CPU|alu_in_B[19]~13_combout ;
wire \CPU|alu_in_B[17]~15_combout ;
wire \CPU|Equal6~2_combout ;
wire \CPU|Equal12~2_combout ;
wire \CPU|Equal12~21_combout ;
wire \CPU|Equal12~22_combout ;
wire \CPU|Equal12~24_combout ;
wire \CPU|Equal12~25_combout ;
wire \CPU|Equal12~27_combout ;
wire \CPU|Equal12~30_combout ;
wire \CPU|Equal12~31_combout ;
wire \CPU|Equal12~32_combout ;
wire \CPU|Equal12~33_combout ;
wire \CPU|Equal12~34_combout ;
wire \CPU|Equal12~35_combout ;
wire \CPU|Equal12~36_combout ;
wire \CPU|pc~1_combout ;
wire \CPU|state.100~regout ;
wire \CPU|pc[21]~4_combout ;
wire \CPU|state~9_combout ;
wire \CPU|ShiftRight0~68_combout ;
wire \CPU|ShiftRight0~69_combout ;
wire \CPU|ShiftRight0~72_combout ;
wire \CPU|ShiftRight0~80_combout ;
wire \CPU|ShiftRight0~99_combout ;
wire \CPU|alu_result_save[3]~11_combout ;
wire \CPU|ShiftRight0~101_combout ;
wire \CPU|Add1~33_combout ;
wire \CPU|ShiftLeft0~44_combout ;
wire \CPU|Add1~36_combout ;
wire \CPU|alu_result~54_combout ;
wire \CPU|Add1~39_combout ;
wire \CPU|alu_result~57_combout ;
wire \CPU|ShiftRight0~129_combout ;
wire \CPU|Add1~42_combout ;
wire \CPU|alu_result~66_combout ;
wire \CPU|alu_result~70_combout ;
wire \CPU|ShiftLeft0~61_combout ;
wire \CPU|ShiftLeft0~62_combout ;
wire \CPU|pc~24_combout ;
wire \CPU|alu_result~90_combout ;
wire \CPU|Add1~54_combout ;
wire \CPU|alu_result~91_combout ;
wire \CPU|ShiftLeft0~75_combout ;
wire \CPU|ShiftLeft0~76_combout ;
wire \CPU|alu_result~92_combout ;
wire \CPU|alu_result~106_combout ;
wire \CPU|Add1~63_combout ;
wire \CPU|ShiftRight0~136_combout ;
wire \CPU|ShiftLeft0~92_combout ;
wire \CPU|alu_result~120_combout ;
wire \CPU|Add1~69_combout ;
wire \CPU|ShiftLeft0~98_combout ;
wire \CPU|Add1~72_combout ;
wire \CPU|alu_result~133_combout ;
wire \CPU|Add1~75_combout ;
wire \CPU|pc~40_combout ;
wire \CPU|alu_result~146_combout ;
wire \CPU|alu_result~154_combout ;
wire \CPU|alu_result~161_combout ;
wire \CPU|ShiftLeft0~116_combout ;
wire \CPU|ShiftLeft0~117_combout ;
wire \CPU|alu_result~162_combout ;
wire \CPU|ShiftLeft0~125_combout ;
wire \CPU|alu_result~190_combout ;
wire \CPU|ShiftLeft0~130_combout ;
wire \CPU|ShiftLeft0~131_combout ;
wire \CPU|Add1~96_combout ;
wire \CPU|ShiftLeft0~134_combout ;
wire \CPU|alu_result~214_combout ;
wire \CPU|alu_result~215_combout ;
wire \CPU|Add1~99_combout ;
wire \CPU|alu_result~222_combout ;
wire \CPU|alu_result~224_combout ;
wire \CPU|alu_result~225_combout ;
wire \CPU|Add1~105_combout ;
wire \CPU|Equal0~1_combout ;
wire \CPU|Selector34~0_combout ;
wire \CPU|Selector34~1_combout ;
wire \CPU|Selector34~2_combout ;
wire \CPU|Selector34~3_combout ;
wire \CPU|state~14_combout ;
wire \MEM|always0~0_combout ;
wire \CPU|Add1~109_combout ;
wire \CPU|ShiftLeft0~145_combout ;
wire \CPU|ShiftLeft0~147_combout ;
wire \CPU|Add1~116_combout ;
wire \CPU|ShiftLeft0~150_combout ;
wire \CPU|ShiftLeft0~153_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \RST~combout ;
wire \CPU|state~12_combout ;
wire \CPU|state.001~regout ;
wire \CPU|state~11_combout ;
wire \CPU|state.010~regout ;
wire \CPU|Equal3~0_combout ;
wire \CPU|Equal0~2_combout ;
wire \init~combout ;
wire \Address_MUX[3]~3_combout ;
wire \CPU|op~12_combout ;
wire \CPU|op~8_combout ;
wire \CPU|reg_or_imm_save~regout ;
wire \CPU|alu_in_B[1]~31_combout ;
wire \CPU|reg_in[2]~30_combout ;
wire \CPU|op~14_combout ;
wire \CPU|alu_result_save[3]~14_combout ;
wire \CPU|reg_in[4]~28_combout ;
wire \CPU|reg_in[6]~26_combout ;
wire \CPU|reg_in[7]~25_combout ;
wire \CPU|alu_result~17_combout ;
wire \CPU|op~10_combout ;
wire \CPU|op~13_combout ;
wire \CPU|Equal6~0_combout ;
wire \CPU|alu_in_B[10]~22_combout ;
wire \CPU|Add1~51_combout ;
wire \CPU|Add1~48_combout ;
wire \CPU|alu_in_B[13]~19_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a25 ;
wire \CPU|reg_in[15]~17_combout ;
wire \CPU|alu_result~125_combout ;
wire \CPU|alu_result_save[12]~23_combout ;
wire \CPU|alu_result~139_combout ;
wire \CPU|alu_result_save[21]~30_combout ;
wire \CPU|alu_result_save[7]~20_combout ;
wire \CPU|alu_result_save[21]~31_combout ;
wire \CPU|Equal6~1_combout ;
wire \CPU|Add1~108_combout ;
wire \CPU|reg_in[20]~12_combout ;
wire \CPU|reg_in[24]~8_combout ;
wire \CPU|reg_in[26]~6_combout ;
wire \CPU|Equal6~3_combout ;
wire \CPU|alu_result~221_combout ;
wire \CPU|alu_result~240_combout ;
wire \CPU|alu_in_B[30]~2_combout ;
wire \CPU|Add1~102_combout ;
wire \CPU|Add1~115_combout ;
wire \CPU|Add1~114_combout ;
wire \CPU|Add1~113_combout ;
wire \CPU|Add1~112_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ;
wire \CPU|alu_in_B[31]~1_combout ;
wire \CPU|alu_result~231_combout ;
wire \CPU|alu_result_save[31]~36_combout ;
wire \CPU|ShiftLeft0~39_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ;
wire \CPU|ShiftLeft0~135_combout ;
wire \CPU|ShiftLeft0~154_combout ;
wire \CPU|alu_result~232_combout ;
wire \CPU|alu_result~233_combout ;
wire \CPU|alu_result_save[21]~28_combout ;
wire \CPU|alu_result_save[31]~37_combout ;
wire \CPU|ShiftRight0~82_combout ;
wire \CPU|ShiftRight0~137_combout ;
wire \CPU|alu_in_B[5]~27_combout ;
wire \CPU|alu_in_B[4]~28_combout ;
wire \CPU|ShiftLeft0~57_combout ;
wire \CPU|ShiftLeft0~91_combout ;
wire \CPU|alu_in_B[2]~30_combout ;
wire \CPU|alu_in_B[3]~29_combout ;
wire \CPU|ShiftLeft0~43_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|alu_in_B[0]~0_combout ;
wire \CPU|ShiftLeft0~42_combout ;
wire \CPU|ShiftLeft0~90_combout ;
wire \CPU|ShiftLeft0~95_combout ;
wire \CPU|alu_result~234_combout ;
wire \CPU|alu_result~235_combout ;
wire \CPU|Add1~104 ;
wire \CPU|Add1~106_combout ;
wire \CPU|alu_result~236_combout ;
wire \CPU|alu_result~237_combout ;
wire \CPU|alu_result~238_combout ;
wire \CPU|reg_in[31]~1_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ;
wire \CPU|Add1~110_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ;
wire \CPU|Add1~79 ;
wire \CPU|Add1~81 ;
wire \CPU|Add1~83 ;
wire \CPU|Add1~85 ;
wire \CPU|Add1~87 ;
wire \CPU|Add1~89 ;
wire \CPU|Add1~91 ;
wire \CPU|Add1~93 ;
wire \CPU|Add1~95 ;
wire \CPU|Add1~98 ;
wire \CPU|Add1~101 ;
wire \CPU|Add1~103_combout ;
wire \CPU|alu_result~223_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ;
wire \CPU|ShiftLeft0~105_combout ;
wire \CPU|ShiftLeft0~115_combout ;
wire \CPU|ShiftLeft0~118_combout ;
wire \CPU|ShiftLeft0~119_combout ;
wire \CPU|ShiftLeft0~106_combout ;
wire \CPU|ShiftLeft0~120_combout ;
wire \CPU|ShiftLeft0~141_combout ;
wire \CPU|alu_result_save[21]~29_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ;
wire \CPU|alu_in_B[14]~18_combout ;
wire \CPU|ShiftLeft0~87_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ;
wire \CPU|alu_in_B[11]~21_combout ;
wire \CPU|ShiftLeft0~86_combout ;
wire \CPU|alu_in_B[7]~25_combout ;
wire \CPU|ShiftLeft0~69_combout ;
wire \CPU|ShiftLeft0~70_combout ;
wire \CPU|ShiftLeft0~88_combout ;
wire \CPU|ShiftLeft0~40_combout ;
wire \CPU|ShiftLeft0~41_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ;
wire \CPU|alu_in_B[6]~26_combout ;
wire \CPU|ShiftLeft0~53_combout ;
wire \CPU|ShiftLeft0~54_combout ;
wire \CPU|ShiftLeft0~85_combout ;
wire \CPU|ShiftLeft0~89_combout ;
wire \CPU|alu_result~226_combout ;
wire \CPU|alu_result~227_combout ;
wire \CPU|alu_result~228_combout ;
wire \CPU|alu_result~229_combout ;
wire \CPU|alu_result~230_combout ;
wire \CPU|reg_in[30]~2_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ;
wire \CPU|alu_result_save[3]~12_combout ;
wire \CPU|alu_result~213_combout ;
wire \CPU|alu_result_save[28]~33_combout ;
wire \CPU|ShiftLeft0~49_combout ;
wire \CPU|ShiftLeft0~50_combout ;
wire \CPU|ShiftLeft0~51_combout ;
wire \CPU|ShiftLeft0~65_combout ;
wire \CPU|ShiftLeft0~66_combout ;
wire \CPU|ShiftLeft0~82_combout ;
wire \CPU|ShiftLeft0~81_combout ;
wire \CPU|ShiftLeft0~83_combout ;
wire \CPU|ShiftLeft0~84_combout ;
wire \CPU|alu_result_save[28]~34_combout ;
wire \CPU|alu_in_B[15]~32_combout ;
wire \CPU|ShiftRight0~63_combout ;
wire \CPU|ShiftRight0~62_combout ;
wire \CPU|ShiftRight0~64_combout ;
wire \CPU|ShiftRight0~153_combout ;
wire \CPU|Add1~100_combout ;
wire \CPU|alu_result~216_combout ;
wire \CPU|alu_result~217_combout ;
wire \CPU|alu_result~218_combout ;
wire \CPU|alu_result~219_combout ;
wire \CPU|alu_result~220_combout ;
wire \CPU|reg_in[29]~3_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ;
wire \CPU|alu_result_save[3]~13_combout ;
wire \CPU|alu_result~205_combout ;
wire \CPU|alu_result_save[3]~8_combout ;
wire \CPU|ShiftLeft0~132_combout ;
wire \CPU|ShiftLeft0~151_combout ;
wire \CPU|ShiftLeft0~124_combout ;
wire \CPU|ShiftLeft0~144_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ;
wire \CPU|ShiftLeft0~133_combout ;
wire \CPU|ShiftLeft0~152_combout ;
wire \CPU|alu_result~206_combout ;
wire \CPU|alu_result~207_combout ;
wire \CPU|ShiftLeft0~78_combout ;
wire \CPU|ShiftLeft0~77_combout ;
wire \CPU|ShiftLeft0~79_combout ;
wire \CPU|ShiftLeft0~45_combout ;
wire \CPU|ShiftLeft0~46_combout ;
wire \CPU|ShiftLeft0~47_combout ;
wire \CPU|ShiftLeft0~80_combout ;
wire \CPU|ShiftRight0~34_combout ;
wire \CPU|ShiftRight0~35_combout ;
wire \CPU|ShiftRight0~36_combout ;
wire \CPU|ShiftRight0~152_combout ;
wire \CPU|alu_result_save[28]~35_combout ;
wire \CPU|Add1~97_combout ;
wire \CPU|alu_result~208_combout ;
wire \CPU|alu_result~209_combout ;
wire \CPU|alu_result~210_combout ;
wire \CPU|alu_result~211_combout ;
wire \CPU|alu_result~212_combout ;
wire \CPU|reg_in[28]~4_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ;
wire \CPU|alu_result~202_combout ;
wire \CPU|ShiftRight0~106_combout ;
wire \CPU|ShiftRight0~105_combout ;
wire \CPU|ShiftRight0~107_combout ;
wire \CPU|ShiftRight0~135_combout ;
wire \CPU|alu_result_save[7]~15_combout ;
wire \CPU|Add1~94_combout ;
wire \CPU|alu_result_save[7]~16_combout ;
wire \CPU|ShiftLeft0~121_combout ;
wire \CPU|ShiftLeft0~122_combout ;
wire \CPU|ShiftLeft0~149_combout ;
wire \CPU|alu_result~22_combout ;
wire \CPU|ShiftLeft0~108_combout ;
wire \CPU|ShiftLeft0~109_combout ;
wire \CPU|ShiftLeft0~110_combout ;
wire \CPU|ShiftLeft0~140_combout ;
wire \CPU|ShiftLeft0~93_combout ;
wire \CPU|ShiftLeft0~111_combout ;
wire \CPU|alu_result~199_combout ;
wire \CPU|alu_result~200_combout ;
wire \CPU|alu_result~201_combout ;
wire \CPU|alu_result~203_combout ;
wire \CPU|alu_result_save[27]~7_combout ;
wire \CPU|alu_result~204_combout ;
wire \CPU|alu_result_save[27]~19_combout ;
wire \CPU|alu_result_save[7]~17_combout ;
wire \CPU|alu_result_save[27]~21_combout ;
wire \CPU|alu_result_save[27]~32_combout ;
wire \CPU|reg_in[27]~5_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ;
wire \CPU|Equal12~29_combout ;
wire \CPU|ShiftRight0~65_combout ;
wire \CPU|ShiftRight0~66_combout ;
wire \CPU|ShiftRight0~67_combout ;
wire \CPU|ShiftRight0~133_combout ;
wire \CPU|Add1~90_combout ;
wire \CPU|ShiftLeft0~38_combout ;
wire \CPU|ShiftLeft0~67_combout ;
wire \CPU|ShiftLeft0~68_combout ;
wire \CPU|ShiftLeft0~126_combout ;
wire \CPU|ShiftLeft0~127_combout ;
wire \CPU|ShiftLeft0~146_combout ;
wire \CPU|ShiftLeft0~102_combout ;
wire \CPU|ShiftLeft0~101_combout ;
wire \CPU|ShiftLeft0~103_combout ;
wire \CPU|ShiftLeft0~104_combout ;
wire \CPU|alu_result~187_combout ;
wire \CPU|alu_result~188_combout ;
wire \CPU|alu_result~189_combout ;
wire \CPU|alu_result~191_combout ;
wire \CPU|alu_result_save[25]~5_combout ;
wire \CPU|alu_result~192_combout ;
wire \CPU|reg_in[25]~7_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ;
wire \CPU|alu_in_B[23]~9_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ;
wire \CPU|alu_result~174_combout ;
wire \CPU|Equal12~26_combout ;
wire \CPU|Add1~86_combout ;
wire \CPU|ShiftLeft0~73_combout ;
wire \CPU|ShiftLeft0~74_combout ;
wire \CPU|ShiftLeft0~94_combout ;
wire \CPU|ShiftRight0~130_combout ;
wire \CPU|ShiftLeft0~58_combout ;
wire \CPU|ShiftLeft0~59_combout ;
wire \CPU|ShiftLeft0~56_combout ;
wire \CPU|ShiftLeft0~60_combout ;
wire \CPU|ShiftLeft0~123_combout ;
wire \CPU|ShiftLeft0~142_combout ;
wire \CPU|alu_result~176_combout ;
wire \CPU|alu_result~177_combout ;
wire \CPU|alu_result~175_combout ;
wire \CPU|alu_result~178_combout ;
wire \CPU|alu_result~179_combout ;
wire \CPU|alu_result~180_combout ;
wire \CPU|reg_in[23]~9_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ;
wire \CPU|Add1~111_combout ;
wire \CPU|Add1~84_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ;
wire \CPU|alu_result~168_combout ;
wire \CPU|alu_result~169_combout ;
wire \CPU|ShiftRight0~89_combout ;
wire \CPU|ShiftRight0~123_combout ;
wire \CPU|ShiftRight0~96_combout ;
wire \CPU|ShiftRight0~97_combout ;
wire \CPU|ShiftRight0~91_combout ;
wire \CPU|ShiftRight0~124_combout ;
wire \CPU|ShiftRight0~125_combout ;
wire \CPU|ShiftRight0~126_combout ;
wire \CPU|alu_result~170_combout ;
wire \CPU|alu_result~171_combout ;
wire \CPU|alu_result~172_combout ;
wire \CPU|alu_result~167_combout ;
wire \CPU|alu_result~173_combout ;
wire \CPU|reg_in[22]~10_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ;
wire \CPU|alu_result~160_combout ;
wire \CPU|Add1~82_combout ;
wire \CPU|ShiftRight0~37_combout ;
wire \CPU|ShiftRight0~70_combout ;
wire \CPU|ShiftRight0~71_combout ;
wire \CPU|ShiftRight0~118_combout ;
wire \CPU|ShiftRight0~119_combout ;
wire \CPU|ShiftRight0~144_combout ;
wire \CPU|ShiftRight0~120_combout ;
wire \CPU|alu_result~163_combout ;
wire \CPU|alu_result~164_combout ;
wire \CPU|alu_result~165_combout ;
wire \CPU|alu_result~166_combout ;
wire \CPU|reg_in[21]~11_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ;
wire \CPU|alu_in_B[15]~17_combout ;
wire \CPU|Add1~66_combout ;
wire \CPU|Add1~60_combout ;
wire \CPU|Add1~57_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|Add1~53 ;
wire \CPU|Add1~56 ;
wire \CPU|Add1~59 ;
wire \CPU|Add1~62 ;
wire \CPU|Add1~65 ;
wire \CPU|Add1~68 ;
wire \CPU|Add1~71 ;
wire \CPU|Add1~74 ;
wire \CPU|Add1~77 ;
wire \CPU|Add1~78_combout ;
wire \CPU|alu_result~147_combout ;
wire \CPU|ShiftRight0~42_combout ;
wire \CPU|ShiftRight0~108_combout ;
wire \CPU|ShiftRight0~94_combout ;
wire \CPU|ShiftRight0~38_combout ;
wire \CPU|ShiftRight0~109_combout ;
wire \CPU|ShiftRight0~110_combout ;
wire \CPU|ShiftRight0~111_combout ;
wire \CPU|ShiftLeft0~137_combout ;
wire \CPU|alu_result~148_combout ;
wire \CPU|alu_result~149_combout ;
wire \CPU|alu_result~150_combout ;
wire \CPU|alu_result~151_combout ;
wire \CPU|alu_result~152_combout ;
wire \CPU|reg_in[19]~13_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ;
wire \CPU|Equal12~20_combout ;
wire \CPU|Add1~76_combout ;
wire \CPU|alu_result~140_combout ;
wire \CPU|ShiftLeft0~139_combout ;
wire \CPU|ShiftLeft0~107_combout ;
wire \CPU|ShiftLeft0~71_combout ;
wire \CPU|alu_result~141_combout ;
wire \CPU|ShiftLeft0~136_combout ;
wire \CPU|alu_result~142_combout ;
wire \CPU|alu_result~143_combout ;
wire \CPU|alu_result~144_combout ;
wire \CPU|alu_result~145_combout ;
wire \CPU|reg_in[18]~14_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ;
wire \CPU|alu_result~132_combout ;
wire \CPU|Equal12~19_combout ;
wire \CPU|ShiftLeft0~138_combout ;
wire \CPU|ShiftRight0~73_combout ;
wire \CPU|alu_result~134_combout ;
wire \CPU|alu_result~135_combout ;
wire \CPU|alu_result~136_combout ;
wire \CPU|alu_result~137_combout ;
wire \CPU|alu_result~138_combout ;
wire \CPU|reg_in[17]~15_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ;
wire \CPU|Equal12~18_combout ;
wire \CPU|alu_result~126_combout ;
wire \CPU|ShiftRight0~41_combout ;
wire \CPU|ShiftRight0~43_combout ;
wire \CPU|ShiftRight0~45_combout ;
wire \CPU|ShiftRight0~44_combout ;
wire \CPU|ShiftRight0~46_combout ;
wire \CPU|ShiftRight0~47_combout ;
wire \CPU|ShiftRight0~39_combout ;
wire \CPU|ShiftRight0~40_combout ;
wire \CPU|ShiftRight0~138_combout ;
wire \CPU|ShiftLeft0~96_combout ;
wire \CPU|ShiftLeft0~97_combout ;
wire \CPU|ShiftLeft0~99_combout ;
wire \CPU|ShiftLeft0~100_combout ;
wire \CPU|ShiftLeft0~63_combout ;
wire \CPU|alu_result~127_combout ;
wire \CPU|alu_result~128_combout ;
wire \CPU|alu_result~129_combout ;
wire \CPU|alu_result~130_combout ;
wire \CPU|alu_result~131_combout ;
wire \CPU|reg_in[16]~16_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|alu_result~111_combout ;
wire \CPU|Add1~64_combout ;
wire \CPU|alu_result~112_combout ;
wire \CPU|alu_result_save[12]~24_combout ;
wire \CPU|ShiftRight0~154_combout ;
wire \CPU|ShiftRight0~84_combout ;
wire \CPU|ShiftRight0~83_combout ;
wire \CPU|ShiftRight0~85_combout ;
wire \CPU|ShiftRight0~121_combout ;
wire \CPU|ShiftRight0~122_combout ;
wire \CPU|alu_result~113_combout ;
wire \CPU|alu_result~114_combout ;
wire \CPU|alu_result~115_combout ;
wire \CPU|Equal12~15_combout ;
wire \CPU|alu_result~116_combout ;
wire \CPU|alu_result~117_combout ;
wire \CPU|reg_in[14]~18_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ;
wire \CPU|Mem_Bus[25]~58_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|alu_result~104_combout ;
wire \CPU|Equal12~14_combout ;
wire \CPU|alu_result_save[12]~25_combout ;
wire \CPU|alu_result~107_combout ;
wire \CPU|alu_result~105_combout ;
wire \CPU|alu_result~108_combout ;
wire \CPU|alu_result~109_combout ;
wire \CPU|alu_result~110_combout ;
wire \CPU|reg_in[13]~19_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 ;
wire \CPU|alu_in_B[12]~20_combout ;
wire \CPU|alu_result~97_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|Equal12~13_combout ;
wire \CPU|alu_result~98_combout ;
wire \CPU|ShiftRight0~114_combout ;
wire \CPU|ShiftRight0~142_combout ;
wire \CPU|ShiftRight0~112_combout ;
wire \CPU|ShiftRight0~49_combout ;
wire \CPU|ShiftRight0~48_combout ;
wire \CPU|ShiftRight0~50_combout ;
wire \CPU|ShiftRight0~113_combout ;
wire \CPU|alu_result~99_combout ;
wire \CPU|alu_result~100_combout ;
wire \CPU|alu_result~101_combout ;
wire \CPU|alu_result~102_combout ;
wire \CPU|alu_result~103_combout ;
wire \CPU|reg_in[12]~20_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a24 ;
wire \CPU|Mem_Bus[24]~57_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a12 ;
wire \CPU|Mem_Bus[12]~45_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a11 ;
wire \CPU|Mem_Bus[11]~44_combout ;
wire \CPU|reg_in[11]~21_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ;
wire \CPU|Mem_Bus[8]~41_combout ;
wire \CPU|alu_in_B[8]~24_combout ;
wire \CPU|Add1~45_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|Add1~30_combout ;
wire \CPU|Add1~27_combout ;
wire \CPU|Add1~24_combout ;
wire \CPU|Add1~19_combout ;
wire \CPU|Add1~21_cout ;
wire \CPU|Add1~23 ;
wire \CPU|Add1~26 ;
wire \CPU|Add1~29 ;
wire \CPU|Add1~32 ;
wire \CPU|Add1~35 ;
wire \CPU|Add1~38 ;
wire \CPU|Add1~41 ;
wire \CPU|Add1~44 ;
wire \CPU|Add1~47 ;
wire \CPU|Add1~50 ;
wire \CPU|Add1~52_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|alu_result~83_combout ;
wire \CPU|ShiftRight0~92_combout ;
wire \CPU|ShiftRight0~90_combout ;
wire \CPU|ShiftRight0~93_combout ;
wire \CPU|ShiftRight0~134_combout ;
wire \CPU|ShiftRight0~95_combout ;
wire \CPU|ShiftRight0~98_combout ;
wire \CPU|ShiftRight0~150_combout ;
wire \CPU|ShiftRight0~77_combout ;
wire \CPU|ShiftRight0~86_combout ;
wire \CPU|ShiftRight0~87_combout ;
wire \CPU|ShiftRight0~88_combout ;
wire \CPU|alu_result~84_combout ;
wire \CPU|ShiftLeft0~72_combout ;
wire \CPU|alu_result~85_combout ;
wire \CPU|alu_result~86_combout ;
wire \CPU|alu_result~87_combout ;
wire \CPU|alu_result~88_combout ;
wire \CPU|alu_result~89_combout ;
wire \CPU|reg_in[10]~22_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a9 ;
wire \CPU|Mem_Bus[9]~42_combout ;
wire \CPU|alu_in_B[9]~23_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|alu_result~76_combout ;
wire \CPU|Equal12~9_combout ;
wire \CPU|Add1~49_combout ;
wire \CPU|ShiftRight0~149_combout ;
wire \CPU|ShiftRight0~75_combout ;
wire \CPU|ShiftRight0~74_combout ;
wire \CPU|ShiftRight0~76_combout ;
wire \CPU|ShiftRight0~51_combout ;
wire \CPU|ShiftRight0~78_combout ;
wire \CPU|ShiftRight0~79_combout ;
wire \CPU|alu_result~78_combout ;
wire \CPU|alu_result~79_combout ;
wire \CPU|alu_result~77_combout ;
wire \CPU|alu_result~80_combout ;
wire \CPU|alu_result~81_combout ;
wire \CPU|alu_result~82_combout ;
wire \CPU|reg_in[9]~23_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a10 ;
wire \CPU|Mem_Bus[10]~43_combout ;
wire \CPU|alu_result_save[12]~26_combout ;
wire \CPU|alu_result_save[12]~27_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|Equal12~8_combout ;
wire \CPU|Add1~46_combout ;
wire \CPU|ShiftLeft0~64_combout ;
wire \CPU|ShiftRight0~132_combout ;
wire \CPU|ShiftRight0~148_combout ;
wire \CPU|ShiftRight0~52_combout ;
wire \CPU|ShiftRight0~53_combout ;
wire \CPU|ShiftRight0~54_combout ;
wire \CPU|ShiftRight0~131_combout ;
wire \CPU|ShiftRight0~147_combout ;
wire \CPU|alu_result~71_combout ;
wire \CPU|alu_result~72_combout ;
wire \CPU|alu_result~73_combout ;
wire \CPU|alu_result~74_combout ;
wire \CPU|alu_result~69_combout ;
wire \CPU|alu_result~75_combout ;
wire \CPU|reg_in[8]~24_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a7 ;
wire \CPU|Mem_Bus[7]~40_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a6 ;
wire \CPU|Mem_Bus[6]~39_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a5 ;
wire \CPU|Mem_Bus[5]~38_combout ;
wire \CPU|reg_in[5]~27_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a4 ;
wire \CPU|Mem_Bus[4]~37_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a23 ;
wire \CPU|Mem_Bus[23]~56_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|alu_result~37_combout ;
wire \CPU|ShiftRight0~140_combout ;
wire \CPU|ShiftRight0~100_combout ;
wire \CPU|ShiftRight0~59_combout ;
wire \CPU|alu_result~38_combout ;
wire \CPU|ShiftRight0~102_combout ;
wire \CPU|ShiftRight0~141_combout ;
wire \CPU|ShiftRight0~103_combout ;
wire \CPU|ShiftRight0~104_combout ;
wire \CPU|ShiftRight0~139_combout ;
wire \CPU|alu_result~39_combout ;
wire \CPU|alu_result_save[3]~10_combout ;
wire \CPU|Add1~31_combout ;
wire \CPU|alu_result~40_combout ;
wire \CPU|alu_result~41_combout ;
wire \CPU|alu_result~42_combout ;
wire \CPU|alu_result~43_combout ;
wire \CPU|alu_result~44_combout ;
wire \CPU|reg_in[3]~29_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a3 ;
wire \CPU|Mem_Bus[3]~36_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a22 ;
wire \CPU|Mem_Bus[22]~55_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU|alu_result~25_combout ;
wire \CPU|alu_result~26_combout ;
wire \CPU|alu_result~27_combout ;
wire \CPU|ShiftRight0~60_combout ;
wire \CPU|ShiftRight0~61_combout ;
wire \CPU|alu_result~18_combout ;
wire \CPU|alu_result~19_combout ;
wire \CPU|alu_result~20_combout ;
wire \CPU|alu_result~21_combout ;
wire \CPU|alu_result~23_combout ;
wire \CPU|alu_result~24_combout ;
wire \CPU|alu_result~239_combout ;
wire \CPU|alu_result~28_combout ;
wire \CPU|reg_in[1]~31_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a20 ;
wire \CPU|Mem_Bus[20]~53_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a19 ;
wire \CPU|Mem_Bus[19]~52_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a18 ;
wire \CPU|Mem_Bus[18]~51_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a16 ;
wire \CPU|Mem_Bus[16]~49_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a2 ;
wire \CPU|Mem_Bus[2]~35_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a21 ;
wire \CPU|Mem_Bus[21]~54_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|Add1~40_combout ;
wire \CPU|alu_result~58_combout ;
wire \CPU|ShiftLeft0~55_combout ;
wire \CPU|alu_result~59_combout ;
wire \CPU|alu_result~60_combout ;
wire \CPU|alu_result~61_combout ;
wire \CPU|alu_result_save[6]~2_combout ;
wire \CPU|alu_result~62_combout ;
wire \CPU|alu_result_save[7]~22_combout ;
wire \CPU|Add3~0_combout ;
wire \CPU|pc~2_combout ;
wire \CPU|nxt_state~6_combout ;
wire \CPU|Equal13~0_combout ;
wire \CPU|Equal13~1_combout ;
wire \CPU|state~13_combout ;
wire \CPU|state.011~regout ;
wire \CPU|pc[21]~3_combout ;
wire \CPU|pc[21]~5_combout ;
wire \CPU|Add0~1 ;
wire \CPU|Add0~3 ;
wire \CPU|Add0~4_combout ;
wire \CPU|pc~8_combout ;
wire \CPU|pc~9_combout ;
wire \CPU|Add0~5 ;
wire \CPU|Add0~6_combout ;
wire \CPU|pc~10_combout ;
wire \CPU|pc~11_combout ;
wire \CPU|Add0~7 ;
wire \CPU|Add0~9 ;
wire \CPU|Add0~10_combout ;
wire \CPU|pc~14_combout ;
wire \CPU|Add3~1 ;
wire \CPU|Add3~3 ;
wire \CPU|Add3~5 ;
wire \CPU|Add3~7 ;
wire \CPU|Add3~8_combout ;
wire \CPU|Add0~8_combout ;
wire \CPU|pc~12_combout ;
wire \CPU|pc~13_combout ;
wire \CPU|Add3~9 ;
wire \CPU|Add3~10_combout ;
wire \CPU|pc~15_combout ;
wire \CPU|Add3~11 ;
wire \CPU|Add3~12_combout ;
wire \CPU|Add0~11 ;
wire \CPU|Add0~12_combout ;
wire \CPU|pc~16_combout ;
wire \CPU|pc~17_combout ;
wire \CPU|ADDR[6]~6_combout ;
wire \Address_MUX[6]~6_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a15 ;
wire \CPU|Mem_Bus[15]~48_combout ;
wire \CPU|dr[4]~4_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ;
wire \CPU|Equal12~3_combout ;
wire \CPU|ShiftLeft0~52_combout ;
wire \CPU|alu_result~53_combout ;
wire \CPU|ShiftRight0~116_combout ;
wire \CPU|ShiftRight0~117_combout ;
wire \CPU|alu_result~51_combout ;
wire \CPU|alu_result~52_combout ;
wire \CPU|alu_result~55_combout ;
wire \CPU|alu_result_save[5]~1_combout ;
wire \CPU|alu_result~56_combout ;
wire \CPU|ADDR[5]~5_combout ;
wire \Address_MUX[5]~5_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a14 ;
wire \CPU|Mem_Bus[14]~47_combout ;
wire \CPU|dr[3]~3_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a13 ;
wire \CPU|Mem_Bus[13]~46_combout ;
wire \CPU|dr[2]~2_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a1 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a1 ;
wire \CPU|Mem_Bus[1]~34_combout ;
wire \CPU|op~11_combout ;
wire \CPU|alu_result_save[7]~18_combout ;
wire \CPU|alu_result~48_combout ;
wire \CPU|ShiftLeft0~48_combout ;
wire \CPU|ShiftRight0~55_combout ;
wire \CPU|ShiftRight0~56_combout ;
wire \CPU|ShiftRight0~57_combout ;
wire \CPU|alu_result~45_combout ;
wire \CPU|ShiftRight0~143_combout ;
wire \CPU|ShiftRight0~115_combout ;
wire \CPU|alu_result~46_combout ;
wire \CPU|alu_result~47_combout ;
wire \CPU|alu_result~49_combout ;
wire \CPU|alu_result_save[4]~0_combout ;
wire \CPU|alu_result~50_combout ;
wire \CPU|ADDR[4]~4_combout ;
wire \Address_MUX[4]~4_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a17 ;
wire \CPU|Mem_Bus[17]~50_combout ;
wire \CPU|dr[1]~1_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a26 ;
wire \CPU|Mem_Bus[26]~59_combout ;
wire \CPU|Equal1~0_combout ;
wire \CPU|op~9_combout ;
wire \CPU|alu_result~29_combout ;
wire \CPU|alu_result_save[3]~9_combout ;
wire \CPU|ShiftRight0~81_combout ;
wire \CPU|ShiftRight0~58_combout ;
wire \CPU|alu_result~30_combout ;
wire \CPU|alu_result~31_combout ;
wire \CPU|Add1~28_combout ;
wire \CPU|alu_result~32_combout ;
wire \CPU|alu_result~33_combout ;
wire \CPU|alu_result~34_combout ;
wire \CPU|alu_result~35_combout ;
wire \CPU|alu_result~36_combout ;
wire \CPU|ADDR[2]~2_combout ;
wire \Address_MUX[2]~2_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a27 ;
wire \CPU|Mem_Bus[27]~60_combout ;
wire \CPU|Equal2~0_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|Equal12~16_combout ;
wire \CPU|Equal12~17_combout ;
wire \CPU|Equal12~10_combout ;
wire \CPU|Equal12~12_combout ;
wire \CPU|Equal12~5_combout ;
wire \CPU|Equal12~4_combout ;
wire \CPU|Equal12~6_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|Equal12~0_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU|Equal12~1_combout ;
wire \CPU|Equal12~7_combout ;
wire \CPU|Equal12~37_combout ;
wire \CPU|always0~0_combout ;
wire \CPU|pc[21]~0_combout ;
wire \CPU|pc~6_combout ;
wire \CPU|Add3~2_combout ;
wire \CPU|pc~7_combout ;
wire \CPU|ADDR[1]~1_combout ;
wire \Address_MUX[1]~1_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a28 ;
wire \CPU|Mem_Bus[28]~61_combout ;
wire \CPU|Selector33~0_combout ;
wire \CPU|nxt_state~7_combout ;
wire \CPU|state~10_combout ;
wire \CPU|state.000~regout ;
wire \CPU|Add1~22_combout ;
wire \CPU|alu_result~5_combout ;
wire \CPU|alu_result~7_combout ;
wire \CPU|alu_result~8_combout ;
wire \CPU|alu_result~10_combout ;
wire \CPU|alu_result~11_combout ;
wire \CPU|alu_result~12_combout ;
wire \CPU|alu_result~13_combout ;
wire \CPU|alu_result~14_combout ;
wire \CPU|alu_in_B[29]~3_combout ;
wire \CPU|alu_in_B[28]~4_combout ;
wire \CPU|alu_in_B[26]~6_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ;
wire \CPU|alu_in_B[20]~12_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ;
wire \CPU|alu_in_B[18]~14_combout ;
wire \CPU|alu_in_B[16]~16_combout ;
wire \CPU|LessThan0~1_cout ;
wire \CPU|LessThan0~3_cout ;
wire \CPU|LessThan0~5_cout ;
wire \CPU|LessThan0~7_cout ;
wire \CPU|LessThan0~9_cout ;
wire \CPU|LessThan0~11_cout ;
wire \CPU|LessThan0~13_cout ;
wire \CPU|LessThan0~15_cout ;
wire \CPU|LessThan0~17_cout ;
wire \CPU|LessThan0~19_cout ;
wire \CPU|LessThan0~21_cout ;
wire \CPU|LessThan0~23_cout ;
wire \CPU|LessThan0~25_cout ;
wire \CPU|LessThan0~27_cout ;
wire \CPU|LessThan0~29_cout ;
wire \CPU|LessThan0~31_cout ;
wire \CPU|LessThan0~33_cout ;
wire \CPU|LessThan0~35_cout ;
wire \CPU|LessThan0~37_cout ;
wire \CPU|LessThan0~39_cout ;
wire \CPU|LessThan0~41_cout ;
wire \CPU|LessThan0~43_cout ;
wire \CPU|LessThan0~45_cout ;
wire \CPU|LessThan0~47_cout ;
wire \CPU|LessThan0~49_cout ;
wire \CPU|LessThan0~51_cout ;
wire \CPU|LessThan0~53_cout ;
wire \CPU|LessThan0~55_cout ;
wire \CPU|LessThan0~57_cout ;
wire \CPU|LessThan0~59_cout ;
wire \CPU|LessThan0~61_cout ;
wire \CPU|LessThan0~62_combout ;
wire \CPU|alu_result~9_combout ;
wire \CPU|alu_result~15_combout ;
wire \CPU|alu_result~16_combout ;
wire \CPU|ADDR[0]~0_combout ;
wire \Address_MUX[0]~0_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a31 ;
wire \CPU|Mem_Bus[31]~64_combout ;
wire \CPU|Equal0~0_combout ;
wire \CPU|dr[0]~0_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a30 ;
wire \CPU|Mem_Bus[30]~63_combout ;
wire \CPU|Equal18~0_combout ;
wire \CPU|Equal18~1_combout ;
wire \CPU|alu_or_mem_save~regout ;
wire \CPU|reg_in[0]~0_combout ;
wire \CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a29 ;
wire \CPU|Mem_Bus[29]~62_combout ;
wire \CPU|WE~0_combout ;
wire \CS_TB~combout ;
wire \CS_MUX~0_combout ;
wire \CS_MUX~1_combout ;
wire \MEM|Mem_Bus~0_combout ;
wire \MEM|RAM_rtl_2|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|Mem_Bus[0]~32_combout ;
wire \WE_TB~combout ;
wire \CPU|Mem_Bus[0]~33_combout ;
wire \CPU|ADDR[3]~3_combout ;
wire \CPU|ShiftRight0~127_combout ;
wire \CPU|ShiftRight0~145_combout ;
wire \CPU|alu_result~63_combout ;
wire \CPU|alu_result~64_combout ;
wire \CPU|alu_result~65_combout ;
wire \CPU|alu_result~67_combout ;
wire \CPU|alu_result_save[7]~3_combout ;
wire \CPU|alu_result~68_combout ;
wire \CPU|Add3~13 ;
wire \CPU|Add3~14_combout ;
wire \CPU|Add0~13 ;
wire \CPU|Add0~14_combout ;
wire \CPU|pc~18_combout ;
wire \CPU|pc~19_combout ;
wire \CPU|ADDR[7]~7_combout ;
wire \CPU|pc~20_combout ;
wire \CPU|Add3~15 ;
wire \CPU|Add3~16_combout ;
wire \CPU|pc~21_combout ;
wire \CPU|ADDR[8]~8_combout ;
wire \CPU|Add0~15 ;
wire \CPU|Add0~17 ;
wire \CPU|Add0~18_combout ;
wire \CPU|pc~22_combout ;
wire \CPU|Add3~17 ;
wire \CPU|Add3~18_combout ;
wire \CPU|pc~23_combout ;
wire \CPU|ADDR[9]~9_combout ;
wire \CPU|Add3~19 ;
wire \CPU|Add3~20_combout ;
wire \CPU|pc~25_combout ;
wire \CPU|ADDR[10]~10_combout ;
wire \CPU|Equal12~11_combout ;
wire \CPU|ShiftRight0~151_combout ;
wire \CPU|alu_result~93_combout ;
wire \CPU|alu_result~94_combout ;
wire \CPU|alu_result~95_combout ;
wire \CPU|alu_result~96_combout ;
wire \CPU|pc~26_combout ;
wire \CPU|pc~27_combout ;
wire \CPU|ADDR[11]~11_combout ;
wire \CPU|Add3~21 ;
wire \CPU|Add3~23 ;
wire \CPU|Add3~24_combout ;
wire \CPU|Add0~19 ;
wire \CPU|Add0~21 ;
wire \CPU|Add0~23 ;
wire \CPU|Add0~24_combout ;
wire \CPU|pc~28_combout ;
wire \CPU|pc~29_combout ;
wire \CPU|ADDR[12]~12_combout ;
wire \CPU|Add0~25 ;
wire \CPU|Add0~26_combout ;
wire \CPU|pc~30_combout ;
wire \CPU|pc~31_combout ;
wire \CPU|ADDR[13]~13_combout ;
wire \CPU|Add3~25 ;
wire \CPU|Add3~27 ;
wire \CPU|Add3~28_combout ;
wire \CPU|Add0~27 ;
wire \CPU|Add0~28_combout ;
wire \CPU|pc~32_combout ;
wire \CPU|pc~33_combout ;
wire \CPU|ADDR[14]~14_combout ;
wire \CPU|ShiftRight0~128_combout ;
wire \CPU|ShiftRight0~146_combout ;
wire \CPU|alu_result~121_combout ;
wire \CPU|alu_result~119_combout ;
wire \CPU|alu_result~122_combout ;
wire \CPU|Add1~67_combout ;
wire \CPU|alu_result~123_combout ;
wire \CPU|alu_result~118_combout ;
wire \CPU|alu_result~124_combout ;
wire \CPU|Add0~29 ;
wire \CPU|Add0~30_combout ;
wire \CPU|pc~34_combout ;
wire \CPU|pc~35_combout ;
wire \CPU|ADDR[15]~15_combout ;
wire \CPU|Add3~29 ;
wire \CPU|Add3~31 ;
wire \CPU|Add3~32_combout ;
wire \CPU|Add0~31 ;
wire \CPU|Add0~32_combout ;
wire \CPU|pc~36_combout ;
wire \CPU|pc~37_combout ;
wire \CPU|ADDR[16]~16_combout ;
wire \CPU|Add0~33 ;
wire \CPU|Add0~34_combout ;
wire \CPU|pc~38_combout ;
wire \CPU|pc~39_combout ;
wire \CPU|ADDR[17]~17_combout ;
wire \CPU|Add3~33 ;
wire \CPU|Add3~35 ;
wire \CPU|Add3~36_combout ;
wire \CPU|pc~41_combout ;
wire \CPU|ADDR[18]~18_combout ;
wire \CPU|Add3~37 ;
wire \CPU|Add3~38_combout ;
wire \CPU|Add0~35 ;
wire \CPU|Add0~37 ;
wire \CPU|Add0~38_combout ;
wire \CPU|pc~42_combout ;
wire \CPU|pc~43_combout ;
wire \CPU|ADDR[19]~19_combout ;
wire \CPU|alu_result~153_combout ;
wire \CPU|Equal12~23_combout ;
wire \CPU|ShiftLeft0~114_combout ;
wire \CPU|alu_result~155_combout ;
wire \CPU|alu_result~156_combout ;
wire \CPU|alu_result~157_combout ;
wire \CPU|Add1~80_combout ;
wire \CPU|alu_result~158_combout ;
wire \CPU|alu_result~159_combout ;
wire \CPU|pc~44_combout ;
wire \CPU|pc~45_combout ;
wire \CPU|ADDR[20]~20_combout ;
wire \CPU|Add0~39 ;
wire \CPU|Add0~41 ;
wire \CPU|Add0~42_combout ;
wire \CPU|pc~46_combout ;
wire \CPU|pc~47_combout ;
wire \CPU|ADDR[21]~21_combout ;
wire \CPU|Add3~39 ;
wire \CPU|Add3~41 ;
wire \CPU|Add3~43 ;
wire \CPU|Add3~44_combout ;
wire \CPU|Add0~43 ;
wire \CPU|Add0~44_combout ;
wire \CPU|pc~48_combout ;
wire \CPU|pc~49_combout ;
wire \CPU|ADDR[22]~22_combout ;
wire \CPU|Add3~45 ;
wire \CPU|Add3~46_combout ;
wire \CPU|Add0~45 ;
wire \CPU|Add0~46_combout ;
wire \CPU|pc~50_combout ;
wire \CPU|pc~51_combout ;
wire \CPU|ADDR[23]~23_combout ;
wire \CPU|Equal12~28_combout ;
wire \CPU|alu_result~184_combout ;
wire \CPU|Add1~88_combout ;
wire \CPU|ShiftLeft0~112_combout ;
wire \CPU|ShiftLeft0~113_combout ;
wire \CPU|ShiftLeft0~143_combout ;
wire \CPU|alu_result~181_combout ;
wire \CPU|alu_result~182_combout ;
wire \CPU|alu_result~183_combout ;
wire \CPU|alu_result~185_combout ;
wire \CPU|alu_result_save[24]~4_combout ;
wire \CPU|alu_result~186_combout ;
wire \CPU|pc~52_combout ;
wire \CPU|pc~53_combout ;
wire \CPU|ADDR[24]~24_combout ;
wire \CPU|Add0~47 ;
wire \CPU|Add0~49 ;
wire \CPU|Add0~50_combout ;
wire \CPU|pc~54_combout ;
wire \CPU|Add3~47 ;
wire \CPU|Add3~49 ;
wire \CPU|Add3~50_combout ;
wire \CPU|pc~55_combout ;
wire \CPU|ADDR[25]~25_combout ;
wire \CPU|Add0~51 ;
wire \CPU|Add0~52_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ;
wire \CPU|Add3~51 ;
wire \CPU|Add3~52_combout ;
wire \CPU|pc~56_combout ;
wire \CPU|pc~57_combout ;
wire \CPU|pc[26]~58_combout ;
wire \CPU|pc[26]~59_combout ;
wire \CPU|alu_result~196_combout ;
wire \CPU|ShiftLeft0~129_combout ;
wire \CPU|ShiftLeft0~128_combout ;
wire \CPU|ShiftLeft0~148_combout ;
wire \CPU|alu_result~193_combout ;
wire \CPU|alu_result~194_combout ;
wire \CPU|alu_result~195_combout ;
wire \CPU|alu_result~197_combout ;
wire \CPU|alu_result_save[26]~6_combout ;
wire \CPU|alu_result~198_combout ;
wire \CPU|ADDR[26]~26_combout ;
wire \CPU|Add0~53 ;
wire \CPU|Add0~54_combout ;
wire \CPU|Add3~53 ;
wire \CPU|Add3~54_combout ;
wire \CPU|pc~60_combout ;
wire \CPU|pc~61_combout ;
wire \CPU|ADDR[27]~27_combout ;
wire \CPU|Add0~55 ;
wire \CPU|Add0~56_combout ;
wire \CPU|Add3~55 ;
wire \CPU|Add3~56_combout ;
wire \CPU|pc~62_combout ;
wire \CPU|pc~63_combout ;
wire \CPU|ADDR[28]~28_combout ;
wire \CPU|Add0~57 ;
wire \CPU|Add0~58_combout ;
wire \CPU|Add3~57 ;
wire \CPU|Add3~58_combout ;
wire \CPU|pc~64_combout ;
wire \CPU|pc~65_combout ;
wire \CPU|ADDR[29]~29_combout ;
wire \CPU|Add0~59 ;
wire \CPU|Add0~60_combout ;
wire \CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ;
wire \CPU|Add3~59 ;
wire \CPU|Add3~60_combout ;
wire \CPU|pc~66_combout ;
wire \CPU|pc~67_combout ;
wire \CPU|ADDR[30]~30_combout ;
wire \CPU|Add0~61 ;
wire \CPU|Add0~62_combout ;
wire \CPU|Add3~61 ;
wire \CPU|Add3~62_combout ;
wire \CPU|pc~68_combout ;
wire \CPU|pc~69_combout ;
wire \CPU|ADDR[31]~31_combout ;
wire [31:0] \CPU|alu_result_save ;
wire [31:0] \CPU|instr ;
wire [5:0] \CPU|opsave ;
wire [31:0] \CPU|pc ;
wire [31:0] \AddressTB~combout ;

wire [31:0] \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a1  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a2  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a3  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a4  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a5  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a6  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a7  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a8  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a9  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a10  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a11  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a12  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a13  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a14  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a15  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a16  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a17  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a18  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a19  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a20  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a21  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a22  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a23  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a24  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a25  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a26  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a27  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a28  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a29  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a30  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \CPU|REG|REG_rtl_1|auto_generated|ram_block1a31  = \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \CPU|REG|REG_rtl_0|auto_generated|ram_block1a31  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \MEM|RAM_rtl_2|auto_generated|ram_block1a0~portbdataout  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a1  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a2  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a3  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a4  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a5  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a6  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a7  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a8  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a9  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a10  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a11  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a12  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a13  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a14  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a15  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a16  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a17  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a18  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a19  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a20  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a21  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a22  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a23  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a24  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a25  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a26  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a27  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a28  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a29  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a30  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM|RAM_rtl_2|auto_generated|ram_block1a31  = \MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \CPU|Add0~0 (
// Equation(s):
// \CPU|Add0~0_combout  = \CPU|pc [0] $ (VCC)
// \CPU|Add0~1  = CARRY(\CPU|pc [0])

	.dataa(vcc),
	.datab(\CPU|pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add0~0_combout ),
	.cout(\CPU|Add0~1 ));
// synopsys translate_off
defparam \CPU|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \CPU|Add1~25 (
// Equation(s):
// \CPU|Add1~25_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  $ (\CPU|Add1~24_combout  $ (\CPU|Add1~23 )))) # (GND)
// \CPU|Add1~26  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & ((!\CPU|Add1~23 ) # (!\CPU|Add1~24_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & (!\CPU|Add1~24_combout  & !\CPU|Add1~23 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\CPU|Add1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~23 ),
	.combout(\CPU|Add1~25_combout ),
	.cout(\CPU|Add1~26 ));
// synopsys translate_off
defparam \CPU|Add1~25 .lut_mask = 16'h962B;
defparam \CPU|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \CPU|Add0~2 (
// Equation(s):
// \CPU|Add0~2_combout  = (\CPU|pc [1] & (!\CPU|Add0~1 )) # (!\CPU|pc [1] & ((\CPU|Add0~1 ) # (GND)))
// \CPU|Add0~3  = CARRY((!\CPU|Add0~1 ) # (!\CPU|pc [1]))

	.dataa(\CPU|pc [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~1 ),
	.combout(\CPU|Add0~2_combout ),
	.cout(\CPU|Add0~3 ));
// synopsys translate_off
defparam \CPU|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneii_lcell_comb \CPU|Add3~4 (
// Equation(s):
// \CPU|Add3~4_combout  = ((\CPU|pc [2] $ (\CPU|instr [2] $ (!\CPU|Add3~3 )))) # (GND)
// \CPU|Add3~5  = CARRY((\CPU|pc [2] & ((\CPU|instr [2]) # (!\CPU|Add3~3 ))) # (!\CPU|pc [2] & (\CPU|instr [2] & !\CPU|Add3~3 )))

	.dataa(\CPU|pc [2]),
	.datab(\CPU|instr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~3 ),
	.combout(\CPU|Add3~4_combout ),
	.cout(\CPU|Add3~5 ));
// synopsys translate_off
defparam \CPU|Add3~4 .lut_mask = 16'h698E;
defparam \CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneii_lcell_comb \CPU|Add3~6 (
// Equation(s):
// \CPU|Add3~6_combout  = (\CPU|instr [3] & ((\CPU|pc [3] & (\CPU|Add3~5  & VCC)) # (!\CPU|pc [3] & (!\CPU|Add3~5 )))) # (!\CPU|instr [3] & ((\CPU|pc [3] & (!\CPU|Add3~5 )) # (!\CPU|pc [3] & ((\CPU|Add3~5 ) # (GND)))))
// \CPU|Add3~7  = CARRY((\CPU|instr [3] & (!\CPU|pc [3] & !\CPU|Add3~5 )) # (!\CPU|instr [3] & ((!\CPU|Add3~5 ) # (!\CPU|pc [3]))))

	.dataa(\CPU|instr [3]),
	.datab(\CPU|pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~5 ),
	.combout(\CPU|Add3~6_combout ),
	.cout(\CPU|Add3~7 ));
// synopsys translate_off
defparam \CPU|Add3~6 .lut_mask = 16'h9617;
defparam \CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \CPU|Add1~34 (
// Equation(s):
// \CPU|Add1~34_combout  = (\CPU|Add1~33_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & (!\CPU|Add1~32 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & ((\CPU|Add1~32 ) # (GND))))) # (!\CPU|Add1~33_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & (\CPU|Add1~32  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & (!\CPU|Add1~32 ))))
// \CPU|Add1~35  = CARRY((\CPU|Add1~33_combout  & ((!\CPU|Add1~32 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ))) # (!\CPU|Add1~33_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & !\CPU|Add1~32 )))

	.dataa(\CPU|Add1~33_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~32 ),
	.combout(\CPU|Add1~34_combout ),
	.cout(\CPU|Add1~35 ));
// synopsys translate_off
defparam \CPU|Add1~34 .lut_mask = 16'h692B;
defparam \CPU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \CPU|Add1~37 (
// Equation(s):
// \CPU|Add1~37_combout  = ((\CPU|Add1~36_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  $ (\CPU|Add1~35 )))) # (GND)
// \CPU|Add1~38  = CARRY((\CPU|Add1~36_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  & !\CPU|Add1~35 )) # (!\CPU|Add1~36_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ) # (!\CPU|Add1~35 ))))

	.dataa(\CPU|Add1~36_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~35 ),
	.combout(\CPU|Add1~37_combout ),
	.cout(\CPU|Add1~38 ));
// synopsys translate_off
defparam \CPU|Add1~37 .lut_mask = 16'h964D;
defparam \CPU|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \CPU|Add1~43 (
// Equation(s):
// \CPU|Add1~43_combout  = ((\CPU|Add1~42_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  $ (\CPU|Add1~41 )))) # (GND)
// \CPU|Add1~44  = CARRY((\CPU|Add1~42_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  & !\CPU|Add1~41 )) # (!\CPU|Add1~42_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ) # (!\CPU|Add1~41 ))))

	.dataa(\CPU|Add1~42_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~41 ),
	.combout(\CPU|Add1~43_combout ),
	.cout(\CPU|Add1~44 ));
// synopsys translate_off
defparam \CPU|Add1~43 .lut_mask = 16'h964D;
defparam \CPU|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \CPU|Add0~16 (
// Equation(s):
// \CPU|Add0~16_combout  = (\CPU|pc [8] & (\CPU|Add0~15  $ (GND))) # (!\CPU|pc [8] & (!\CPU|Add0~15  & VCC))
// \CPU|Add0~17  = CARRY((\CPU|pc [8] & !\CPU|Add0~15 ))

	.dataa(vcc),
	.datab(\CPU|pc [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~15 ),
	.combout(\CPU|Add0~16_combout ),
	.cout(\CPU|Add0~17 ));
// synopsys translate_off
defparam \CPU|Add0~16 .lut_mask = 16'hC30C;
defparam \CPU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \CPU|Add0~20 (
// Equation(s):
// \CPU|Add0~20_combout  = (\CPU|pc [10] & (\CPU|Add0~19  $ (GND))) # (!\CPU|pc [10] & (!\CPU|Add0~19  & VCC))
// \CPU|Add0~21  = CARRY((\CPU|pc [10] & !\CPU|Add0~19 ))

	.dataa(vcc),
	.datab(\CPU|pc [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~19 ),
	.combout(\CPU|Add0~20_combout ),
	.cout(\CPU|Add0~21 ));
// synopsys translate_off
defparam \CPU|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \CPU|Add1~55 (
// Equation(s):
// \CPU|Add1~55_combout  = ((\CPU|Add1~54_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  $ (\CPU|Add1~53 )))) # (GND)
// \CPU|Add1~56  = CARRY((\CPU|Add1~54_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  & !\CPU|Add1~53 )) # (!\CPU|Add1~54_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ) # (!\CPU|Add1~53 ))))

	.dataa(\CPU|Add1~54_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~53 ),
	.combout(\CPU|Add1~55_combout ),
	.cout(\CPU|Add1~56 ));
// synopsys translate_off
defparam \CPU|Add1~55 .lut_mask = 16'h964D;
defparam \CPU|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \CPU|Add0~22 (
// Equation(s):
// \CPU|Add0~22_combout  = (\CPU|pc [11] & (!\CPU|Add0~21 )) # (!\CPU|pc [11] & ((\CPU|Add0~21 ) # (GND)))
// \CPU|Add0~23  = CARRY((!\CPU|Add0~21 ) # (!\CPU|pc [11]))

	.dataa(vcc),
	.datab(\CPU|pc [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~21 ),
	.combout(\CPU|Add0~22_combout ),
	.cout(\CPU|Add0~23 ));
// synopsys translate_off
defparam \CPU|Add0~22 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneii_lcell_comb \CPU|Add3~22 (
// Equation(s):
// \CPU|Add3~22_combout  = (\CPU|instr [11] & ((\CPU|pc [11] & (\CPU|Add3~21  & VCC)) # (!\CPU|pc [11] & (!\CPU|Add3~21 )))) # (!\CPU|instr [11] & ((\CPU|pc [11] & (!\CPU|Add3~21 )) # (!\CPU|pc [11] & ((\CPU|Add3~21 ) # (GND)))))
// \CPU|Add3~23  = CARRY((\CPU|instr [11] & (!\CPU|pc [11] & !\CPU|Add3~21 )) # (!\CPU|instr [11] & ((!\CPU|Add3~21 ) # (!\CPU|pc [11]))))

	.dataa(\CPU|instr [11]),
	.datab(\CPU|pc [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~21 ),
	.combout(\CPU|Add3~22_combout ),
	.cout(\CPU|Add3~23 ));
// synopsys translate_off
defparam \CPU|Add3~22 .lut_mask = 16'h9617;
defparam \CPU|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \CPU|Add1~58 (
// Equation(s):
// \CPU|Add1~58_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & ((\CPU|Add1~57_combout  & (!\CPU|Add1~56 )) # (!\CPU|Add1~57_combout  & (\CPU|Add1~56  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & ((\CPU|Add1~57_combout  & 
// ((\CPU|Add1~56 ) # (GND))) # (!\CPU|Add1~57_combout  & (!\CPU|Add1~56 ))))
// \CPU|Add1~59  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & (\CPU|Add1~57_combout  & !\CPU|Add1~56 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & ((\CPU|Add1~57_combout ) # (!\CPU|Add1~56 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\CPU|Add1~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~56 ),
	.combout(\CPU|Add1~58_combout ),
	.cout(\CPU|Add1~59 ));
// synopsys translate_off
defparam \CPU|Add1~58 .lut_mask = 16'h694D;
defparam \CPU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \CPU|Add1~61 (
// Equation(s):
// \CPU|Add1~61_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  $ (\CPU|Add1~60_combout  $ (\CPU|Add1~59 )))) # (GND)
// \CPU|Add1~62  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  & ((!\CPU|Add1~59 ) # (!\CPU|Add1~60_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  & (!\CPU|Add1~60_combout  & !\CPU|Add1~59 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\CPU|Add1~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~59 ),
	.combout(\CPU|Add1~61_combout ),
	.cout(\CPU|Add1~62 ));
// synopsys translate_off
defparam \CPU|Add1~61 .lut_mask = 16'h962B;
defparam \CPU|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneii_lcell_comb \CPU|Add3~26 (
// Equation(s):
// \CPU|Add3~26_combout  = (\CPU|instr [13] & ((\CPU|pc [13] & (\CPU|Add3~25  & VCC)) # (!\CPU|pc [13] & (!\CPU|Add3~25 )))) # (!\CPU|instr [13] & ((\CPU|pc [13] & (!\CPU|Add3~25 )) # (!\CPU|pc [13] & ((\CPU|Add3~25 ) # (GND)))))
// \CPU|Add3~27  = CARRY((\CPU|instr [13] & (!\CPU|pc [13] & !\CPU|Add3~25 )) # (!\CPU|instr [13] & ((!\CPU|Add3~25 ) # (!\CPU|pc [13]))))

	.dataa(\CPU|instr [13]),
	.datab(\CPU|pc [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~25 ),
	.combout(\CPU|Add3~26_combout ),
	.cout(\CPU|Add3~27 ));
// synopsys translate_off
defparam \CPU|Add3~26 .lut_mask = 16'h9617;
defparam \CPU|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneii_lcell_comb \CPU|Add3~30 (
// Equation(s):
// \CPU|Add3~30_combout  = (\CPU|instr [15] & ((\CPU|pc [15] & (\CPU|Add3~29  & VCC)) # (!\CPU|pc [15] & (!\CPU|Add3~29 )))) # (!\CPU|instr [15] & ((\CPU|pc [15] & (!\CPU|Add3~29 )) # (!\CPU|pc [15] & ((\CPU|Add3~29 ) # (GND)))))
// \CPU|Add3~31  = CARRY((\CPU|instr [15] & (!\CPU|pc [15] & !\CPU|Add3~29 )) # (!\CPU|instr [15] & ((!\CPU|Add3~29 ) # (!\CPU|pc [15]))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~29 ),
	.combout(\CPU|Add3~30_combout ),
	.cout(\CPU|Add3~31 ));
// synopsys translate_off
defparam \CPU|Add3~30 .lut_mask = 16'h9617;
defparam \CPU|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \CPU|Add1~70 (
// Equation(s):
// \CPU|Add1~70_combout  = (\CPU|Add1~69_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & (!\CPU|Add1~68 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & ((\CPU|Add1~68 ) # (GND))))) # (!\CPU|Add1~69_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & (\CPU|Add1~68  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & (!\CPU|Add1~68 ))))
// \CPU|Add1~71  = CARRY((\CPU|Add1~69_combout  & ((!\CPU|Add1~68 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ))) # (!\CPU|Add1~69_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & !\CPU|Add1~68 )))

	.dataa(\CPU|Add1~69_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~68 ),
	.combout(\CPU|Add1~70_combout ),
	.cout(\CPU|Add1~71 ));
// synopsys translate_off
defparam \CPU|Add1~70 .lut_mask = 16'h692B;
defparam \CPU|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \CPU|Add1~73 (
// Equation(s):
// \CPU|Add1~73_combout  = ((\CPU|Add1~72_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  $ (\CPU|Add1~71 )))) # (GND)
// \CPU|Add1~74  = CARRY((\CPU|Add1~72_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  & !\CPU|Add1~71 )) # (!\CPU|Add1~72_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ) # (!\CPU|Add1~71 ))))

	.dataa(\CPU|Add1~72_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~71 ),
	.combout(\CPU|Add1~73_combout ),
	.cout(\CPU|Add1~74 ));
// synopsys translate_off
defparam \CPU|Add1~73 .lut_mask = 16'h964D;
defparam \CPU|Add1~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneii_lcell_comb \CPU|Add3~34 (
// Equation(s):
// \CPU|Add3~34_combout  = (\CPU|pc [17] & ((\CPU|instr [15] & (\CPU|Add3~33  & VCC)) # (!\CPU|instr [15] & (!\CPU|Add3~33 )))) # (!\CPU|pc [17] & ((\CPU|instr [15] & (!\CPU|Add3~33 )) # (!\CPU|instr [15] & ((\CPU|Add3~33 ) # (GND)))))
// \CPU|Add3~35  = CARRY((\CPU|pc [17] & (!\CPU|instr [15] & !\CPU|Add3~33 )) # (!\CPU|pc [17] & ((!\CPU|Add3~33 ) # (!\CPU|instr [15]))))

	.dataa(\CPU|pc [17]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~33 ),
	.combout(\CPU|Add3~34_combout ),
	.cout(\CPU|Add3~35 ));
// synopsys translate_off
defparam \CPU|Add3~34 .lut_mask = 16'h9617;
defparam \CPU|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \CPU|Add0~36 (
// Equation(s):
// \CPU|Add0~36_combout  = (\CPU|pc [18] & (\CPU|Add0~35  $ (GND))) # (!\CPU|pc [18] & (!\CPU|Add0~35  & VCC))
// \CPU|Add0~37  = CARRY((\CPU|pc [18] & !\CPU|Add0~35 ))

	.dataa(vcc),
	.datab(\CPU|pc [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~35 ),
	.combout(\CPU|Add0~36_combout ),
	.cout(\CPU|Add0~37 ));
// synopsys translate_off
defparam \CPU|Add0~36 .lut_mask = 16'hC30C;
defparam \CPU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \CPU|Add0~40 (
// Equation(s):
// \CPU|Add0~40_combout  = (\CPU|pc [20] & (\CPU|Add0~39  $ (GND))) # (!\CPU|pc [20] & (!\CPU|Add0~39  & VCC))
// \CPU|Add0~41  = CARRY((\CPU|pc [20] & !\CPU|Add0~39 ))

	.dataa(vcc),
	.datab(\CPU|pc [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~39 ),
	.combout(\CPU|Add0~40_combout ),
	.cout(\CPU|Add0~41 ));
// synopsys translate_off
defparam \CPU|Add0~40 .lut_mask = 16'hC30C;
defparam \CPU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneii_lcell_comb \CPU|Add3~40 (
// Equation(s):
// \CPU|Add3~40_combout  = ((\CPU|instr [15] $ (\CPU|pc [20] $ (!\CPU|Add3~39 )))) # (GND)
// \CPU|Add3~41  = CARRY((\CPU|instr [15] & ((\CPU|pc [20]) # (!\CPU|Add3~39 ))) # (!\CPU|instr [15] & (\CPU|pc [20] & !\CPU|Add3~39 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~39 ),
	.combout(\CPU|Add3~40_combout ),
	.cout(\CPU|Add3~41 ));
// synopsys translate_off
defparam \CPU|Add3~40 .lut_mask = 16'h698E;
defparam \CPU|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneii_lcell_comb \CPU|Add3~42 (
// Equation(s):
// \CPU|Add3~42_combout  = (\CPU|pc [21] & ((\CPU|instr [15] & (\CPU|Add3~41  & VCC)) # (!\CPU|instr [15] & (!\CPU|Add3~41 )))) # (!\CPU|pc [21] & ((\CPU|instr [15] & (!\CPU|Add3~41 )) # (!\CPU|instr [15] & ((\CPU|Add3~41 ) # (GND)))))
// \CPU|Add3~43  = CARRY((\CPU|pc [21] & (!\CPU|instr [15] & !\CPU|Add3~41 )) # (!\CPU|pc [21] & ((!\CPU|Add3~41 ) # (!\CPU|instr [15]))))

	.dataa(\CPU|pc [21]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~41 ),
	.combout(\CPU|Add3~42_combout ),
	.cout(\CPU|Add3~43 ));
// synopsys translate_off
defparam \CPU|Add3~42 .lut_mask = 16'h9617;
defparam \CPU|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \CPU|Add0~48 (
// Equation(s):
// \CPU|Add0~48_combout  = (\CPU|pc [24] & (\CPU|Add0~47  $ (GND))) # (!\CPU|pc [24] & (!\CPU|Add0~47  & VCC))
// \CPU|Add0~49  = CARRY((\CPU|pc [24] & !\CPU|Add0~47 ))

	.dataa(vcc),
	.datab(\CPU|pc [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~47 ),
	.combout(\CPU|Add0~48_combout ),
	.cout(\CPU|Add0~49 ));
// synopsys translate_off
defparam \CPU|Add0~48 .lut_mask = 16'hC30C;
defparam \CPU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneii_lcell_comb \CPU|Add3~48 (
// Equation(s):
// \CPU|Add3~48_combout  = ((\CPU|pc [24] $ (\CPU|instr [15] $ (!\CPU|Add3~47 )))) # (GND)
// \CPU|Add3~49  = CARRY((\CPU|pc [24] & ((\CPU|instr [15]) # (!\CPU|Add3~47 ))) # (!\CPU|pc [24] & (\CPU|instr [15] & !\CPU|Add3~47 )))

	.dataa(\CPU|pc [24]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~47 ),
	.combout(\CPU|Add3~48_combout ),
	.cout(\CPU|Add3~49 ));
// synopsys translate_off
defparam \CPU|Add3~48 .lut_mask = 16'h698E;
defparam \CPU|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \CPU|Add1~92 (
// Equation(s):
// \CPU|Add1~92_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & ((\CPU|Add1~115_combout  & (!\CPU|Add1~91 )) # (!\CPU|Add1~115_combout  & (\CPU|Add1~91  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & ((\CPU|Add1~115_combout  
// & ((\CPU|Add1~91 ) # (GND))) # (!\CPU|Add1~115_combout  & (!\CPU|Add1~91 ))))
// \CPU|Add1~93  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & (\CPU|Add1~115_combout  & !\CPU|Add1~91 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & ((\CPU|Add1~115_combout ) # (!\CPU|Add1~91 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\CPU|Add1~115_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~91 ),
	.combout(\CPU|Add1~92_combout ),
	.cout(\CPU|Add1~93 ));
// synopsys translate_off
defparam \CPU|Add1~92 .lut_mask = 16'h694D;
defparam \CPU|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X41_Y20
cycloneii_ram_block \MEM|RAM_rtl_2|auto_generated|ram_block1a0 (
	.portawe(\MEM|always0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|Mem_Bus[31]~64_combout ,\CPU|Mem_Bus[30]~63_combout ,\CPU|Mem_Bus[29]~62_combout ,\CPU|Mem_Bus[28]~61_combout ,\CPU|Mem_Bus[27]~60_combout ,\CPU|Mem_Bus[26]~59_combout ,\CPU|Mem_Bus[25]~58_combout ,\CPU|Mem_Bus[24]~57_combout ,\CPU|Mem_Bus[23]~56_combout ,
\CPU|Mem_Bus[22]~55_combout ,\CPU|Mem_Bus[21]~54_combout ,\CPU|Mem_Bus[20]~53_combout ,\CPU|Mem_Bus[19]~52_combout ,\CPU|Mem_Bus[18]~51_combout ,\CPU|Mem_Bus[17]~50_combout ,\CPU|Mem_Bus[16]~49_combout ,\CPU|Mem_Bus[15]~48_combout ,\CPU|Mem_Bus[14]~47_combout ,
\CPU|Mem_Bus[13]~46_combout ,\CPU|Mem_Bus[12]~45_combout ,\CPU|Mem_Bus[11]~44_combout ,\CPU|Mem_Bus[10]~43_combout ,\CPU|Mem_Bus[9]~42_combout ,\CPU|Mem_Bus[8]~41_combout ,\CPU|Mem_Bus[7]~40_combout ,\CPU|Mem_Bus[6]~39_combout ,\CPU|Mem_Bus[5]~38_combout ,
\CPU|Mem_Bus[4]~37_combout ,\CPU|Mem_Bus[3]~36_combout ,\CPU|Mem_Bus[2]~35_combout ,\CPU|Mem_Bus[1]~34_combout ,\CPU|Mem_Bus[0]~32_combout }),
	.portaaddr({\Address_MUX[6]~6_combout ,\Address_MUX[5]~5_combout ,\Address_MUX[4]~4_combout ,\Address_MUX[3]~3_combout ,\Address_MUX[2]~2_combout ,\Address_MUX[1]~1_combout ,\Address_MUX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\Address_MUX[6]~6_combout ,\Address_MUX[5]~5_combout ,\Address_MUX[4]~4_combout ,\Address_MUX[3]~3_combout ,\Address_MUX[2]~2_combout ,\Address_MUX[1]~1_combout ,\Address_MUX[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|RAM_rtl_2|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .init_file = "db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .logical_ram_name = "Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ALTSYNCRAM";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|RAM_rtl_2|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC090048AC080047AC070046AC060045AC050044AC040043AC030042AC020041AC0100403063000000400008304200000800001030210000146200018C0A00041022000100014842000241000022382A00223025002228240041202200221820340200122001000630000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \CPU|alu_result~4 (
// Equation(s):
// \CPU|alu_result~4_combout  = (!\CPU|opsave [2] & ((\CPU|alu_in_B[0]~0_combout  & (\CPU|opsave [1] $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\CPU|alu_in_B[0]~0_combout  & (\CPU|opsave [1] & 
// \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\CPU|alu_in_B[0]~0_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|alu_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~4 .lut_mask = 16'h1220;
defparam \CPU|alu_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \CPU|alu_result~6 (
// Equation(s):
// \CPU|alu_result~6_combout  = (\CPU|opsave [0] & (!\CPU|opsave [1] & !\CPU|opsave [2]))

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~6 .lut_mask = 16'h000C;
defparam \CPU|alu_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \CPU|alu_in_B[27]~5 (
// Equation(s):
// \CPU|alu_in_B[27]~5_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[27]~5 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \CPU|alu_in_B[25]~7 (
// Equation(s):
// \CPU|alu_in_B[25]~7_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[25]~7 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \CPU|alu_in_B[24]~8 (
// Equation(s):
// \CPU|alu_in_B[24]~8_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[24]~8 .lut_mask = 16'hCFC0;
defparam \CPU|alu_in_B[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \CPU|alu_in_B[22]~10 (
// Equation(s):
// \CPU|alu_in_B[22]~10_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[22]~10 .lut_mask = 16'hDD88;
defparam \CPU|alu_in_B[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \CPU|alu_in_B[21]~11 (
// Equation(s):
// \CPU|alu_in_B[21]~11_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[21]~11 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \CPU|alu_in_B[19]~13 (
// Equation(s):
// \CPU|alu_in_B[19]~13_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[19]~13 .lut_mask = 16'hBB88;
defparam \CPU|alu_in_B[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \CPU|alu_in_B[17]~15 (
// Equation(s):
// \CPU|alu_in_B[17]~15_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[17]~15 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \CPU|Equal6~2 (
// Equation(s):
// \CPU|Equal6~2_combout  = (!\CPU|opsave [0] & \CPU|opsave [2])

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|opsave [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal6~2 .lut_mask = 16'h3030;
defparam \CPU|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \CPU|Equal12~2 (
// Equation(s):
// \CPU|Equal12~2_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [4])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\CPU|instr [4]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\CPU|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~2 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneii_lcell_comb \CPU|Equal12~21 (
// Equation(s):
// \CPU|Equal12~21_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|Equal12~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~21 .lut_mask = 16'h4B78;
defparam \CPU|Equal12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \CPU|Equal12~22 (
// Equation(s):
// \CPU|Equal12~22_combout  = (!\CPU|Equal12~21_combout  & (!\CPU|Equal12~20_combout  & (!\CPU|Equal12~18_combout  & !\CPU|Equal12~19_combout )))

	.dataa(\CPU|Equal12~21_combout ),
	.datab(\CPU|Equal12~20_combout ),
	.datac(\CPU|Equal12~18_combout ),
	.datad(\CPU|Equal12~19_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~22 .lut_mask = 16'h0001;
defparam \CPU|Equal12~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \CPU|Equal12~24 (
// Equation(s):
// \CPU|Equal12~24_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|Equal12~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~24 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \CPU|Equal12~25 (
// Equation(s):
// \CPU|Equal12~25_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|Equal12~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~25 .lut_mask = 16'h596A;
defparam \CPU|Equal12~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \CPU|Equal12~27 (
// Equation(s):
// \CPU|Equal12~27_combout  = (!\CPU|Equal12~23_combout  & (!\CPU|Equal12~25_combout  & (!\CPU|Equal12~26_combout  & !\CPU|Equal12~24_combout )))

	.dataa(\CPU|Equal12~23_combout ),
	.datab(\CPU|Equal12~25_combout ),
	.datac(\CPU|Equal12~26_combout ),
	.datad(\CPU|Equal12~24_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~27 .lut_mask = 16'h0001;
defparam \CPU|Equal12~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneii_lcell_comb \CPU|Equal12~30 (
// Equation(s):
// \CPU|Equal12~30_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|Equal12~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~30 .lut_mask = 16'h2D78;
defparam \CPU|Equal12~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneii_lcell_comb \CPU|Equal12~31 (
// Equation(s):
// \CPU|Equal12~31_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|Equal12~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~31 .lut_mask = 16'h656A;
defparam \CPU|Equal12~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneii_lcell_comb \CPU|Equal12~32 (
// Equation(s):
// \CPU|Equal12~32_combout  = (!\CPU|Equal12~31_combout  & (!\CPU|Equal12~28_combout  & (!\CPU|Equal12~29_combout  & !\CPU|Equal12~30_combout )))

	.dataa(\CPU|Equal12~31_combout ),
	.datab(\CPU|Equal12~28_combout ),
	.datac(\CPU|Equal12~29_combout ),
	.datad(\CPU|Equal12~30_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~32 .lut_mask = 16'h0001;
defparam \CPU|Equal12~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \CPU|Equal12~33 (
// Equation(s):
// \CPU|Equal12~33_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & (\CPU|alu_in_B[29]~3_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  $ (!\CPU|alu_in_B[28]~4_combout )))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & 
// (!\CPU|alu_in_B[29]~3_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  $ (!\CPU|alu_in_B[28]~4_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\CPU|alu_in_B[28]~4_combout ),
	.datad(\CPU|alu_in_B[29]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~33 .lut_mask = 16'h8241;
defparam \CPU|Equal12~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneii_lcell_comb \CPU|Equal12~34 (
// Equation(s):
// \CPU|Equal12~34_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\CPU|Equal12~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~34 .lut_mask = 16'h596A;
defparam \CPU|Equal12~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneii_lcell_comb \CPU|Equal12~35 (
// Equation(s):
// \CPU|Equal12~35_combout  = (!\CPU|Equal12~34_combout  & (\CPU|Equal12~33_combout  & (\CPU|alu_in_B[31]~1_combout  $ (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ))))

	.dataa(\CPU|alu_in_B[31]~1_combout ),
	.datab(\CPU|Equal12~34_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\CPU|Equal12~33_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~35 .lut_mask = 16'h2100;
defparam \CPU|Equal12~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneii_lcell_comb \CPU|Equal12~36 (
// Equation(s):
// \CPU|Equal12~36_combout  = (\CPU|Equal12~22_combout  & (\CPU|Equal12~32_combout  & (\CPU|Equal12~35_combout  & \CPU|Equal12~27_combout )))

	.dataa(\CPU|Equal12~22_combout ),
	.datab(\CPU|Equal12~32_combout ),
	.datac(\CPU|Equal12~35_combout ),
	.datad(\CPU|Equal12~27_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~36 .lut_mask = 16'h8000;
defparam \CPU|Equal12~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneii_lcell_comb \CPU|pc~1 (
// Equation(s):
// \CPU|pc~1_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\CPU|state.010~regout  & (\CPU|Add0~0_combout ))))

	.dataa(\CPU|Add0~0_combout ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~1 .lut_mask = 16'hF2C2;
defparam \CPU|pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N11
cycloneii_lcell_ff \CPU|state.100 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|state~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|state.100~regout ));

// Location: LCCOMB_X39_Y21_N0
cycloneii_lcell_comb \CPU|pc[21]~4 (
// Equation(s):
// \CPU|pc[21]~4_combout  = (\CPU|state.010~regout  & ((!\CPU|Equal13~1_combout ) # (!\CPU|nxt_state~6_combout )))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|nxt_state~6_combout ),
	.datac(\CPU|Equal13~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|pc[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[21]~4 .lut_mask = 16'h2A2A;
defparam \CPU|pc[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneii_lcell_comb \CPU|state~9 (
// Equation(s):
// \CPU|state~9_combout  = (\RST~combout ) # ((\CPU|state.100~regout ) # ((!\CPU|Equal18~1_combout  & \CPU|state.011~regout )))

	.dataa(\CPU|Equal18~1_combout ),
	.datab(\CPU|state.011~regout ),
	.datac(\RST~combout ),
	.datad(\CPU|state.100~regout ),
	.cin(gnd),
	.combout(\CPU|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~9 .lut_mask = 16'hFFF4;
defparam \CPU|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \CPU|ShiftRight0~68 (
// Equation(s):
// \CPU|ShiftRight0~68_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~68 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \CPU|ShiftRight0~69 (
// Equation(s):
// \CPU|ShiftRight0~69_combout  = (!\CPU|instr [8] & ((\CPU|instr [6] & (\CPU|ShiftRight0~68_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~44_combout )))))

	.dataa(\CPU|ShiftRight0~68_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~44_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~69 .lut_mask = 16'h00B8;
defparam \CPU|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \CPU|ShiftRight0~72 (
// Equation(s):
// \CPU|ShiftRight0~72_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~69_combout ) # ((\CPU|instr [8] & \CPU|ShiftRight0~71_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|ShiftRight0~71_combout ),
	.datad(\CPU|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~72 .lut_mask = 16'h3320;
defparam \CPU|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \CPU|ShiftRight0~80 (
// Equation(s):
// \CPU|ShiftRight0~80_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[8]~24_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[6]~26_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[6]~26_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[8]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~80 .lut_mask = 16'h0E04;
defparam \CPU|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \CPU|ShiftRight0~99 (
// Equation(s):
// \CPU|ShiftRight0~99_combout  = (\CPU|instr [9] & (((\CPU|ShiftRight0~93_combout )))) # (!\CPU|instr [9] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~98_combout ))))

	.dataa(\CPU|alu_in_B[15]~32_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftRight0~98_combout ),
	.datad(\CPU|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~99 .lut_mask = 16'hFE32;
defparam \CPU|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \CPU|alu_result_save[3]~11 (
// Equation(s):
// \CPU|alu_result_save[3]~11_combout  = ((\CPU|instr [10] & \CPU|opsave [1])) # (!\CPU|opsave [5])

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|instr [10]),
	.datac(vcc),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~11 .lut_mask = 16'hDD55;
defparam \CPU|alu_result_save[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \CPU|ShiftRight0~101 (
// Equation(s):
// \CPU|ShiftRight0~101_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~101 .lut_mask = 16'h5044;
defparam \CPU|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \CPU|Add1~33 (
// Equation(s):
// \CPU|Add1~33_combout  = \CPU|alu_in_B[4]~28_combout  $ (((!\CPU|opsave [1] & (!\CPU|opsave [5] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|alu_in_B[4]~28_combout ),
	.datad(\CPU|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~33 .lut_mask = 16'hE1F0;
defparam \CPU|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~44 (
// Equation(s):
// \CPU|ShiftLeft0~44_combout  = (!\CPU|instr [7] & (!\CPU|instr [6] & \CPU|alu_in_B[0]~0_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~44 .lut_mask = 16'h0300;
defparam \CPU|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \CPU|Add1~36 (
// Equation(s):
// \CPU|Add1~36_combout  = \CPU|alu_in_B[5]~27_combout  $ (((!\CPU|opsave [1] & (!\CPU|opsave [5] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[5]~27_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~36 .lut_mask = 16'hEF10;
defparam \CPU|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \CPU|alu_result~54 (
// Equation(s):
// \CPU|alu_result~54_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [5]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\CPU|instr [5]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\CPU|alu_result~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~54 .lut_mask = 16'hE400;
defparam \CPU|alu_result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \CPU|Add1~39 (
// Equation(s):
// \CPU|Add1~39_combout  = \CPU|alu_in_B[6]~26_combout  $ (((!\CPU|opsave [1] & (!\CPU|opsave [5] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[6]~26_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~39 .lut_mask = 16'hEF10;
defparam \CPU|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \CPU|alu_result~57 (
// Equation(s):
// \CPU|alu_result~57_combout  = (\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout  & (\CPU|ShiftRight0~87_combout )) # (!\CPU|alu_result_save[7]~16_combout  & ((\CPU|ShiftRight0~81_combout ))))) # (!\CPU|alu_result~22_combout  & 
// (\CPU|alu_result_save[7]~16_combout ))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftRight0~87_combout ),
	.datad(\CPU|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~57 .lut_mask = 16'hE6C4;
defparam \CPU|alu_result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \CPU|ShiftRight0~129 (
// Equation(s):
// \CPU|ShiftRight0~129_combout  = (!\CPU|instr [8] & ((\CPU|instr [6] & (\CPU|ShiftRight0~42_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~96_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|ShiftRight0~42_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~129 .lut_mask = 16'h0D08;
defparam \CPU|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \CPU|Add1~42 (
// Equation(s):
// \CPU|Add1~42_combout  = \CPU|alu_in_B[7]~25_combout  $ (((!\CPU|opsave [1] & (!\CPU|opsave [5] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~42 .lut_mask = 16'hEF10;
defparam \CPU|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \CPU|alu_result~66 (
// Equation(s):
// \CPU|alu_result~66_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [7]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|alu_result~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~66 .lut_mask = 16'hE020;
defparam \CPU|alu_result~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \CPU|alu_result~70 (
// Equation(s):
// \CPU|alu_result~70_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [8])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 )))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\CPU|alu_result~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~70 .lut_mask = 16'hAC00;
defparam \CPU|alu_result~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~61 (
// Equation(s):
// \CPU|ShiftLeft0~61_combout  = (\CPU|instr [7] & (((\CPU|instr [6]) # (\CPU|alu_in_B[6]~26_combout )))) # (!\CPU|instr [7] & (\CPU|alu_in_B[8]~24_combout  & (!\CPU|instr [6])))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[8]~24_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[6]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~61 .lut_mask = 16'hAEA4;
defparam \CPU|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~62 (
// Equation(s):
// \CPU|ShiftLeft0~62_combout  = (\CPU|instr [6] & ((\CPU|ShiftLeft0~61_combout  & ((\CPU|alu_in_B[5]~27_combout ))) # (!\CPU|ShiftLeft0~61_combout  & (\CPU|alu_in_B[7]~25_combout )))) # (!\CPU|instr [6] & (((\CPU|ShiftLeft0~61_combout ))))

	.dataa(\CPU|alu_in_B[7]~25_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftLeft0~61_combout ),
	.datad(\CPU|alu_in_B[5]~27_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~62 .lut_mask = 16'hF838;
defparam \CPU|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \CPU|pc~24 (
// Equation(s):
// \CPU|pc~24_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((!\CPU|pc[21]~0_combout  & \CPU|Add0~20_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU|pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~24 .lut_mask = 16'hCBC8;
defparam \CPU|pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \CPU|alu_result~90 (
// Equation(s):
// \CPU|alu_result~90_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[11]~21_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(vcc),
	.datab(\CPU|alu_in_B[11]~21_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|alu_result~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~90 .lut_mask = 16'hF0C0;
defparam \CPU|alu_result~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \CPU|Add1~54 (
// Equation(s):
// \CPU|Add1~54_combout  = \CPU|alu_in_B[11]~21_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[11]~21_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~54 .lut_mask = 16'hEF10;
defparam \CPU|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \CPU|alu_result~91 (
// Equation(s):
// \CPU|alu_result~91_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [11]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [11]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|alu_result~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~91 .lut_mask = 16'hE200;
defparam \CPU|alu_result~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~75 (
// Equation(s):
// \CPU|ShiftLeft0~75_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~59_combout )) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~74_combout ) # (\CPU|ShiftLeft0~73_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~59_combout ),
	.datac(\CPU|ShiftLeft0~74_combout ),
	.datad(\CPU|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~75 .lut_mask = 16'hDDD8;
defparam \CPU|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~76 (
// Equation(s):
// \CPU|ShiftLeft0~76_combout  = (\CPU|instr [9] & (!\CPU|instr [8] & (\CPU|ShiftLeft0~56_combout ))) # (!\CPU|instr [9] & (((\CPU|ShiftLeft0~75_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~56_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~76 .lut_mask = 16'h4F40;
defparam \CPU|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \CPU|alu_result~92 (
// Equation(s):
// \CPU|alu_result~92_combout  = (\CPU|alu_result_save[12]~24_combout  & (((\CPU|alu_result_save[12]~25_combout ) # (\CPU|ShiftLeft0~76_combout )))) # (!\CPU|alu_result_save[12]~24_combout  & (\CPU|ShiftRight0~104_combout  & 
// (!\CPU|alu_result_save[12]~25_combout )))

	.dataa(\CPU|alu_result_save[12]~24_combout ),
	.datab(\CPU|ShiftRight0~104_combout ),
	.datac(\CPU|alu_result_save[12]~25_combout ),
	.datad(\CPU|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~92 .lut_mask = 16'hAEA4;
defparam \CPU|alu_result~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \CPU|alu_result~106 (
// Equation(s):
// \CPU|alu_result~106_combout  = (\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result_save[12]~25_combout ) # ((\CPU|ShiftLeft0~84_combout )))) # (!\CPU|alu_result_save[12]~24_combout  & (!\CPU|alu_result_save[12]~25_combout  & 
// (\CPU|ShiftRight0~117_combout )))

	.dataa(\CPU|alu_result_save[12]~24_combout ),
	.datab(\CPU|alu_result_save[12]~25_combout ),
	.datac(\CPU|ShiftRight0~117_combout ),
	.datad(\CPU|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~106 .lut_mask = 16'hBA98;
defparam \CPU|alu_result~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \CPU|Add1~63 (
// Equation(s):
// \CPU|Add1~63_combout  = \CPU|alu_in_B[14]~18_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~63 .lut_mask = 16'hEF10;
defparam \CPU|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \CPU|ShiftRight0~136 (
// Equation(s):
// \CPU|ShiftRight0~136_combout  = (!\CPU|ShiftLeft0~39_combout  & (!\CPU|instr [9] & ((\CPU|ShiftRight0~89_combout ) # (\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|ShiftLeft0~39_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftRight0~89_combout ),
	.datad(\CPU|alu_in_B[15]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~136 .lut_mask = 16'h1110;
defparam \CPU|ShiftRight0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~92 (
// Equation(s):
// \CPU|ShiftLeft0~92_combout  = (\CPU|instr [6] & (((\CPU|instr [7])))) # (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[13]~19_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[15]~17_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[13]~19_combout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[15]~17_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~92 .lut_mask = 16'hE5E0;
defparam \CPU|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \CPU|alu_result~120 (
// Equation(s):
// \CPU|alu_result~120_combout  = (\CPU|alu_result_save[12]~25_combout  & (((\CPU|alu_result_save[12]~24_combout )))) # (!\CPU|alu_result_save[12]~25_combout  & ((\CPU|alu_result_save[12]~24_combout  & ((\CPU|ShiftLeft0~95_combout ))) # 
// (!\CPU|alu_result_save[12]~24_combout  & (\CPU|ShiftRight0~145_combout ))))

	.dataa(\CPU|ShiftRight0~145_combout ),
	.datab(\CPU|alu_result_save[12]~25_combout ),
	.datac(\CPU|alu_result_save[12]~24_combout ),
	.datad(\CPU|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~120 .lut_mask = 16'hF2C2;
defparam \CPU|alu_result~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \CPU|Add1~69 (
// Equation(s):
// \CPU|Add1~69_combout  = \CPU|alu_in_B[16]~16_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[16]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~69 .lut_mask = 16'hEF10;
defparam \CPU|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~98 (
// Equation(s):
// \CPU|ShiftLeft0~98_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ))) # (!\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~98 .lut_mask = 16'h5404;
defparam \CPU|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \CPU|Add1~72 (
// Equation(s):
// \CPU|Add1~72_combout  = \CPU|alu_in_B[17]~15_combout  $ (((\CPU|Equal6~0_combout  & (!\CPU|opsave [5] & !\CPU|opsave [1]))))

	.dataa(\CPU|Equal6~0_combout ),
	.datab(\CPU|alu_in_B[17]~15_combout ),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~72 .lut_mask = 16'hCCC6;
defparam \CPU|Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \CPU|alu_result~133 (
// Equation(s):
// \CPU|alu_result~133_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\CPU|alu_result~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~133 .lut_mask = 16'hE400;
defparam \CPU|alu_result~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \CPU|Add1~75 (
// Equation(s):
// \CPU|Add1~75_combout  = \CPU|alu_in_B[18]~14_combout  $ (((\CPU|Equal6~0_combout  & (!\CPU|opsave [5] & !\CPU|opsave [1]))))

	.dataa(\CPU|Equal6~0_combout ),
	.datab(\CPU|alu_in_B[18]~14_combout ),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Add1~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~75 .lut_mask = 16'hCCC6;
defparam \CPU|Add1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \CPU|pc~40 (
// Equation(s):
// \CPU|pc~40_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((\CPU|Add0~36_combout  & !\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|Add0~36_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~40 .lut_mask = 16'hCCB8;
defparam \CPU|pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \CPU|alu_result~146 (
// Equation(s):
// \CPU|alu_result~146_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ) # (\CPU|alu_in_B[19]~13_combout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\CPU|alu_in_B[19]~13_combout ),
	.datac(\CPU|opsave [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~146 .lut_mask = 16'hE0E0;
defparam \CPU|alu_result~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \CPU|alu_result~154 (
// Equation(s):
// \CPU|alu_result~154_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|alu_result~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~154 .lut_mask = 16'hE200;
defparam \CPU|alu_result~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \CPU|alu_result~161 (
// Equation(s):
// \CPU|alu_result~161_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|alu_result~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~161 .lut_mask = 16'hB080;
defparam \CPU|alu_result~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~116 (
// Equation(s):
// \CPU|ShiftLeft0~116_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|ShiftLeft0~112_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftLeft0~115_combout )))))

	.dataa(\CPU|ShiftLeft0~112_combout ),
	.datab(\CPU|ShiftLeft0~115_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~116 .lut_mask = 16'h00AC;
defparam \CPU|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~117 (
// Equation(s):
// \CPU|ShiftLeft0~117_combout  = (\CPU|instr [8] & (((\CPU|ShiftLeft0~103_combout )))) # (!\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftLeft0~116_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftLeft0~103_combout ),
	.datad(\CPU|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~117 .lut_mask = 16'hF5E4;
defparam \CPU|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \CPU|alu_result~162 (
// Equation(s):
// \CPU|alu_result~162_combout  = (\CPU|alu_result_save[21]~29_combout  & (((\CPU|alu_result_save[21]~28_combout )))) # (!\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result_save[21]~28_combout  & ((\CPU|ShiftLeft0~52_combout ))) # 
// (!\CPU|alu_result_save[21]~28_combout  & (\CPU|ShiftLeft0~117_combout ))))

	.dataa(\CPU|ShiftLeft0~117_combout ),
	.datab(\CPU|alu_result_save[21]~29_combout ),
	.datac(\CPU|alu_result_save[21]~28_combout ),
	.datad(\CPU|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~162 .lut_mask = 16'hF2C2;
defparam \CPU|alu_result~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~125 (
// Equation(s):
// \CPU|ShiftLeft0~125_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~125 .lut_mask = 16'h3210;
defparam \CPU|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \CPU|alu_result~190 (
// Equation(s):
// \CPU|alu_result~190_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|alu_result~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~190 .lut_mask = 16'hA280;
defparam \CPU|alu_result~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \CPU|ShiftLeft0~130 (
// Equation(s):
// \CPU|ShiftLeft0~130_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~130 .lut_mask = 16'hC480;
defparam \CPU|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~131 (
// Equation(s):
// \CPU|ShiftLeft0~131_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~131 .lut_mask = 16'h3120;
defparam \CPU|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \CPU|Add1~96 (
// Equation(s):
// \CPU|Add1~96_combout  = \CPU|alu_in_B[28]~4_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[28]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~96 .lut_mask = 16'hEF10;
defparam \CPU|Add1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \CPU|ShiftLeft0~134 (
// Equation(s):
// \CPU|ShiftLeft0~134_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ))) # (!\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~134 .lut_mask = 16'h3202;
defparam \CPU|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \CPU|alu_result~214 (
// Equation(s):
// \CPU|alu_result~214_combout  = (\CPU|alu_result_save[3]~8_combout  & (((!\CPU|ShiftRight0~82_combout )))) # (!\CPU|alu_result_save[3]~8_combout  & ((\CPU|ShiftRight0~82_combout  & (\CPU|ShiftLeft0~154_combout )) # (!\CPU|ShiftRight0~82_combout  & 
// ((\CPU|ShiftLeft0~146_combout )))))

	.dataa(\CPU|ShiftLeft0~154_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftLeft0~146_combout ),
	.datad(\CPU|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~214 .lut_mask = 16'h22FC;
defparam \CPU|alu_result~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \CPU|alu_result~215 (
// Equation(s):
// \CPU|alu_result~215_combout  = (\CPU|alu_result_save[3]~8_combout  & ((\CPU|alu_result~214_combout  & ((\CPU|ShiftLeft0~117_combout ))) # (!\CPU|alu_result~214_combout  & (\CPU|ShiftLeft0~153_combout )))) # (!\CPU|alu_result_save[3]~8_combout  & 
// (((\CPU|alu_result~214_combout ))))

	.dataa(\CPU|ShiftLeft0~153_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftLeft0~117_combout ),
	.datad(\CPU|alu_result~214_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~215 .lut_mask = 16'hF388;
defparam \CPU|alu_result~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \CPU|Add1~99 (
// Equation(s):
// \CPU|Add1~99_combout  = \CPU|alu_in_B[29]~3_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[29]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~99 .lut_mask = 16'hEF10;
defparam \CPU|Add1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \CPU|alu_result~222 (
// Equation(s):
// \CPU|alu_result~222_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ) # (\CPU|alu_in_B[30]~2_combout )))

	.dataa(vcc),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\CPU|alu_in_B[30]~2_combout ),
	.datad(\CPU|opsave [0]),
	.cin(gnd),
	.combout(\CPU|alu_result~222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~222 .lut_mask = 16'hFC00;
defparam \CPU|alu_result~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \CPU|alu_result~224 (
// Equation(s):
// \CPU|alu_result~224_combout  = (\CPU|ShiftLeft0~39_combout  & ((\CPU|alu_result_save[31]~36_combout ) # ((\CPU|ShiftLeft0~152_combout )))) # (!\CPU|ShiftLeft0~39_combout  & (!\CPU|alu_result_save[31]~36_combout  & ((\CPU|alu_in_B[30]~2_combout ))))

	.dataa(\CPU|ShiftLeft0~39_combout ),
	.datab(\CPU|alu_result_save[31]~36_combout ),
	.datac(\CPU|ShiftLeft0~152_combout ),
	.datad(\CPU|alu_in_B[30]~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~224 .lut_mask = 16'hB9A8;
defparam \CPU|alu_result~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \CPU|alu_result~225 (
// Equation(s):
// \CPU|alu_result~225_combout  = (\CPU|alu_result_save[31]~36_combout  & ((\CPU|alu_result~224_combout  & (\CPU|ShiftLeft0~148_combout )) # (!\CPU|alu_result~224_combout  & ((\CPU|alu_in_B[29]~3_combout ))))) # (!\CPU|alu_result_save[31]~36_combout  & 
// (((\CPU|alu_result~224_combout ))))

	.dataa(\CPU|ShiftLeft0~148_combout ),
	.datab(\CPU|alu_result_save[31]~36_combout ),
	.datac(\CPU|alu_result~224_combout ),
	.datad(\CPU|alu_in_B[29]~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~225 .lut_mask = 16'hBCB0;
defparam \CPU|alu_result~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \CPU|Add1~105 (
// Equation(s):
// \CPU|Add1~105_combout  = \CPU|alu_in_B[31]~1_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[31]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~105 .lut_mask = 16'hEF10;
defparam \CPU|Add1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneii_lcell_comb \CPU|Equal0~1 (
// Equation(s):
// \CPU|Equal0~1_combout  = (!\CPU|instr [27] & !\CPU|instr [28])

	.dataa(vcc),
	.datab(\CPU|instr [27]),
	.datac(vcc),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~1 .lut_mask = 16'h0033;
defparam \CPU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneii_lcell_comb \CPU|Selector34~0 (
// Equation(s):
// \CPU|Selector34~0_combout  = (!\CPU|instr [29] & (\CPU|state.100~regout  & \CPU|Equal18~0_combout ))

	.dataa(\CPU|instr [29]),
	.datab(vcc),
	.datac(\CPU|state.100~regout ),
	.datad(\CPU|Equal18~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~0 .lut_mask = 16'h5000;
defparam \CPU|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneii_lcell_comb \CPU|Selector34~1 (
// Equation(s):
// \CPU|Selector34~1_combout  = (!\CPU|instr [27] & ((\CPU|instr [28] & (\CPU|instr [29])) # (!\CPU|instr [28] & ((!\CPU|instr [26])))))

	.dataa(\CPU|instr [29]),
	.datab(\CPU|instr [26]),
	.datac(\CPU|instr [28]),
	.datad(\CPU|instr [27]),
	.cin(gnd),
	.combout(\CPU|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~1 .lut_mask = 16'h00A3;
defparam \CPU|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneii_lcell_comb \CPU|Selector34~2 (
// Equation(s):
// \CPU|Selector34~2_combout  = (\CPU|state.011~regout  & !\CPU|instr [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|state.011~regout ),
	.datad(\CPU|instr [31]),
	.cin(gnd),
	.combout(\CPU|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~2 .lut_mask = 16'h00F0;
defparam \CPU|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneii_lcell_comb \CPU|Selector34~3 (
// Equation(s):
// \CPU|Selector34~3_combout  = (!\CPU|instr [30] & ((\CPU|Selector34~0_combout ) # ((\CPU|Selector34~2_combout  & \CPU|Selector34~1_combout ))))

	.dataa(\CPU|Selector34~0_combout ),
	.datab(\CPU|Selector34~2_combout ),
	.datac(\CPU|Selector34~1_combout ),
	.datad(\CPU|instr [30]),
	.cin(gnd),
	.combout(\CPU|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~3 .lut_mask = 16'h00EA;
defparam \CPU|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneii_lcell_comb \CPU|state~14 (
// Equation(s):
// \CPU|state~14_combout  = (\CPU|state.011~regout  & (!\RST~combout  & \CPU|Equal18~1_combout ))

	.dataa(vcc),
	.datab(\CPU|state.011~regout ),
	.datac(\RST~combout ),
	.datad(\CPU|Equal18~1_combout ),
	.cin(gnd),
	.combout(\CPU|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~14 .lut_mask = 16'h0C00;
defparam \CPU|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \MEM|always0~0 (
// Equation(s):
// \MEM|always0~0_combout  = (\CS_MUX~1_combout  & ((\init~combout  & (\WE_TB~combout )) # (!\init~combout  & ((\CPU|WE~0_combout )))))

	.dataa(\WE_TB~combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CS_MUX~1_combout ),
	.datad(\init~combout ),
	.cin(gnd),
	.combout(\MEM|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|always0~0 .lut_mask = 16'hA0C0;
defparam \MEM|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \CPU|Add1~109 (
// Equation(s):
// \CPU|Add1~109_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|Add1~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~109 .lut_mask = 16'h4B78;
defparam \CPU|Add1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~145 (
// Equation(s):
// \CPU|ShiftLeft0~145_combout  = (\CPU|ShiftLeft0~116_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|ShiftLeft0~116_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~145 .lut_mask = 16'hFCF0;
defparam \CPU|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~147 (
// Equation(s):
// \CPU|ShiftLeft0~147_combout  = (\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|ShiftLeft0~119_combout ))

	.dataa(\CPU|ShiftLeft0~119_combout ),
	.datab(vcc),
	.datac(\CPU|instr [15]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~147 .lut_mask = 16'hF0AA;
defparam \CPU|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \CPU|Add1~116 (
// Equation(s):
// \CPU|Add1~116_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|Add1~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~116 .lut_mask = 16'h4B78;
defparam \CPU|Add1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~150 (
// Equation(s):
// \CPU|ShiftLeft0~150_combout  = (\CPU|reg_or_imm_save~regout  & (((\CPU|instr [15])))) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftLeft0~131_combout ) # ((\CPU|ShiftLeft0~130_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|ShiftLeft0~131_combout ),
	.datac(\CPU|ShiftLeft0~130_combout ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~150 .lut_mask = 16'hFE54;
defparam \CPU|ShiftLeft0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~153 (
// Equation(s):
// \CPU|ShiftLeft0~153_combout  = (\CPU|ShiftLeft0~134_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftLeft0~134_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~153 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftLeft0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[1]));
// synopsys translate_off
defparam \AddressTB[1]~I .input_async_reset = "none";
defparam \AddressTB[1]~I .input_power_up = "low";
defparam \AddressTB[1]~I .input_register_mode = "none";
defparam \AddressTB[1]~I .input_sync_reset = "none";
defparam \AddressTB[1]~I .oe_async_reset = "none";
defparam \AddressTB[1]~I .oe_power_up = "low";
defparam \AddressTB[1]~I .oe_register_mode = "none";
defparam \AddressTB[1]~I .oe_sync_reset = "none";
defparam \AddressTB[1]~I .operation_mode = "input";
defparam \AddressTB[1]~I .output_async_reset = "none";
defparam \AddressTB[1]~I .output_power_up = "low";
defparam \AddressTB[1]~I .output_register_mode = "none";
defparam \AddressTB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST));
// synopsys translate_off
defparam \RST~I .input_async_reset = "none";
defparam \RST~I .input_power_up = "low";
defparam \RST~I .input_register_mode = "none";
defparam \RST~I .input_sync_reset = "none";
defparam \RST~I .oe_async_reset = "none";
defparam \RST~I .oe_power_up = "low";
defparam \RST~I .oe_register_mode = "none";
defparam \RST~I .oe_sync_reset = "none";
defparam \RST~I .operation_mode = "input";
defparam \RST~I .output_async_reset = "none";
defparam \RST~I .output_power_up = "low";
defparam \RST~I .output_register_mode = "none";
defparam \RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneii_lcell_comb \CPU|state~12 (
// Equation(s):
// \CPU|state~12_combout  = (!\CPU|state.000~regout  & !\RST~combout )

	.dataa(\CPU|state.000~regout ),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~12 .lut_mask = 16'h0505;
defparam \CPU|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y18_N7
cycloneii_lcell_ff \CPU|state.001 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|state.001~regout ));

// Location: LCCOMB_X39_Y19_N0
cycloneii_lcell_comb \CPU|state~11 (
// Equation(s):
// \CPU|state~11_combout  = (\CPU|Equal1~0_combout  & (\CPU|state.001~regout  & !\RST~combout ))

	.dataa(\CPU|Equal1~0_combout ),
	.datab(\CPU|state.001~regout ),
	.datac(\RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~11 .lut_mask = 16'h0808;
defparam \CPU|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N1
cycloneii_lcell_ff \CPU|state.010 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|state.010~regout ));

// Location: LCCOMB_X39_Y18_N2
cycloneii_lcell_comb \CPU|Equal3~0 (
// Equation(s):
// \CPU|Equal3~0_combout  = (!\CPU|instr [29] & (!\CPU|instr [30] & !\CPU|instr [31]))

	.dataa(\CPU|instr [29]),
	.datab(vcc),
	.datac(\CPU|instr [30]),
	.datad(\CPU|instr [31]),
	.cin(gnd),
	.combout(\CPU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~0 .lut_mask = 16'h0005;
defparam \CPU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneii_lcell_comb \CPU|Equal0~2 (
// Equation(s):
// \CPU|Equal0~2_combout  = (!\CPU|instr [27] & (\CPU|Equal0~0_combout  & !\CPU|instr [28]))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~2 .lut_mask = 16'h0404;
defparam \CPU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[3]));
// synopsys translate_off
defparam \AddressTB[3]~I .input_async_reset = "none";
defparam \AddressTB[3]~I .input_power_up = "low";
defparam \AddressTB[3]~I .input_register_mode = "none";
defparam \AddressTB[3]~I .input_sync_reset = "none";
defparam \AddressTB[3]~I .oe_async_reset = "none";
defparam \AddressTB[3]~I .oe_power_up = "low";
defparam \AddressTB[3]~I .oe_register_mode = "none";
defparam \AddressTB[3]~I .oe_sync_reset = "none";
defparam \AddressTB[3]~I .operation_mode = "input";
defparam \AddressTB[3]~I .output_async_reset = "none";
defparam \AddressTB[3]~I .output_power_up = "low";
defparam \AddressTB[3]~I .output_register_mode = "none";
defparam \AddressTB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \init~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\init~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(init));
// synopsys translate_off
defparam \init~I .input_async_reset = "none";
defparam \init~I .input_power_up = "low";
defparam \init~I .input_register_mode = "none";
defparam \init~I .input_sync_reset = "none";
defparam \init~I .oe_async_reset = "none";
defparam \init~I .oe_power_up = "low";
defparam \init~I .oe_register_mode = "none";
defparam \init~I .oe_sync_reset = "none";
defparam \init~I .operation_mode = "input";
defparam \init~I .output_async_reset = "none";
defparam \init~I .output_power_up = "low";
defparam \init~I .output_register_mode = "none";
defparam \init~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \Address_MUX[3]~3 (
// Equation(s):
// \Address_MUX[3]~3_combout  = (\init~combout  & ((\AddressTB~combout [3]))) # (!\init~combout  & (\CPU|ADDR[3]~3_combout ))

	.dataa(\CPU|ADDR[3]~3_combout ),
	.datab(\AddressTB~combout [3]),
	.datac(\init~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Address_MUX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[3]~3 .lut_mask = 16'hCACA;
defparam \Address_MUX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y20_N21
cycloneii_lcell_ff \CPU|instr[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[2]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [2]));

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \CPU|op~12 (
// Equation(s):
// \CPU|op~12_combout  = (\CPU|instr [27]) # (((\CPU|instr [28]) # (!\CPU|instr [2])) # (!\CPU|Equal0~0_combout ))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [2]),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|op~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~12 .lut_mask = 16'hFFBF;
defparam \CPU|op~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N11
cycloneii_lcell_ff \CPU|opsave[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [2]));

// Location: LCCOMB_X39_Y18_N24
cycloneii_lcell_comb \CPU|op~8 (
// Equation(s):
// \CPU|op~8_combout  = (\CPU|instr [28]) # (!\CPU|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|op~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~8 .lut_mask = 16'hFF0F;
defparam \CPU|op~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y18_N25
cycloneii_lcell_ff \CPU|reg_or_imm_save (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|reg_or_imm_save~regout ));

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \CPU|alu_in_B[1]~31 (
// Equation(s):
// \CPU|alu_in_B[1]~31_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [1])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\CPU|instr [1]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[1]~31 .lut_mask = 16'hAAF0;
defparam \CPU|alu_in_B[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneii_lcell_comb \CPU|reg_in[2]~30 (
// Equation(s):
// \CPU|reg_in[2]~30_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[2]~35_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [2]))

	.dataa(\CPU|alu_result_save [2]),
	.datab(vcc),
	.datac(\CPU|Mem_Bus[2]~35_combout ),
	.datad(\CPU|alu_or_mem_save~regout ),
	.cin(gnd),
	.combout(\CPU|reg_in[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[2]~30 .lut_mask = 16'hF0AA;
defparam \CPU|reg_in[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \CPU|instr[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [0]));

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \CPU|op~14 (
// Equation(s):
// \CPU|op~14_combout  = (!\CPU|instr [27] & (\CPU|Equal0~0_combout  & (\CPU|instr [0] & !\CPU|instr [28])))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [0]),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|op~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~14 .lut_mask = 16'h0040;
defparam \CPU|op~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N21
cycloneii_lcell_ff \CPU|opsave[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [0]));

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \CPU|alu_result_save[3]~14 (
// Equation(s):
// \CPU|alu_result_save[3]~14_combout  = (!\CPU|opsave [0] & !\CPU|opsave [2])

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|opsave [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~14 .lut_mask = 16'h0303;
defparam \CPU|alu_result_save[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \CPU|reg_in[4]~28 (
// Equation(s):
// \CPU|reg_in[4]~28_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[4]~37_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [4]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [4]),
	.datac(vcc),
	.datad(\CPU|Mem_Bus[4]~37_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[4]~28 .lut_mask = 16'hEE44;
defparam \CPU|reg_in[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \CPU|reg_in[6]~26 (
// Equation(s):
// \CPU|reg_in[6]~26_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[6]~39_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [6]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [6]),
	.datad(\CPU|Mem_Bus[6]~39_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[6]~26 .lut_mask = 16'hFA50;
defparam \CPU|reg_in[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \CPU|reg_in[7]~25 (
// Equation(s):
// \CPU|reg_in[7]~25_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[7]~40_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [7]))

	.dataa(\CPU|alu_result_save [7]),
	.datab(vcc),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[7]~40_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[7]~25 .lut_mask = 16'hFA0A;
defparam \CPU|reg_in[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \CPU|alu_result~17 (
// Equation(s):
// \CPU|alu_result~17_combout  = (!\CPU|opsave [0] & \CPU|opsave [5])

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(vcc),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|alu_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~17 .lut_mask = 16'h3300;
defparam \CPU|alu_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \CPU|instr[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[3]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [3]));

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \CPU|op~10 (
// Equation(s):
// \CPU|op~10_combout  = (\CPU|Equal0~2_combout  & (((\CPU|instr [3])))) # (!\CPU|Equal0~2_combout  & (((!\CPU|Equal18~1_combout )) # (!\CPU|Equal1~0_combout )))

	.dataa(\CPU|Equal1~0_combout ),
	.datab(\CPU|instr [3]),
	.datac(\CPU|Equal18~1_combout ),
	.datad(\CPU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU|op~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~10 .lut_mask = 16'hCC5F;
defparam \CPU|op~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \CPU|opsave[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [3]));

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \CPU|instr[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[4]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [4]));

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \CPU|op~13 (
// Equation(s):
// \CPU|op~13_combout  = (!\CPU|instr [27] & (\CPU|instr [4] & (\CPU|Equal0~0_combout  & !\CPU|instr [28])))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|instr [4]),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|op~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~13 .lut_mask = 16'h0040;
defparam \CPU|op~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N5
cycloneii_lcell_ff \CPU|opsave[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [4]));

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \CPU|Equal6~0 (
// Equation(s):
// \CPU|Equal6~0_combout  = (!\CPU|opsave [0] & (\CPU|opsave [2] & (!\CPU|opsave [3] & !\CPU|opsave [4])))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|opsave [3]),
	.datad(\CPU|opsave [4]),
	.cin(gnd),
	.combout(\CPU|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal6~0 .lut_mask = 16'h0004;
defparam \CPU|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \CPU|alu_in_B[10]~22 (
// Equation(s):
// \CPU|alu_in_B[10]~22_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [10])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(vcc),
	.datab(\CPU|instr [10]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[10]~22 .lut_mask = 16'hCFC0;
defparam \CPU|alu_in_B[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \CPU|Add1~51 (
// Equation(s):
// \CPU|Add1~51_combout  = \CPU|alu_in_B[10]~22_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[10]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~51 .lut_mask = 16'hEF10;
defparam \CPU|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \CPU|Add1~48 (
// Equation(s):
// \CPU|Add1~48_combout  = \CPU|alu_in_B[9]~23_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~48 .lut_mask = 16'hEF10;
defparam \CPU|Add1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \CPU|alu_in_B[13]~19 (
// Equation(s):
// \CPU|alu_in_B[13]~19_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [13])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(vcc),
	.datac(\CPU|instr [13]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[13]~19 .lut_mask = 16'hF5A0;
defparam \CPU|alu_in_B[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N25
cycloneii_lcell_ff \CPU|instr[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[24]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [24]));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \CPU|reg_in[15]~17 (
// Equation(s):
// \CPU|reg_in[15]~17_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[15]~48_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [15]))

	.dataa(\CPU|alu_result_save [15]),
	.datab(vcc),
	.datac(\CPU|Mem_Bus[15]~48_combout ),
	.datad(\CPU|alu_or_mem_save~regout ),
	.cin(gnd),
	.combout(\CPU|reg_in[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[15]~17 .lut_mask = 16'hF0AA;
defparam \CPU|reg_in[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \CPU|alu_result~125 (
// Equation(s):
// \CPU|alu_result~125_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_result~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~125 .lut_mask = 16'hEEFA;
defparam \CPU|alu_result~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \CPU|alu_result_save[12]~23 (
// Equation(s):
// \CPU|alu_result_save[12]~23_combout  = (\CPU|opsave [2] & ((!\CPU|opsave [5]))) # (!\CPU|opsave [2] & (\CPU|opsave [1]))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|opsave [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[12]~23 .lut_mask = 16'h4E4E;
defparam \CPU|alu_result_save[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \CPU|alu_result~139 (
// Equation(s):
// \CPU|alu_result~139_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~139 .lut_mask = 16'hFEBA;
defparam \CPU|alu_result~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \CPU|alu_result_save[21]~30 (
// Equation(s):
// \CPU|alu_result_save[21]~30_combout  = ((\CPU|opsave [1] & \CPU|instr [10])) # (!\CPU|opsave [2])

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(vcc),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[21]~30 .lut_mask = 16'hDD55;
defparam \CPU|alu_result_save[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \CPU|alu_result_save[7]~20 (
// Equation(s):
// \CPU|alu_result_save[7]~20_combout  = (\CPU|opsave [0] & ((\CPU|opsave [2]) # ((\CPU|opsave [1]) # (\CPU|opsave [5]))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~20 .lut_mask = 16'hF0E0;
defparam \CPU|alu_result_save[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \CPU|alu_result_save[21]~31 (
// Equation(s):
// \CPU|alu_result_save[21]~31_combout  = ((\CPU|alu_result_save[7]~20_combout ) # ((\CPU|alu_result~17_combout  & \CPU|alu_result_save[21]~30_combout ))) # (!\CPU|Equal6~3_combout )

	.dataa(\CPU|Equal6~3_combout ),
	.datab(\CPU|alu_result~17_combout ),
	.datac(\CPU|alu_result_save[21]~30_combout ),
	.datad(\CPU|alu_result_save[7]~20_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[21]~31 .lut_mask = 16'hFFD5;
defparam \CPU|alu_result_save[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \CPU|Equal6~1 (
// Equation(s):
// \CPU|Equal6~1_combout  = (\CPU|Equal6~0_combout  & (!\CPU|opsave [5] & !\CPU|opsave [1]))

	.dataa(\CPU|Equal6~0_combout ),
	.datab(vcc),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal6~1 .lut_mask = 16'h000A;
defparam \CPU|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \CPU|Add1~108 (
// Equation(s):
// \CPU|Add1~108_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|Equal6~1_combout ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|Add1~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~108 .lut_mask = 16'h636C;
defparam \CPU|Add1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \CPU|reg_in[20]~12 (
// Equation(s):
// \CPU|reg_in[20]~12_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[20]~53_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [20]))

	.dataa(\CPU|alu_result_save [20]),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|Mem_Bus[20]~53_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|reg_in[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[20]~12 .lut_mask = 16'hE2E2;
defparam \CPU|reg_in[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \CPU|reg_in[24]~8 (
// Equation(s):
// \CPU|reg_in[24]~8_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[24]~57_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [24]))

	.dataa(\CPU|alu_result_save [24]),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|Mem_Bus[24]~57_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|reg_in[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[24]~8 .lut_mask = 16'hE2E2;
defparam \CPU|reg_in[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \CPU|reg_in[26]~6 (
// Equation(s):
// \CPU|reg_in[26]~6_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[26]~59_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [26]))

	.dataa(\CPU|alu_result_save [26]),
	.datab(vcc),
	.datac(\CPU|Mem_Bus[26]~59_combout ),
	.datad(\CPU|alu_or_mem_save~regout ),
	.cin(gnd),
	.combout(\CPU|reg_in[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[26]~6 .lut_mask = 16'hF0AA;
defparam \CPU|reg_in[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \CPU|Equal6~3 (
// Equation(s):
// \CPU|Equal6~3_combout  = (!\CPU|opsave [4] & !\CPU|opsave [3])

	.dataa(vcc),
	.datab(\CPU|opsave [4]),
	.datac(\CPU|opsave [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal6~3 .lut_mask = 16'h0303;
defparam \CPU|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \CPU|alu_result~221 (
// Equation(s):
// \CPU|alu_result~221_combout  = (\CPU|opsave [2] & (((!\CPU|opsave [0])))) # (!\CPU|opsave [2] & (!\CPU|opsave [5] & ((!\CPU|opsave [0]) # (!\CPU|opsave [1]))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [0]),
	.cin(gnd),
	.combout(\CPU|alu_result~221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~221 .lut_mask = 16'h01CF;
defparam \CPU|alu_result~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \CPU|alu_result~240 (
// Equation(s):
// \CPU|alu_result~240_combout  = (\CPU|alu_result~221_combout  & (!\CPU|opsave [3] & !\CPU|opsave [4]))

	.dataa(vcc),
	.datab(\CPU|alu_result~221_combout ),
	.datac(\CPU|opsave [3]),
	.datad(\CPU|opsave [4]),
	.cin(gnd),
	.combout(\CPU|alu_result~240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~240 .lut_mask = 16'h000C;
defparam \CPU|alu_result~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneii_lcell_comb \CPU|alu_in_B[30]~2 (
// Equation(s):
// \CPU|alu_in_B[30]~2_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[30]~2 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \CPU|Add1~102 (
// Equation(s):
// \CPU|Add1~102_combout  = \CPU|alu_in_B[30]~2_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[30]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~102 .lut_mask = 16'hEF10;
defparam \CPU|Add1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \CPU|Add1~115 (
// Equation(s):
// \CPU|Add1~115_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|Add1~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~115 .lut_mask = 16'h4B78;
defparam \CPU|Add1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \CPU|Add1~114 (
// Equation(s):
// \CPU|Add1~114_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|Add1~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~114 .lut_mask = 16'h4B78;
defparam \CPU|Add1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \CPU|Add1~113 (
// Equation(s):
// \CPU|Add1~113_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|Add1~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~113 .lut_mask = 16'h4B78;
defparam \CPU|Add1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \CPU|Add1~112 (
// Equation(s):
// \CPU|Add1~112_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|Equal6~1_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|Add1~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~112 .lut_mask = 16'h663C;
defparam \CPU|Add1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y22
cycloneii_ram_block \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU|Selector34~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|reg_in[31]~1_combout ,\CPU|reg_in[30]~2_combout ,\CPU|reg_in[29]~3_combout ,\CPU|reg_in[28]~4_combout ,\CPU|reg_in[27]~5_combout ,\CPU|reg_in[26]~6_combout ,\CPU|reg_in[25]~7_combout ,\CPU|reg_in[24]~8_combout ,\CPU|reg_in[23]~9_combout ,
\CPU|reg_in[22]~10_combout ,\CPU|reg_in[21]~11_combout ,\CPU|reg_in[20]~12_combout ,\CPU|reg_in[19]~13_combout ,\CPU|reg_in[18]~14_combout ,\CPU|reg_in[17]~15_combout ,\CPU|reg_in[16]~16_combout ,\CPU|reg_in[15]~17_combout ,\CPU|reg_in[14]~18_combout ,
\CPU|reg_in[13]~19_combout ,\CPU|reg_in[12]~20_combout ,\CPU|reg_in[11]~21_combout ,\CPU|reg_in[10]~22_combout ,\CPU|reg_in[9]~23_combout ,\CPU|reg_in[8]~24_combout ,\CPU|reg_in[7]~25_combout ,\CPU|reg_in[6]~26_combout ,\CPU|reg_in[5]~27_combout ,
\CPU|reg_in[4]~28_combout ,\CPU|reg_in[3]~29_combout ,\CPU|reg_in[2]~30_combout ,\CPU|reg_in[1]~31_combout ,\CPU|reg_in[0]~0_combout }),
	.portaaddr({\CPU|dr[4]~4_combout ,\CPU|dr[3]~3_combout ,\CPU|dr[2]~2_combout ,\CPU|dr[1]~1_combout ,\CPU|dr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\CPU|instr [25],\CPU|instr [24],\CPU|instr [23],\CPU|instr [22],\CPU|instr [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ALTSYNCRAM";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \CPU|REG|REG_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X41_Y21
cycloneii_ram_block \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\CPU|Selector34~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|reg_in[31]~1_combout ,\CPU|reg_in[30]~2_combout ,\CPU|reg_in[29]~3_combout ,\CPU|reg_in[28]~4_combout ,\CPU|reg_in[27]~5_combout ,\CPU|reg_in[26]~6_combout ,\CPU|reg_in[25]~7_combout ,\CPU|reg_in[24]~8_combout ,\CPU|reg_in[23]~9_combout ,
\CPU|reg_in[22]~10_combout ,\CPU|reg_in[21]~11_combout ,\CPU|reg_in[20]~12_combout ,\CPU|reg_in[19]~13_combout ,\CPU|reg_in[18]~14_combout ,\CPU|reg_in[17]~15_combout ,\CPU|reg_in[16]~16_combout ,\CPU|reg_in[15]~17_combout ,\CPU|reg_in[14]~18_combout ,
\CPU|reg_in[13]~19_combout ,\CPU|reg_in[12]~20_combout ,\CPU|reg_in[11]~21_combout ,\CPU|reg_in[10]~22_combout ,\CPU|reg_in[9]~23_combout ,\CPU|reg_in[8]~24_combout ,\CPU|reg_in[7]~25_combout ,\CPU|reg_in[6]~26_combout ,\CPU|reg_in[5]~27_combout ,
\CPU|reg_in[4]~28_combout ,\CPU|reg_in[3]~29_combout ,\CPU|reg_in[2]~30_combout ,\CPU|reg_in[1]~31_combout ,\CPU|reg_in[0]~0_combout }),
	.portaaddr({\CPU|dr[4]~4_combout ,\CPU|dr[3]~3_combout ,\CPU|dr[2]~2_combout ,\CPU|dr[1]~1_combout ,\CPU|dr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\CPU|instr [20],\CPU|instr [19],\CPU|instr [18],\CPU|instr [17],\CPU|instr [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Complete_MIPS.ram0_Register_b87da43c.hdl.mif";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ALTSYNCRAM";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \CPU|REG|REG_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneii_lcell_comb \CPU|alu_in_B[31]~1 (
// Equation(s):
// \CPU|alu_in_B[31]~1_combout  = (\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_in_B[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[31]~1 .lut_mask = 16'hFC30;
defparam \CPU|alu_in_B[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \CPU|alu_result~231 (
// Equation(s):
// \CPU|alu_result~231_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ) # (\CPU|alu_in_B[31]~1_combout )))

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\CPU|alu_in_B[31]~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~231 .lut_mask = 16'hCCC0;
defparam \CPU|alu_result~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \CPU|instr[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[7]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [7]));

// Location: LCFF_X37_Y21_N13
cycloneii_lcell_ff \CPU|instr[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [6]));

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \CPU|alu_result_save[31]~36 (
// Equation(s):
// \CPU|alu_result_save[31]~36_combout  = (\CPU|instr [8]) # ((!\CPU|instr [7] & \CPU|instr [6]))

	.dataa(vcc),
	.datab(\CPU|instr [8]),
	.datac(\CPU|instr [7]),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[31]~36 .lut_mask = 16'hCFCC;
defparam \CPU|alu_result_save[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~39 (
// Equation(s):
// \CPU|ShiftLeft0~39_combout  = (\CPU|instr [7]) # (\CPU|instr [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|instr [7]),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~39 .lut_mask = 16'hFFF0;
defparam \CPU|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~135 (
// Equation(s):
// \CPU|ShiftLeft0~135_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 )) # (!\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~135 .lut_mask = 16'h3120;
defparam \CPU|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~154 (
// Equation(s):
// \CPU|ShiftLeft0~154_combout  = (\CPU|ShiftLeft0~135_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(\CPU|instr [15]),
	.datab(vcc),
	.datac(\CPU|ShiftLeft0~135_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~154 .lut_mask = 16'hFAF0;
defparam \CPU|ShiftLeft0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \CPU|alu_result~232 (
// Equation(s):
// \CPU|alu_result~232_combout  = (\CPU|ShiftLeft0~39_combout  & (((\CPU|alu_result_save[31]~36_combout ) # (\CPU|ShiftLeft0~154_combout )))) # (!\CPU|ShiftLeft0~39_combout  & (\CPU|alu_in_B[31]~1_combout  & (!\CPU|alu_result_save[31]~36_combout )))

	.dataa(\CPU|alu_in_B[31]~1_combout ),
	.datab(\CPU|ShiftLeft0~39_combout ),
	.datac(\CPU|alu_result_save[31]~36_combout ),
	.datad(\CPU|ShiftLeft0~154_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~232 .lut_mask = 16'hCEC2;
defparam \CPU|alu_result~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \CPU|alu_result~233 (
// Equation(s):
// \CPU|alu_result~233_combout  = (\CPU|alu_result_save[31]~36_combout  & ((\CPU|alu_result~232_combout  & (\CPU|ShiftLeft0~150_combout )) # (!\CPU|alu_result~232_combout  & ((\CPU|alu_in_B[30]~2_combout ))))) # (!\CPU|alu_result_save[31]~36_combout  & 
// (((\CPU|alu_result~232_combout ))))

	.dataa(\CPU|ShiftLeft0~150_combout ),
	.datab(\CPU|alu_result_save[31]~36_combout ),
	.datac(\CPU|alu_result~232_combout ),
	.datad(\CPU|alu_in_B[30]~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~233 .lut_mask = 16'hBCB0;
defparam \CPU|alu_result~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneii_lcell_comb \CPU|alu_result_save[21]~28 (
// Equation(s):
// \CPU|alu_result_save[21]~28_combout  = (\CPU|opsave [1]) # (\CPU|instr [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[21]~28 .lut_mask = 16'hFFF0;
defparam \CPU|alu_result_save[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \CPU|alu_result_save[31]~37 (
// Equation(s):
// \CPU|alu_result_save[31]~37_combout  = \CPU|opsave [1] $ (!\CPU|instr [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[31]~37 .lut_mask = 16'hF00F;
defparam \CPU|alu_result_save[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \CPU|ShiftRight0~82 (
// Equation(s):
// \CPU|ShiftRight0~82_combout  = (!\CPU|instr [8] & !\CPU|instr [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|instr [8]),
	.datad(\CPU|instr [9]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~82 .lut_mask = 16'h000F;
defparam \CPU|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \CPU|ShiftRight0~137 (
// Equation(s):
// \CPU|ShiftRight0~137_combout  = (!\CPU|instr [7] & (!\CPU|instr [6] & (\CPU|alu_in_B[31]~1_combout  & \CPU|ShiftRight0~82_combout )))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[31]~1_combout ),
	.datad(\CPU|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~137 .lut_mask = 16'h1000;
defparam \CPU|ShiftRight0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \CPU|alu_in_B[5]~27 (
// Equation(s):
// \CPU|alu_in_B[5]~27_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [5])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(\CPU|instr [5]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[5]~27 .lut_mask = 16'hAAF0;
defparam \CPU|alu_in_B[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \CPU|alu_in_B[4]~28 (
// Equation(s):
// \CPU|alu_in_B[4]~28_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [4])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(\CPU|instr [4]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[4]~28 .lut_mask = 16'hAAF0;
defparam \CPU|alu_in_B[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \CPU|ShiftLeft0~57 (
// Equation(s):
// \CPU|ShiftLeft0~57_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[4]~28_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[5]~27_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[5]~27_combout ),
	.datac(\CPU|alu_in_B[4]~28_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~57 .lut_mask = 16'hA088;
defparam \CPU|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~91 (
// Equation(s):
// \CPU|ShiftLeft0~91_combout  = (\CPU|instr [9] & (!\CPU|instr [8] & ((\CPU|ShiftLeft0~58_combout ) # (\CPU|ShiftLeft0~57_combout ))))

	.dataa(\CPU|ShiftLeft0~58_combout ),
	.datab(\CPU|ShiftLeft0~57_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~91 .lut_mask = 16'h00E0;
defparam \CPU|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneii_lcell_comb \CPU|alu_in_B[2]~30 (
// Equation(s):
// \CPU|alu_in_B[2]~30_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [2])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(\CPU|instr [2]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[2]~30 .lut_mask = 16'hBB88;
defparam \CPU|alu_in_B[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \CPU|alu_in_B[3]~29 (
// Equation(s):
// \CPU|alu_in_B[3]~29_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [3])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\CPU|instr [3]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[3]~29 .lut_mask = 16'hBB88;
defparam \CPU|alu_in_B[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~43 (
// Equation(s):
// \CPU|ShiftLeft0~43_combout  = (!\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[2]~30_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[3]~29_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[2]~30_combout ),
	.datad(\CPU|alu_in_B[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~43 .lut_mask = 16'h3120;
defparam \CPU|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \CPU|alu_in_B[0]~0 (
// Equation(s):
// \CPU|alu_in_B[0]~0_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [0])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(vcc),
	.datac(\CPU|instr [0]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[0]~0 .lut_mask = 16'hF5A0;
defparam \CPU|alu_in_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~42 (
// Equation(s):
// \CPU|ShiftLeft0~42_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[0]~0_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[1]~31_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~42 .lut_mask = 16'hC840;
defparam \CPU|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~90 (
// Equation(s):
// \CPU|ShiftLeft0~90_combout  = (\CPU|instr [8] & (\CPU|instr [9] & ((\CPU|ShiftLeft0~43_combout ) # (\CPU|ShiftLeft0~42_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftLeft0~43_combout ),
	.datad(\CPU|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~90 .lut_mask = 16'h8880;
defparam \CPU|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~95 (
// Equation(s):
// \CPU|ShiftLeft0~95_combout  = (\CPU|ShiftLeft0~91_combout ) # ((\CPU|ShiftLeft0~90_combout ) # ((\CPU|ShiftLeft0~94_combout  & !\CPU|instr [9])))

	.dataa(\CPU|ShiftLeft0~94_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftLeft0~91_combout ),
	.datad(\CPU|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~95 .lut_mask = 16'hFFF2;
defparam \CPU|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \CPU|alu_result~234 (
// Equation(s):
// \CPU|alu_result~234_combout  = (\CPU|alu_result_save[21]~29_combout  & (!\CPU|alu_result_save[31]~37_combout  & (\CPU|ShiftRight0~137_combout ))) # (!\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result_save[31]~37_combout ) # 
// ((\CPU|ShiftLeft0~95_combout ))))

	.dataa(\CPU|alu_result_save[21]~29_combout ),
	.datab(\CPU|alu_result_save[31]~37_combout ),
	.datac(\CPU|ShiftRight0~137_combout ),
	.datad(\CPU|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~234 .lut_mask = 16'h7564;
defparam \CPU|alu_result~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~235 (
// Equation(s):
// \CPU|alu_result~235_combout  = (\CPU|alu_result_save[21]~28_combout  & (((\CPU|alu_result~234_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result~234_combout  & ((\CPU|alu_result~233_combout ))) # (!\CPU|alu_result~234_combout  & 
// (\CPU|ShiftLeft0~142_combout ))))

	.dataa(\CPU|ShiftLeft0~142_combout ),
	.datab(\CPU|alu_result~233_combout ),
	.datac(\CPU|alu_result_save[21]~28_combout ),
	.datad(\CPU|alu_result~234_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~235 .lut_mask = 16'hFC0A;
defparam \CPU|alu_result~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \CPU|Add1~103 (
// Equation(s):
// \CPU|Add1~103_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & ((\CPU|Add1~102_combout  & (!\CPU|Add1~101 )) # (!\CPU|Add1~102_combout  & (\CPU|Add1~101  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & 
// ((\CPU|Add1~102_combout  & ((\CPU|Add1~101 ) # (GND))) # (!\CPU|Add1~102_combout  & (!\CPU|Add1~101 ))))
// \CPU|Add1~104  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & (\CPU|Add1~102_combout  & !\CPU|Add1~101 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & ((\CPU|Add1~102_combout ) # (!\CPU|Add1~101 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\CPU|Add1~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~101 ),
	.combout(\CPU|Add1~103_combout ),
	.cout(\CPU|Add1~104 ));
// synopsys translate_off
defparam \CPU|Add1~103 .lut_mask = 16'h694D;
defparam \CPU|Add1~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \CPU|Add1~106 (
// Equation(s):
// \CPU|Add1~106_combout  = \CPU|Add1~105_combout  $ (\CPU|Add1~104  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\CPU|Add1~105_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\CPU|Add1~104 ),
	.combout(\CPU|Add1~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~106 .lut_mask = 16'hA55A;
defparam \CPU|Add1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \CPU|alu_result~236 (
// Equation(s):
// \CPU|alu_result~236_combout  = (\CPU|alu_result_save[12]~23_combout  & (((\CPU|Add1~106_combout )) # (!\CPU|opsave [2]))) # (!\CPU|alu_result_save[12]~23_combout  & (\CPU|opsave [2] & (\CPU|alu_result~235_combout )))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~235_combout ),
	.datad(\CPU|Add1~106_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~236 .lut_mask = 16'hEA62;
defparam \CPU|alu_result~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \CPU|alu_result~237 (
// Equation(s):
// \CPU|alu_result~237_combout  = (\CPU|opsave [2] & (((\CPU|alu_result~236_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_in_B[31]~1_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31  $ (\CPU|alu_result~236_combout ))) # 
// (!\CPU|alu_in_B[31]~1_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31  & \CPU|alu_result~236_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_in_B[31]~1_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\CPU|alu_result~236_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~237 .lut_mask = 16'hBE40;
defparam \CPU|alu_result~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \CPU|alu_result~238 (
// Equation(s):
// \CPU|alu_result~238_combout  = (\CPU|alu_result~240_combout  & ((\CPU|alu_result~231_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~237_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~231_combout ),
	.datac(\CPU|alu_result~240_combout ),
	.datad(\CPU|alu_result~237_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~238 .lut_mask = 16'hD0C0;
defparam \CPU|alu_result~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N21
cycloneii_lcell_ff \CPU|alu_result_save[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~238_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [31]));

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \CPU|reg_in[31]~1 (
// Equation(s):
// \CPU|reg_in[31]~1_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[31]~64_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [31]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [31]),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[31]~64_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[31]~1 .lut_mask = 16'hFC0C;
defparam \CPU|reg_in[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \CPU|Add1~110 (
// Equation(s):
// \CPU|Add1~110_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|Equal6~1_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|Add1~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~110 .lut_mask = 16'h663C;
defparam \CPU|Add1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \CPU|Add1~78 (
// Equation(s):
// \CPU|Add1~78_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  $ (\CPU|Add1~108_combout  $ (\CPU|Add1~77 )))) # (GND)
// \CPU|Add1~79  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  & ((!\CPU|Add1~77 ) # (!\CPU|Add1~108_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  & (!\CPU|Add1~108_combout  & !\CPU|Add1~77 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\CPU|Add1~108_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~77 ),
	.combout(\CPU|Add1~78_combout ),
	.cout(\CPU|Add1~79 ));
// synopsys translate_off
defparam \CPU|Add1~78 .lut_mask = 16'h962B;
defparam \CPU|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \CPU|Add1~80 (
// Equation(s):
// \CPU|Add1~80_combout  = (\CPU|Add1~109_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & (!\CPU|Add1~79 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & ((\CPU|Add1~79 ) # (GND))))) # (!\CPU|Add1~109_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & (\CPU|Add1~79  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & (!\CPU|Add1~79 ))))
// \CPU|Add1~81  = CARRY((\CPU|Add1~109_combout  & ((!\CPU|Add1~79 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ))) # (!\CPU|Add1~109_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & !\CPU|Add1~79 )))

	.dataa(\CPU|Add1~109_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~79 ),
	.combout(\CPU|Add1~80_combout ),
	.cout(\CPU|Add1~81 ));
// synopsys translate_off
defparam \CPU|Add1~80 .lut_mask = 16'h692B;
defparam \CPU|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \CPU|Add1~82 (
// Equation(s):
// \CPU|Add1~82_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  $ (\CPU|Add1~110_combout  $ (\CPU|Add1~81 )))) # (GND)
// \CPU|Add1~83  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  & ((!\CPU|Add1~81 ) # (!\CPU|Add1~110_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  & (!\CPU|Add1~110_combout  & !\CPU|Add1~81 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\CPU|Add1~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~81 ),
	.combout(\CPU|Add1~82_combout ),
	.cout(\CPU|Add1~83 ));
// synopsys translate_off
defparam \CPU|Add1~82 .lut_mask = 16'h962B;
defparam \CPU|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \CPU|Add1~84 (
// Equation(s):
// \CPU|Add1~84_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & ((\CPU|Add1~111_combout  & (!\CPU|Add1~83 )) # (!\CPU|Add1~111_combout  & (\CPU|Add1~83  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & ((\CPU|Add1~111_combout  
// & ((\CPU|Add1~83 ) # (GND))) # (!\CPU|Add1~111_combout  & (!\CPU|Add1~83 ))))
// \CPU|Add1~85  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & (\CPU|Add1~111_combout  & !\CPU|Add1~83 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & ((\CPU|Add1~111_combout ) # (!\CPU|Add1~83 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\CPU|Add1~111_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~83 ),
	.combout(\CPU|Add1~84_combout ),
	.cout(\CPU|Add1~85 ));
// synopsys translate_off
defparam \CPU|Add1~84 .lut_mask = 16'h694D;
defparam \CPU|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \CPU|Add1~86 (
// Equation(s):
// \CPU|Add1~86_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  $ (\CPU|Add1~112_combout  $ (\CPU|Add1~85 )))) # (GND)
// \CPU|Add1~87  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  & ((!\CPU|Add1~85 ) # (!\CPU|Add1~112_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  & (!\CPU|Add1~112_combout  & !\CPU|Add1~85 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\CPU|Add1~112_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~85 ),
	.combout(\CPU|Add1~86_combout ),
	.cout(\CPU|Add1~87 ));
// synopsys translate_off
defparam \CPU|Add1~86 .lut_mask = 16'h962B;
defparam \CPU|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \CPU|Add1~88 (
// Equation(s):
// \CPU|Add1~88_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & ((\CPU|Add1~113_combout  & (!\CPU|Add1~87 )) # (!\CPU|Add1~113_combout  & (\CPU|Add1~87  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & ((\CPU|Add1~113_combout  
// & ((\CPU|Add1~87 ) # (GND))) # (!\CPU|Add1~113_combout  & (!\CPU|Add1~87 ))))
// \CPU|Add1~89  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & (\CPU|Add1~113_combout  & !\CPU|Add1~87 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & ((\CPU|Add1~113_combout ) # (!\CPU|Add1~87 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\CPU|Add1~113_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~87 ),
	.combout(\CPU|Add1~88_combout ),
	.cout(\CPU|Add1~89 ));
// synopsys translate_off
defparam \CPU|Add1~88 .lut_mask = 16'h694D;
defparam \CPU|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \CPU|Add1~90 (
// Equation(s):
// \CPU|Add1~90_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  $ (\CPU|Add1~114_combout  $ (\CPU|Add1~89 )))) # (GND)
// \CPU|Add1~91  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  & ((!\CPU|Add1~89 ) # (!\CPU|Add1~114_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  & (!\CPU|Add1~114_combout  & !\CPU|Add1~89 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\CPU|Add1~114_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~89 ),
	.combout(\CPU|Add1~90_combout ),
	.cout(\CPU|Add1~91 ));
// synopsys translate_off
defparam \CPU|Add1~90 .lut_mask = 16'h962B;
defparam \CPU|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \CPU|Add1~94 (
// Equation(s):
// \CPU|Add1~94_combout  = ((\CPU|Add1~116_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  $ (\CPU|Add1~93 )))) # (GND)
// \CPU|Add1~95  = CARRY((\CPU|Add1~116_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  & !\CPU|Add1~93 )) # (!\CPU|Add1~116_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ) # (!\CPU|Add1~93 ))))

	.dataa(\CPU|Add1~116_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~93 ),
	.combout(\CPU|Add1~94_combout ),
	.cout(\CPU|Add1~95 ));
// synopsys translate_off
defparam \CPU|Add1~94 .lut_mask = 16'h964D;
defparam \CPU|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \CPU|Add1~97 (
// Equation(s):
// \CPU|Add1~97_combout  = (\CPU|Add1~96_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & (!\CPU|Add1~95 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & ((\CPU|Add1~95 ) # (GND))))) # (!\CPU|Add1~96_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & (\CPU|Add1~95  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & (!\CPU|Add1~95 ))))
// \CPU|Add1~98  = CARRY((\CPU|Add1~96_combout  & ((!\CPU|Add1~95 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ))) # (!\CPU|Add1~96_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & !\CPU|Add1~95 )))

	.dataa(\CPU|Add1~96_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~95 ),
	.combout(\CPU|Add1~97_combout ),
	.cout(\CPU|Add1~98 ));
// synopsys translate_off
defparam \CPU|Add1~97 .lut_mask = 16'h692B;
defparam \CPU|Add1~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \CPU|Add1~100 (
// Equation(s):
// \CPU|Add1~100_combout  = ((\CPU|Add1~99_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  $ (\CPU|Add1~98 )))) # (GND)
// \CPU|Add1~101  = CARRY((\CPU|Add1~99_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & !\CPU|Add1~98 )) # (!\CPU|Add1~99_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ) # (!\CPU|Add1~98 ))))

	.dataa(\CPU|Add1~99_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~98 ),
	.combout(\CPU|Add1~100_combout ),
	.cout(\CPU|Add1~101 ));
// synopsys translate_off
defparam \CPU|Add1~100 .lut_mask = 16'h964D;
defparam \CPU|Add1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneii_lcell_comb \CPU|alu_result~223 (
// Equation(s):
// \CPU|alu_result~223_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\CPU|alu_result~223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~223 .lut_mask = 16'h8A80;
defparam \CPU|alu_result~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~105 (
// Equation(s):
// \CPU|ShiftLeft0~105_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~105 .lut_mask = 16'hE040;
defparam \CPU|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~115 (
// Equation(s):
// \CPU|ShiftLeft0~115_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~115 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~118 (
// Equation(s):
// \CPU|ShiftLeft0~118_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~118 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~119 (
// Equation(s):
// \CPU|ShiftLeft0~119_combout  = (\CPU|instr [6] & (\CPU|ShiftLeft0~115_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftLeft0~118_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftLeft0~115_combout ),
	.datad(\CPU|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~119 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~106 (
// Equation(s):
// \CPU|ShiftLeft0~106_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~106 .lut_mask = 16'h0B08;
defparam \CPU|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~120 (
// Equation(s):
// \CPU|ShiftLeft0~120_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~105_combout ) # ((\CPU|ShiftLeft0~106_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~119_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~105_combout ),
	.datac(\CPU|ShiftLeft0~119_combout ),
	.datad(\CPU|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~120 .lut_mask = 16'hFAD8;
defparam \CPU|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~141 (
// Equation(s):
// \CPU|ShiftLeft0~141_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftLeft0~120_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|ShiftLeft0~120_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~141 .lut_mask = 16'hCCF0;
defparam \CPU|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \CPU|alu_result_save[21]~29 (
// Equation(s):
// \CPU|alu_result_save[21]~29_combout  = (\CPU|opsave [1]) # ((!\CPU|instr [10] & \CPU|instr [9]))

	.dataa(\CPU|instr [10]),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|instr [9]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[21]~29 .lut_mask = 16'hF5F0;
defparam \CPU|alu_result_save[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \CPU|alu_in_B[14]~18 (
// Equation(s):
// \CPU|alu_in_B[14]~18_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [14])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(vcc),
	.datab(\CPU|instr [14]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[14]~18 .lut_mask = 16'hCFC0;
defparam \CPU|alu_in_B[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~87 (
// Equation(s):
// \CPU|ShiftLeft0~87_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[12]~20_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[14]~18_combout )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[12]~20_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~87 .lut_mask = 16'h0D08;
defparam \CPU|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \CPU|instr[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[11]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [11]));

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \CPU|alu_in_B[11]~21 (
// Equation(s):
// \CPU|alu_in_B[11]~21_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [11])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(vcc),
	.datab(\CPU|instr [11]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[11]~21 .lut_mask = 16'hCFC0;
defparam \CPU|alu_in_B[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~86 (
// Equation(s):
// \CPU|ShiftLeft0~86_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[11]~21_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[13]~19_combout ))))

	.dataa(\CPU|alu_in_B[13]~19_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[11]~21_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~86 .lut_mask = 16'hE020;
defparam \CPU|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \CPU|alu_in_B[7]~25 (
// Equation(s):
// \CPU|alu_in_B[7]~25_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [7])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[7]~25 .lut_mask = 16'hBB88;
defparam \CPU|alu_in_B[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \CPU|ShiftLeft0~69 (
// Equation(s):
// \CPU|ShiftLeft0~69_combout  = (\CPU|instr [7] & ((\CPU|alu_in_B[7]~25_combout ) # ((!\CPU|instr [6])))) # (!\CPU|instr [7] & (((\CPU|instr [6] & \CPU|alu_in_B[9]~23_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[7]~25_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~69 .lut_mask = 16'hDA8A;
defparam \CPU|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~70 (
// Equation(s):
// \CPU|ShiftLeft0~70_combout  = (\CPU|ShiftLeft0~69_combout  & (((\CPU|instr [6]) # (\CPU|alu_in_B[8]~24_combout )))) # (!\CPU|ShiftLeft0~69_combout  & (\CPU|alu_in_B[10]~22_combout  & (!\CPU|instr [6])))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|ShiftLeft0~69_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[8]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~70 .lut_mask = 16'hCEC2;
defparam \CPU|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~88 (
// Equation(s):
// \CPU|ShiftLeft0~88_combout  = (\CPU|instr [8] & (((\CPU|ShiftLeft0~70_combout )))) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~87_combout ) # ((\CPU|ShiftLeft0~86_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~87_combout ),
	.datac(\CPU|ShiftLeft0~86_combout ),
	.datad(\CPU|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~88 .lut_mask = 16'hFE54;
defparam \CPU|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \CPU|ShiftLeft0~40 (
// Equation(s):
// \CPU|ShiftLeft0~40_combout  = (\CPU|instr [6] & (!\CPU|instr [7] & (\CPU|alu_in_B[1]~31_combout ))) # (!\CPU|instr [6] & (\CPU|instr [7] & ((\CPU|alu_in_B[0]~0_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~40 .lut_mask = 16'h6420;
defparam \CPU|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \CPU|ShiftLeft0~41 (
// Equation(s):
// \CPU|ShiftLeft0~41_combout  = (\CPU|ShiftLeft0~40_combout ) # ((!\CPU|instr [6] & (!\CPU|instr [7] & \CPU|alu_in_B[2]~30_combout )))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|ShiftLeft0~40_combout ),
	.datad(\CPU|alu_in_B[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~41 .lut_mask = 16'hF1F0;
defparam \CPU|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \CPU|alu_in_B[6]~26 (
// Equation(s):
// \CPU|alu_in_B[6]~26_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [6])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[6]~26 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~53 (
// Equation(s):
// \CPU|ShiftLeft0~53_combout  = (\CPU|instr [7] & ((\CPU|instr [6]) # ((\CPU|alu_in_B[4]~28_combout )))) # (!\CPU|instr [7] & (!\CPU|instr [6] & (\CPU|alu_in_B[6]~26_combout )))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[6]~26_combout ),
	.datad(\CPU|alu_in_B[4]~28_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~53 .lut_mask = 16'hBA98;
defparam \CPU|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~54 (
// Equation(s):
// \CPU|ShiftLeft0~54_combout  = (\CPU|instr [6] & ((\CPU|ShiftLeft0~53_combout  & (\CPU|alu_in_B[3]~29_combout )) # (!\CPU|ShiftLeft0~53_combout  & ((\CPU|alu_in_B[5]~27_combout ))))) # (!\CPU|instr [6] & (((\CPU|ShiftLeft0~53_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[3]~29_combout ),
	.datac(\CPU|alu_in_B[5]~27_combout ),
	.datad(\CPU|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~54 .lut_mask = 16'hDDA0;
defparam \CPU|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~85 (
// Equation(s):
// \CPU|ShiftLeft0~85_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~41_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~54_combout )))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~41_combout ),
	.datac(vcc),
	.datad(\CPU|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~85 .lut_mask = 16'hDD88;
defparam \CPU|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~89 (
// Equation(s):
// \CPU|ShiftLeft0~89_combout  = (\CPU|instr [9] & ((\CPU|ShiftLeft0~85_combout ))) # (!\CPU|instr [9] & (\CPU|ShiftLeft0~88_combout ))

	.dataa(vcc),
	.datab(\CPU|ShiftLeft0~88_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~89 .lut_mask = 16'hFC0C;
defparam \CPU|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \CPU|alu_result~226 (
// Equation(s):
// \CPU|alu_result~226_combout  = (\CPU|alu_result_save[31]~37_combout  & (((!\CPU|alu_result_save[21]~29_combout )))) # (!\CPU|alu_result_save[31]~37_combout  & ((\CPU|alu_result_save[21]~29_combout  & (\CPU|ShiftRight0~136_combout )) # 
// (!\CPU|alu_result_save[21]~29_combout  & ((\CPU|ShiftLeft0~89_combout )))))

	.dataa(\CPU|ShiftRight0~136_combout ),
	.datab(\CPU|alu_result_save[31]~37_combout ),
	.datac(\CPU|alu_result_save[21]~29_combout ),
	.datad(\CPU|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~226 .lut_mask = 16'h2F2C;
defparam \CPU|alu_result~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \CPU|alu_result~227 (
// Equation(s):
// \CPU|alu_result~227_combout  = (\CPU|alu_result_save[21]~28_combout  & (((\CPU|alu_result~226_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result~226_combout  & (\CPU|alu_result~225_combout )) # (!\CPU|alu_result~226_combout  & 
// ((\CPU|ShiftLeft0~141_combout )))))

	.dataa(\CPU|alu_result~225_combout ),
	.datab(\CPU|alu_result_save[21]~28_combout ),
	.datac(\CPU|ShiftLeft0~141_combout ),
	.datad(\CPU|alu_result~226_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~227 .lut_mask = 16'hEE30;
defparam \CPU|alu_result~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \CPU|alu_result~228 (
// Equation(s):
// \CPU|alu_result~228_combout  = (\CPU|opsave [2] & (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~227_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result_save[12]~23_combout ) # ((\CPU|alu_result~223_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~223_combout ),
	.datad(\CPU|alu_result~227_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~228 .lut_mask = 16'h7654;
defparam \CPU|alu_result~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \CPU|alu_result~229 (
// Equation(s):
// \CPU|alu_result~229_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~228_combout  & (\CPU|Equal12~34_combout )) # (!\CPU|alu_result~228_combout  & ((\CPU|Add1~103_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~228_combout ))))

	.dataa(\CPU|Equal12~34_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Add1~103_combout ),
	.datad(\CPU|alu_result~228_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~229 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \CPU|alu_result~230 (
// Equation(s):
// \CPU|alu_result~230_combout  = (\CPU|alu_result~240_combout  & ((\CPU|alu_result~222_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~229_combout ))))

	.dataa(\CPU|alu_result~222_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~240_combout ),
	.datad(\CPU|alu_result~229_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~230 .lut_mask = 16'hB0A0;
defparam \CPU|alu_result~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N9
cycloneii_lcell_ff \CPU|alu_result_save[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~230_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [30]));

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \CPU|reg_in[30]~2 (
// Equation(s):
// \CPU|reg_in[30]~2_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[30]~63_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [30]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [30]),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[30]~63_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[30]~2 .lut_mask = 16'hFC0C;
defparam \CPU|reg_in[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneii_lcell_comb \CPU|alu_result_save[3]~12 (
// Equation(s):
// \CPU|alu_result_save[3]~12_combout  = (\CPU|opsave [0] & (!\CPU|opsave [1] & (!\CPU|opsave [2] & !\CPU|opsave [5]))) # (!\CPU|opsave [0] & (((\CPU|opsave [2]))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|opsave [2]),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~12 .lut_mask = 16'h3034;
defparam \CPU|alu_result_save[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \CPU|alu_result~213 (
// Equation(s):
// \CPU|alu_result~213_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~213 .lut_mask = 16'hFEBA;
defparam \CPU|alu_result~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \CPU|alu_result_save[28]~33 (
// Equation(s):
// \CPU|alu_result_save[28]~33_combout  = (\CPU|opsave [1]) # (!\CPU|opsave [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[28]~33 .lut_mask = 16'hF0FF;
defparam \CPU|alu_result_save[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~49 (
// Equation(s):
// \CPU|ShiftLeft0~49_combout  = (\CPU|instr [7] & ((\CPU|alu_in_B[3]~29_combout ) # ((\CPU|instr [6])))) # (!\CPU|instr [7] & (((\CPU|alu_in_B[5]~27_combout  & !\CPU|instr [6]))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[3]~29_combout ),
	.datac(\CPU|alu_in_B[5]~27_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~49 .lut_mask = 16'hAAD8;
defparam \CPU|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~50 (
// Equation(s):
// \CPU|ShiftLeft0~50_combout  = (\CPU|instr [6] & ((\CPU|ShiftLeft0~49_combout  & ((\CPU|alu_in_B[2]~30_combout ))) # (!\CPU|ShiftLeft0~49_combout  & (\CPU|alu_in_B[4]~28_combout )))) # (!\CPU|instr [6] & (((\CPU|ShiftLeft0~49_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[4]~28_combout ),
	.datac(\CPU|alu_in_B[2]~30_combout ),
	.datad(\CPU|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~50 .lut_mask = 16'hF588;
defparam \CPU|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~51 (
// Equation(s):
// \CPU|ShiftLeft0~51_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~38_combout  & ((!\CPU|instr [7])))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~50_combout ))))

	.dataa(\CPU|ShiftLeft0~38_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~50_combout ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~51 .lut_mask = 16'h30B8;
defparam \CPU|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~65 (
// Equation(s):
// \CPU|ShiftLeft0~65_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[6]~26_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[7]~25_combout )))) # (!\CPU|instr [7] & (((\CPU|instr [6]))))

	.dataa(\CPU|alu_in_B[7]~25_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[6]~26_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~65 .lut_mask = 16'hF838;
defparam \CPU|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \CPU|ShiftLeft0~66 (
// Equation(s):
// \CPU|ShiftLeft0~66_combout  = (\CPU|instr [7] & (((\CPU|ShiftLeft0~65_combout )))) # (!\CPU|instr [7] & ((\CPU|ShiftLeft0~65_combout  & (\CPU|alu_in_B[8]~24_combout )) # (!\CPU|ShiftLeft0~65_combout  & ((\CPU|alu_in_B[9]~23_combout )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[8]~24_combout ),
	.datac(\CPU|ShiftLeft0~65_combout ),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~66 .lut_mask = 16'hE5E0;
defparam \CPU|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~82 (
// Equation(s):
// \CPU|ShiftLeft0~82_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[11]~21_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[13]~19_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[11]~21_combout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[13]~19_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~82 .lut_mask = 16'h4540;
defparam \CPU|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~81 (
// Equation(s):
// \CPU|ShiftLeft0~81_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[10]~22_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[12]~20_combout )))))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~81 .lut_mask = 16'hB080;
defparam \CPU|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~83 (
// Equation(s):
// \CPU|ShiftLeft0~83_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~66_combout )) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~82_combout ) # (\CPU|ShiftLeft0~81_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~66_combout ),
	.datac(\CPU|ShiftLeft0~82_combout ),
	.datad(\CPU|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~83 .lut_mask = 16'hDDD8;
defparam \CPU|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~84 (
// Equation(s):
// \CPU|ShiftLeft0~84_combout  = (\CPU|instr [9] & (\CPU|ShiftLeft0~51_combout )) # (!\CPU|instr [9] & ((\CPU|ShiftLeft0~83_combout )))

	.dataa(vcc),
	.datab(\CPU|ShiftLeft0~51_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~84 .lut_mask = 16'hCFC0;
defparam \CPU|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \CPU|alu_result_save[28]~34 (
// Equation(s):
// \CPU|alu_result_save[28]~34_combout  = ((!\CPU|instr [10] & \CPU|opsave [1])) # (!\CPU|opsave [5])

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|instr [10]),
	.datac(vcc),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[28]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[28]~34 .lut_mask = 16'h7755;
defparam \CPU|alu_result_save[28]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneii_lcell_comb \CPU|alu_in_B[15]~32 (
// Equation(s):
// \CPU|alu_in_B[15]~32_combout  = (\CPU|reg_or_imm_save~regout  & \CPU|instr [15])

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_in_B[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[15]~32 .lut_mask = 16'hC0C0;
defparam \CPU|alu_in_B[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \CPU|ShiftRight0~63 (
// Equation(s):
// \CPU|ShiftRight0~63_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )) # (!\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~63 .lut_mask = 16'h3120;
defparam \CPU|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \CPU|ShiftRight0~62 (
// Equation(s):
// \CPU|ShiftRight0~62_combout  = (!\CPU|instr [6] & (\CPU|instr [7] & \CPU|alu_in_B[31]~1_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[31]~1_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~62 .lut_mask = 16'h3000;
defparam \CPU|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \CPU|ShiftRight0~64 (
// Equation(s):
// \CPU|ShiftRight0~64_combout  = (\CPU|ShiftRight0~62_combout ) # ((!\CPU|instr [7] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftRight0~63_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~63_combout ),
	.datad(\CPU|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~64 .lut_mask = 16'hFF54;
defparam \CPU|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \CPU|ShiftRight0~153 (
// Equation(s):
// \CPU|ShiftRight0~153_combout  = (!\CPU|instr [9] & (\CPU|ShiftRight0~64_combout  & !\CPU|instr [8]))

	.dataa(\CPU|instr [9]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~64_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~153 .lut_mask = 16'h0050;
defparam \CPU|ShiftRight0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \CPU|alu_result~216 (
// Equation(s):
// \CPU|alu_result~216_combout  = (\CPU|alu_result_save[28]~35_combout  & (((\CPU|Add1~100_combout )) # (!\CPU|alu_result_save[28]~34_combout ))) # (!\CPU|alu_result_save[28]~35_combout  & (\CPU|alu_result_save[28]~34_combout  & (\CPU|ShiftRight0~153_combout 
// )))

	.dataa(\CPU|alu_result_save[28]~35_combout ),
	.datab(\CPU|alu_result_save[28]~34_combout ),
	.datac(\CPU|ShiftRight0~153_combout ),
	.datad(\CPU|Add1~100_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~216 .lut_mask = 16'hEA62;
defparam \CPU|alu_result~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~217 (
// Equation(s):
// \CPU|alu_result~217_combout  = (\CPU|alu_result_save[28]~33_combout  & (((\CPU|alu_result~216_combout )))) # (!\CPU|alu_result_save[28]~33_combout  & ((\CPU|alu_result~216_combout  & ((\CPU|ShiftLeft0~84_combout ))) # (!\CPU|alu_result~216_combout  & 
// (\CPU|alu_result~215_combout ))))

	.dataa(\CPU|alu_result~215_combout ),
	.datab(\CPU|alu_result_save[28]~33_combout ),
	.datac(\CPU|ShiftLeft0~84_combout ),
	.datad(\CPU|alu_result~216_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~217 .lut_mask = 16'hFC22;
defparam \CPU|alu_result~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \CPU|alu_result~218 (
// Equation(s):
// \CPU|alu_result~218_combout  = (\CPU|alu_result_save[3]~13_combout  & (\CPU|alu_result_save[3]~12_combout  & (\CPU|alu_result~213_combout ))) # (!\CPU|alu_result_save[3]~13_combout  & (((\CPU|alu_result~217_combout )) # 
// (!\CPU|alu_result_save[3]~12_combout )))

	.dataa(\CPU|alu_result_save[3]~13_combout ),
	.datab(\CPU|alu_result_save[3]~12_combout ),
	.datac(\CPU|alu_result~213_combout ),
	.datad(\CPU|alu_result~217_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~218 .lut_mask = 16'hD591;
defparam \CPU|alu_result~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \CPU|alu_result~219 (
// Equation(s):
// \CPU|alu_result~219_combout  = (\CPU|alu_result_save[3]~14_combout  & ((\CPU|alu_in_B[29]~3_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  $ (!\CPU|alu_result~218_combout ))) # (!\CPU|alu_in_B[29]~3_combout  & 
// (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & !\CPU|alu_result~218_combout )))) # (!\CPU|alu_result_save[3]~14_combout  & (((\CPU|alu_result~218_combout ))))

	.dataa(\CPU|alu_in_B[29]~3_combout ),
	.datab(\CPU|alu_result_save[3]~14_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\CPU|alu_result~218_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~219 .lut_mask = 16'hB348;
defparam \CPU|alu_result~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \CPU|alu_result~220 (
// Equation(s):
// \CPU|alu_result~220_combout  = (\CPU|Equal6~3_combout  & (\CPU|alu_result~219_combout  & ((!\CPU|opsave [5]) # (!\CPU|alu_result_save[3]~14_combout ))))

	.dataa(\CPU|Equal6~3_combout ),
	.datab(\CPU|alu_result_save[3]~14_combout ),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|alu_result~219_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~220 .lut_mask = 16'h2A00;
defparam \CPU|alu_result~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N19
cycloneii_lcell_ff \CPU|alu_result_save[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~220_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [29]));

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \CPU|reg_in[29]~3 (
// Equation(s):
// \CPU|reg_in[29]~3_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[29]~62_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [29]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [29]),
	.datac(vcc),
	.datad(\CPU|Mem_Bus[29]~62_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[29]~3 .lut_mask = 16'hEE44;
defparam \CPU|reg_in[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \CPU|alu_result_save[3]~13 (
// Equation(s):
// \CPU|alu_result_save[3]~13_combout  = (\CPU|opsave [0]) # ((!\CPU|opsave [2] & \CPU|opsave [1]))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|opsave [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~13 .lut_mask = 16'hDCDC;
defparam \CPU|alu_result_save[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \CPU|alu_result~205 (
// Equation(s):
// \CPU|alu_result~205_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\CPU|alu_result~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~205 .lut_mask = 16'hFDF8;
defparam \CPU|alu_result~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \CPU|alu_result_save[3]~8 (
// Equation(s):
// \CPU|alu_result_save[3]~8_combout  = (\CPU|instr [9]) # ((!\CPU|instr [8] & \CPU|instr [7]))

	.dataa(vcc),
	.datab(\CPU|instr [9]),
	.datac(\CPU|instr [8]),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~8 .lut_mask = 16'hCFCC;
defparam \CPU|alu_result_save[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~132 (
// Equation(s):
// \CPU|ShiftLeft0~132_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )) # (!\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~132 .lut_mask = 16'h5140;
defparam \CPU|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~151 (
// Equation(s):
// \CPU|ShiftLeft0~151_combout  = (\CPU|ShiftLeft0~132_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftLeft0~132_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~151 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftLeft0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~124 (
// Equation(s):
// \CPU|ShiftLeft0~124_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~124 .lut_mask = 16'hC840;
defparam \CPU|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~144 (
// Equation(s):
// \CPU|ShiftLeft0~144_combout  = (\CPU|reg_or_imm_save~regout  & (((\CPU|instr [15])))) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftLeft0~125_combout ) # ((\CPU|ShiftLeft0~124_combout ))))

	.dataa(\CPU|ShiftLeft0~125_combout ),
	.datab(\CPU|ShiftLeft0~124_combout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~144 .lut_mask = 16'hF0EE;
defparam \CPU|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~133 (
// Equation(s):
// \CPU|ShiftLeft0~133_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ))) # (!\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~133 .lut_mask = 16'h5410;
defparam \CPU|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~152 (
// Equation(s):
// \CPU|ShiftLeft0~152_combout  = (\CPU|ShiftLeft0~133_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(\CPU|instr [15]),
	.datab(vcc),
	.datac(\CPU|ShiftLeft0~133_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~152 .lut_mask = 16'hFAF0;
defparam \CPU|ShiftLeft0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \CPU|alu_result~206 (
// Equation(s):
// \CPU|alu_result~206_combout  = (\CPU|ShiftRight0~82_combout  & (!\CPU|alu_result_save[3]~8_combout  & ((\CPU|ShiftLeft0~152_combout )))) # (!\CPU|ShiftRight0~82_combout  & ((\CPU|alu_result_save[3]~8_combout ) # ((\CPU|ShiftLeft0~144_combout ))))

	.dataa(\CPU|ShiftRight0~82_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftLeft0~144_combout ),
	.datad(\CPU|ShiftLeft0~152_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~206 .lut_mask = 16'h7654;
defparam \CPU|alu_result~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \CPU|alu_result~207 (
// Equation(s):
// \CPU|alu_result~207_combout  = (\CPU|alu_result_save[3]~8_combout  & ((\CPU|alu_result~206_combout  & (\CPU|ShiftLeft0~114_combout )) # (!\CPU|alu_result~206_combout  & ((\CPU|ShiftLeft0~151_combout ))))) # (!\CPU|alu_result_save[3]~8_combout  & 
// (((\CPU|alu_result~206_combout ))))

	.dataa(\CPU|ShiftLeft0~114_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftLeft0~151_combout ),
	.datad(\CPU|alu_result~206_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~207 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~78 (
// Equation(s):
// \CPU|ShiftLeft0~78_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[10]~22_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[12]~20_combout )))))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~78 .lut_mask = 16'h0B08;
defparam \CPU|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~77 (
// Equation(s):
// \CPU|ShiftLeft0~77_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[9]~23_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[11]~21_combout ))))

	.dataa(\CPU|alu_in_B[11]~21_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[9]~23_combout ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~77 .lut_mask = 16'hC088;
defparam \CPU|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~79 (
// Equation(s):
// \CPU|ShiftLeft0~79_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~62_combout )) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~78_combout ) # (\CPU|ShiftLeft0~77_combout ))))

	.dataa(\CPU|ShiftLeft0~62_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~78_combout ),
	.datad(\CPU|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~79 .lut_mask = 16'hBBB8;
defparam \CPU|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~45 (
// Equation(s):
// \CPU|ShiftLeft0~45_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[1]~31_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[3]~29_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|alu_in_B[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~45 .lut_mask = 16'hA280;
defparam \CPU|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~46 (
// Equation(s):
// \CPU|ShiftLeft0~46_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[2]~30_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[4]~28_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[4]~28_combout ),
	.datad(\CPU|alu_in_B[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~46 .lut_mask = 16'h5410;
defparam \CPU|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~47 (
// Equation(s):
// \CPU|ShiftLeft0~47_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~44_combout )) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~45_combout ) # (\CPU|ShiftLeft0~46_combout ))))

	.dataa(\CPU|ShiftLeft0~44_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~45_combout ),
	.datad(\CPU|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~47 .lut_mask = 16'hBBB8;
defparam \CPU|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~80 (
// Equation(s):
// \CPU|ShiftLeft0~80_combout  = (\CPU|instr [9] & ((\CPU|ShiftLeft0~47_combout ))) # (!\CPU|instr [9] & (\CPU|ShiftLeft0~79_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftLeft0~79_combout ),
	.datad(\CPU|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~80 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \CPU|ShiftRight0~34 (
// Equation(s):
// \CPU|ShiftRight0~34_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~34 .lut_mask = 16'hC480;
defparam \CPU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \CPU|ShiftRight0~35 (
// Equation(s):
// \CPU|ShiftRight0~35_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~35 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \CPU|ShiftRight0~36 (
// Equation(s):
// \CPU|ShiftRight0~36_combout  = (\CPU|ShiftRight0~34_combout ) # ((!\CPU|instr [6] & \CPU|ShiftRight0~35_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~34_combout ),
	.datad(\CPU|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~36 .lut_mask = 16'hF3F0;
defparam \CPU|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \CPU|ShiftRight0~152 (
// Equation(s):
// \CPU|ShiftRight0~152_combout  = (\CPU|ShiftRight0~82_combout  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~36_combout )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|ShiftRight0~36_combout ),
	.datac(\CPU|ShiftRight0~82_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~152 .lut_mask = 16'hA0C0;
defparam \CPU|ShiftRight0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \CPU|alu_result_save[28]~35 (
// Equation(s):
// \CPU|alu_result_save[28]~35_combout  = ((\CPU|instr [10] & !\CPU|opsave [1])) # (!\CPU|opsave [5])

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|instr [10]),
	.datac(vcc),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[28]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[28]~35 .lut_mask = 16'h55DD;
defparam \CPU|alu_result_save[28]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \CPU|alu_result~208 (
// Equation(s):
// \CPU|alu_result~208_combout  = (\CPU|alu_result_save[28]~34_combout  & ((\CPU|alu_result_save[28]~35_combout  & ((\CPU|Add1~97_combout ))) # (!\CPU|alu_result_save[28]~35_combout  & (\CPU|ShiftRight0~152_combout )))) # 
// (!\CPU|alu_result_save[28]~34_combout  & (((\CPU|alu_result_save[28]~35_combout ))))

	.dataa(\CPU|alu_result_save[28]~34_combout ),
	.datab(\CPU|ShiftRight0~152_combout ),
	.datac(\CPU|alu_result_save[28]~35_combout ),
	.datad(\CPU|Add1~97_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~208 .lut_mask = 16'hF858;
defparam \CPU|alu_result~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~209 (
// Equation(s):
// \CPU|alu_result~209_combout  = (\CPU|alu_result_save[28]~33_combout  & (((\CPU|alu_result~208_combout )))) # (!\CPU|alu_result_save[28]~33_combout  & ((\CPU|alu_result~208_combout  & ((\CPU|ShiftLeft0~80_combout ))) # (!\CPU|alu_result~208_combout  & 
// (\CPU|alu_result~207_combout ))))

	.dataa(\CPU|alu_result_save[28]~33_combout ),
	.datab(\CPU|alu_result~207_combout ),
	.datac(\CPU|ShiftLeft0~80_combout ),
	.datad(\CPU|alu_result~208_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~209 .lut_mask = 16'hFA44;
defparam \CPU|alu_result~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \CPU|alu_result~210 (
// Equation(s):
// \CPU|alu_result~210_combout  = (\CPU|alu_result_save[3]~12_combout  & ((\CPU|alu_result_save[3]~13_combout  & (\CPU|alu_result~205_combout )) # (!\CPU|alu_result_save[3]~13_combout  & ((\CPU|alu_result~209_combout ))))) # 
// (!\CPU|alu_result_save[3]~12_combout  & (!\CPU|alu_result_save[3]~13_combout ))

	.dataa(\CPU|alu_result_save[3]~12_combout ),
	.datab(\CPU|alu_result_save[3]~13_combout ),
	.datac(\CPU|alu_result~205_combout ),
	.datad(\CPU|alu_result~209_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~210 .lut_mask = 16'hB391;
defparam \CPU|alu_result~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \CPU|alu_result~211 (
// Equation(s):
// \CPU|alu_result~211_combout  = (\CPU|alu_result_save[3]~14_combout  & ((\CPU|alu_in_B[28]~4_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  $ (!\CPU|alu_result~210_combout ))) # (!\CPU|alu_in_B[28]~4_combout  & 
// (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & !\CPU|alu_result~210_combout )))) # (!\CPU|alu_result_save[3]~14_combout  & (((\CPU|alu_result~210_combout ))))

	.dataa(\CPU|alu_in_B[28]~4_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\CPU|alu_result_save[3]~14_combout ),
	.datad(\CPU|alu_result~210_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~211 .lut_mask = 16'h8F60;
defparam \CPU|alu_result~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \CPU|alu_result~212 (
// Equation(s):
// \CPU|alu_result~212_combout  = (\CPU|Equal6~3_combout  & (\CPU|alu_result~211_combout  & ((!\CPU|opsave [5]) # (!\CPU|alu_result_save[3]~14_combout ))))

	.dataa(\CPU|alu_result_save[3]~14_combout ),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|Equal6~3_combout ),
	.datad(\CPU|alu_result~211_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~212 .lut_mask = 16'h7000;
defparam \CPU|alu_result~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N5
cycloneii_lcell_ff \CPU|alu_result_save[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~212_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [28]));

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \CPU|reg_in[28]~4 (
// Equation(s):
// \CPU|reg_in[28]~4_combout  = (\CPU|alu_or_mem_save~regout  & (\CPU|Mem_Bus[28]~61_combout )) # (!\CPU|alu_or_mem_save~regout  & ((\CPU|alu_result_save [28])))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|Mem_Bus[28]~61_combout ),
	.datad(\CPU|alu_result_save [28]),
	.cin(gnd),
	.combout(\CPU|reg_in[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[28]~4 .lut_mask = 16'hF3C0;
defparam \CPU|reg_in[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \CPU|alu_result~202 (
// Equation(s):
// \CPU|alu_result~202_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|alu_result~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~202 .lut_mask = 16'hE200;
defparam \CPU|alu_result~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \CPU|ShiftRight0~106 (
// Equation(s):
// \CPU|ShiftRight0~106_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|ShiftRight0~35_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~91_combout ))))

	.dataa(\CPU|ShiftRight0~91_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~106 .lut_mask = 16'h0E02;
defparam \CPU|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \CPU|ShiftRight0~105 (
// Equation(s):
// \CPU|ShiftRight0~105_combout  = (!\CPU|instr [6] & (\CPU|alu_in_B[31]~1_combout  & !\CPU|instr [7]))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[31]~1_combout ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~105 .lut_mask = 16'h0030;
defparam \CPU|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneii_lcell_comb \CPU|ShiftRight0~107 (
// Equation(s):
// \CPU|ShiftRight0~107_combout  = (\CPU|instr [8] & (((\CPU|ShiftRight0~105_combout )))) # (!\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~106_combout ))))

	.dataa(\CPU|alu_in_B[15]~32_combout ),
	.datab(\CPU|ShiftRight0~106_combout ),
	.datac(\CPU|ShiftRight0~105_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~107 .lut_mask = 16'hF0EE;
defparam \CPU|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \CPU|ShiftRight0~135 (
// Equation(s):
// \CPU|ShiftRight0~135_combout  = (!\CPU|instr [9] & \CPU|ShiftRight0~107_combout )

	.dataa(\CPU|instr [9]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~107_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~135 .lut_mask = 16'h5050;
defparam \CPU|ShiftRight0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \CPU|alu_result_save[7]~15 (
// Equation(s):
// \CPU|alu_result_save[7]~15_combout  = (!\CPU|opsave [5]) # (!\CPU|opsave [2])

	.dataa(\CPU|opsave [2]),
	.datab(vcc),
	.datac(\CPU|opsave [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~15 .lut_mask = 16'h5F5F;
defparam \CPU|alu_result_save[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \CPU|alu_result_save[7]~16 (
// Equation(s):
// \CPU|alu_result_save[7]~16_combout  = (\CPU|instr [10]) # ((\CPU|instr [8] & !\CPU|instr [9]))

	.dataa(vcc),
	.datab(\CPU|instr [8]),
	.datac(\CPU|instr [9]),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~16 .lut_mask = 16'hFF0C;
defparam \CPU|alu_result_save[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~121 (
// Equation(s):
// \CPU|ShiftLeft0~121_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~121 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~122 (
// Equation(s):
// \CPU|ShiftLeft0~122_combout  = (\CPU|instr [6] & ((\CPU|ShiftLeft0~118_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftLeft0~121_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftLeft0~121_combout ),
	.datad(\CPU|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~122 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~149 (
// Equation(s):
// \CPU|ShiftLeft0~149_combout  = (\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|ShiftLeft0~122_combout ))

	.dataa(vcc),
	.datab(\CPU|ShiftLeft0~122_combout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~149 .lut_mask = 16'hF0CC;
defparam \CPU|ShiftLeft0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \CPU|alu_result~22 (
// Equation(s):
// \CPU|alu_result~22_combout  = (!\CPU|instr [10] & !\CPU|instr [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|instr [10]),
	.datad(\CPU|instr [9]),
	.cin(gnd),
	.combout(\CPU|alu_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~22 .lut_mask = 16'h000F;
defparam \CPU|alu_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~108 (
// Equation(s):
// \CPU|ShiftLeft0~108_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~108 .lut_mask = 16'hB080;
defparam \CPU|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~109 (
// Equation(s):
// \CPU|ShiftLeft0~109_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~109 .lut_mask = 16'hDD88;
defparam \CPU|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~110 (
// Equation(s):
// \CPU|ShiftLeft0~110_combout  = (\CPU|ShiftLeft0~108_combout ) # ((!\CPU|instr [6] & \CPU|ShiftLeft0~109_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftLeft0~108_combout ),
	.datad(\CPU|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~110 .lut_mask = 16'hF3F0;
defparam \CPU|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~140 (
// Equation(s):
// \CPU|ShiftLeft0~140_combout  = (!\CPU|instr [8] & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|ShiftLeft0~110_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~110_combout ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~140 .lut_mask = 16'h3210;
defparam \CPU|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~93 (
// Equation(s):
// \CPU|ShiftLeft0~93_combout  = (\CPU|ShiftLeft0~92_combout  & (((\CPU|alu_in_B[12]~20_combout )) # (!\CPU|instr [6]))) # (!\CPU|ShiftLeft0~92_combout  & (\CPU|instr [6] & ((\CPU|alu_in_B[14]~18_combout ))))

	.dataa(\CPU|ShiftLeft0~92_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[12]~20_combout ),
	.datad(\CPU|alu_in_B[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~93 .lut_mask = 16'hE6A2;
defparam \CPU|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \CPU|ShiftLeft0~111 (
// Equation(s):
// \CPU|ShiftLeft0~111_combout  = (\CPU|ShiftLeft0~140_combout ) # ((\CPU|instr [8] & \CPU|ShiftLeft0~93_combout ))

	.dataa(\CPU|instr [8]),
	.datab(vcc),
	.datac(\CPU|ShiftLeft0~140_combout ),
	.datad(\CPU|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~111 .lut_mask = 16'hFAF0;
defparam \CPU|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \CPU|alu_result~199 (
// Equation(s):
// \CPU|alu_result~199_combout  = (\CPU|alu_result_save[7]~16_combout  & (((!\CPU|alu_result~22_combout )))) # (!\CPU|alu_result_save[7]~16_combout  & ((\CPU|alu_result~22_combout  & (\CPU|ShiftLeft0~150_combout )) # (!\CPU|alu_result~22_combout  & 
// ((\CPU|ShiftLeft0~111_combout )))))

	.dataa(\CPU|ShiftLeft0~150_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|alu_result~22_combout ),
	.datad(\CPU|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~199 .lut_mask = 16'h2F2C;
defparam \CPU|alu_result~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \CPU|alu_result~200 (
// Equation(s):
// \CPU|alu_result~200_combout  = (\CPU|alu_result_save[7]~16_combout  & ((\CPU|alu_result~199_combout  & (\CPU|ShiftLeft0~76_combout )) # (!\CPU|alu_result~199_combout  & ((\CPU|ShiftLeft0~149_combout ))))) # (!\CPU|alu_result_save[7]~16_combout  & 
// (((\CPU|alu_result~199_combout ))))

	.dataa(\CPU|ShiftLeft0~76_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftLeft0~149_combout ),
	.datad(\CPU|alu_result~199_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~200 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \CPU|alu_result~201 (
// Equation(s):
// \CPU|alu_result~201_combout  = (\CPU|alu_result_save[7]~17_combout  & (\CPU|alu_result_save[7]~15_combout )) # (!\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result_save[7]~15_combout  & (\CPU|Add1~94_combout )) # (!\CPU|alu_result_save[7]~15_combout  
// & ((\CPU|alu_result~200_combout )))))

	.dataa(\CPU|alu_result_save[7]~17_combout ),
	.datab(\CPU|alu_result_save[7]~15_combout ),
	.datac(\CPU|Add1~94_combout ),
	.datad(\CPU|alu_result~200_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~201 .lut_mask = 16'hD9C8;
defparam \CPU|alu_result~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \CPU|alu_result~203 (
// Equation(s):
// \CPU|alu_result~203_combout  = (\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result~201_combout  & (\CPU|alu_result~202_combout )) # (!\CPU|alu_result~201_combout  & ((\CPU|ShiftRight0~135_combout ))))) # (!\CPU|alu_result_save[7]~17_combout  & 
// (((\CPU|alu_result~201_combout ))))

	.dataa(\CPU|alu_result_save[7]~17_combout ),
	.datab(\CPU|alu_result~202_combout ),
	.datac(\CPU|ShiftRight0~135_combout ),
	.datad(\CPU|alu_result~201_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~203 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \CPU|alu_result_save[27]~7 (
// Equation(s):
// \CPU|alu_result_save[27]~7_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~31_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~203_combout )))

	.dataa(\CPU|Equal12~31_combout ),
	.datab(\CPU|alu_result_save[7]~18_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~203_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[27]~7 .lut_mask = 16'hBB88;
defparam \CPU|alu_result_save[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \CPU|alu_result~204 (
// Equation(s):
// \CPU|alu_result~204_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|alu_result~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~204 .lut_mask = 16'hFFE2;
defparam \CPU|alu_result~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \CPU|alu_result_save[27]~19 (
// Equation(s):
// \CPU|alu_result_save[27]~19_combout  = (!\CPU|alu_result_save[7]~18_combout  & (\CPU|alu_result~17_combout  & ((\CPU|instr [10]) # (!\CPU|opsave [2]))))

	.dataa(\CPU|alu_result_save[7]~18_combout ),
	.datab(\CPU|alu_result~17_combout ),
	.datac(\CPU|instr [10]),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[27]~19 .lut_mask = 16'h4044;
defparam \CPU|alu_result_save[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \CPU|alu_result_save[7]~17 (
// Equation(s):
// \CPU|alu_result_save[7]~17_combout  = ((\CPU|opsave [1] & \CPU|opsave [5])) # (!\CPU|opsave [2])

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|opsave [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~17 .lut_mask = 16'hD5D5;
defparam \CPU|alu_result_save[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \CPU|alu_result_save[27]~21 (
// Equation(s):
// \CPU|alu_result_save[27]~21_combout  = (!\CPU|alu_result_save[7]~20_combout  & (!\CPU|opsave [4] & !\CPU|opsave [3]))

	.dataa(\CPU|alu_result_save[7]~20_combout ),
	.datab(vcc),
	.datac(\CPU|opsave [4]),
	.datad(\CPU|opsave [3]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[27]~21 .lut_mask = 16'h0005;
defparam \CPU|alu_result_save[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \CPU|alu_result_save[27]~32 (
// Equation(s):
// \CPU|alu_result_save[27]~32_combout  = ((\CPU|alu_result_save[27]~19_combout  & \CPU|alu_result_save[7]~17_combout )) # (!\CPU|alu_result_save[27]~21_combout )

	.dataa(vcc),
	.datab(\CPU|alu_result_save[27]~19_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|alu_result_save[27]~21_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[27]~32 .lut_mask = 16'hC0FF;
defparam \CPU|alu_result_save[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N19
cycloneii_lcell_ff \CPU|alu_result_save[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[27]~7_combout ),
	.sdata(\CPU|alu_result~204_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[27]~32_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [27]));

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \CPU|reg_in[27]~5 (
// Equation(s):
// \CPU|reg_in[27]~5_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[27]~60_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [27]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [27]),
	.datad(\CPU|Mem_Bus[27]~60_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[27]~5 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneii_lcell_comb \CPU|Equal12~29 (
// Equation(s):
// \CPU|Equal12~29_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  $ (((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|Equal12~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~29 .lut_mask = 16'h1BE4;
defparam \CPU|Equal12~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \CPU|ShiftRight0~65 (
// Equation(s):
// \CPU|ShiftRight0~65_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~65 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \CPU|ShiftRight0~66 (
// Equation(s):
// \CPU|ShiftRight0~66_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|ShiftRight0~65_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~41_combout ))))

	.dataa(\CPU|ShiftRight0~41_combout ),
	.datab(\CPU|ShiftRight0~65_combout ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~66 .lut_mask = 16'h0C0A;
defparam \CPU|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \CPU|ShiftRight0~67 (
// Equation(s):
// \CPU|ShiftRight0~67_combout  = (\CPU|instr [8] & (((\CPU|ShiftRight0~64_combout )))) # (!\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~66_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~66_combout ),
	.datad(\CPU|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~67 .lut_mask = 16'hFE54;
defparam \CPU|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \CPU|ShiftRight0~133 (
// Equation(s):
// \CPU|ShiftRight0~133_combout  = (\CPU|ShiftRight0~67_combout  & !\CPU|instr [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~67_combout ),
	.datad(\CPU|instr [9]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~133 .lut_mask = 16'h00F0;
defparam \CPU|ShiftRight0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \CPU|ShiftLeft0~38 (
// Equation(s):
// \CPU|ShiftLeft0~38_combout  = (\CPU|instr [6] & ((\CPU|alu_in_B[0]~0_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[1]~31_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~38 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~67 (
// Equation(s):
// \CPU|ShiftLeft0~67_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~50_combout ))) # (!\CPU|instr [8] & (\CPU|ShiftLeft0~66_combout ))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~66_combout ),
	.datac(\CPU|ShiftLeft0~50_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~67 .lut_mask = 16'hE4E4;
defparam \CPU|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~68 (
// Equation(s):
// \CPU|ShiftLeft0~68_combout  = (\CPU|instr [9] & (!\CPU|ShiftLeft0~39_combout  & (\CPU|ShiftLeft0~38_combout ))) # (!\CPU|instr [9] & (((\CPU|ShiftLeft0~67_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|ShiftLeft0~39_combout ),
	.datac(\CPU|ShiftLeft0~38_combout ),
	.datad(\CPU|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~68 .lut_mask = 16'h7520;
defparam \CPU|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~126 (
// Equation(s):
// \CPU|ShiftLeft0~126_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~126 .lut_mask = 16'hC840;
defparam \CPU|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~127 (
// Equation(s):
// \CPU|ShiftLeft0~127_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~127 .lut_mask = 16'h4450;
defparam \CPU|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~146 (
// Equation(s):
// \CPU|ShiftLeft0~146_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & (((\CPU|ShiftLeft0~126_combout ) # (\CPU|ShiftLeft0~127_combout ))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|ShiftLeft0~126_combout ),
	.datac(\CPU|ShiftLeft0~127_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~146 .lut_mask = 16'hAAFC;
defparam \CPU|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~102 (
// Equation(s):
// \CPU|ShiftLeft0~102_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )) # (!\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~102 .lut_mask = 16'h00AC;
defparam \CPU|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~101 (
// Equation(s):
// \CPU|ShiftLeft0~101_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[14]~18_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[15]~17_combout ))))

	.dataa(\CPU|alu_in_B[15]~17_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~101 .lut_mask = 16'hC808;
defparam \CPU|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~103 (
// Equation(s):
// \CPU|ShiftLeft0~103_combout  = (\CPU|ShiftLeft0~101_combout ) # ((!\CPU|instr [7] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftLeft0~102_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftLeft0~102_combout ),
	.datad(\CPU|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~103 .lut_mask = 16'hFF54;
defparam \CPU|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~104 (
// Equation(s):
// \CPU|ShiftLeft0~104_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~81_combout ) # ((\CPU|ShiftLeft0~82_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~103_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~81_combout ),
	.datac(\CPU|ShiftLeft0~82_combout ),
	.datad(\CPU|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~104 .lut_mask = 16'hFDA8;
defparam \CPU|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \CPU|alu_result~187 (
// Equation(s):
// \CPU|alu_result~187_combout  = (\CPU|alu_result~22_combout  & (!\CPU|alu_result_save[7]~16_combout  & (\CPU|ShiftLeft0~146_combout ))) # (!\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout ) # ((\CPU|ShiftLeft0~104_combout ))))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftLeft0~146_combout ),
	.datad(\CPU|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~187 .lut_mask = 16'h7564;
defparam \CPU|alu_result~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~188 (
// Equation(s):
// \CPU|alu_result~188_combout  = (\CPU|alu_result_save[7]~16_combout  & ((\CPU|alu_result~187_combout  & ((\CPU|ShiftLeft0~68_combout ))) # (!\CPU|alu_result~187_combout  & (\CPU|ShiftLeft0~145_combout )))) # (!\CPU|alu_result_save[7]~16_combout  & 
// (((\CPU|alu_result~187_combout ))))

	.dataa(\CPU|ShiftLeft0~145_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftLeft0~68_combout ),
	.datad(\CPU|alu_result~187_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~188 .lut_mask = 16'hF388;
defparam \CPU|alu_result~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \CPU|alu_result~189 (
// Equation(s):
// \CPU|alu_result~189_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result_save[7]~17_combout ) # ((\CPU|Add1~90_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & (!\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result~188_combout ))))

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|alu_result_save[7]~17_combout ),
	.datac(\CPU|Add1~90_combout ),
	.datad(\CPU|alu_result~188_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~189 .lut_mask = 16'hB9A8;
defparam \CPU|alu_result~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \CPU|alu_result~191 (
// Equation(s):
// \CPU|alu_result~191_combout  = (\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result~189_combout  & (\CPU|alu_result~190_combout )) # (!\CPU|alu_result~189_combout  & ((\CPU|ShiftRight0~133_combout ))))) # (!\CPU|alu_result_save[7]~17_combout  & 
// (((\CPU|alu_result~189_combout ))))

	.dataa(\CPU|alu_result~190_combout ),
	.datab(\CPU|alu_result_save[7]~17_combout ),
	.datac(\CPU|ShiftRight0~133_combout ),
	.datad(\CPU|alu_result~189_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~191 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneii_lcell_comb \CPU|alu_result_save[25]~5 (
// Equation(s):
// \CPU|alu_result_save[25]~5_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~29_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~191_combout )))

	.dataa(\CPU|alu_result_save[7]~18_combout ),
	.datab(\CPU|Equal12~29_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~191_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[25]~5 .lut_mask = 16'hDD88;
defparam \CPU|alu_result_save[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneii_lcell_comb \CPU|alu_result~192 (
// Equation(s):
// \CPU|alu_result~192_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|alu_result~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~192 .lut_mask = 16'hFFE4;
defparam \CPU|alu_result~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N19
cycloneii_lcell_ff \CPU|alu_result_save[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[25]~5_combout ),
	.sdata(\CPU|alu_result~192_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[27]~32_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [25]));

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \CPU|reg_in[25]~7 (
// Equation(s):
// \CPU|reg_in[25]~7_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[25]~58_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [25]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [25]),
	.datad(\CPU|Mem_Bus[25]~58_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[25]~7 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \CPU|alu_in_B[23]~9 (
// Equation(s):
// \CPU|alu_in_B[23]~9_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[23]~9 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \CPU|alu_result~174 (
// Equation(s):
// \CPU|alu_result~174_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[23]~9_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(vcc),
	.datab(\CPU|alu_in_B[23]~9_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\CPU|alu_result~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~174 .lut_mask = 16'hF0C0;
defparam \CPU|alu_result~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \CPU|Equal12~26 (
// Equation(s):
// \CPU|Equal12~26_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  $ (((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\CPU|Equal12~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~26 .lut_mask = 16'h1DE2;
defparam \CPU|Equal12~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \CPU|ShiftLeft0~73 (
// Equation(s):
// \CPU|ShiftLeft0~73_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|alu_in_B[8]~24_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[10]~22_combout )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[8]~24_combout ),
	.datad(\CPU|alu_in_B[10]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~73 .lut_mask = 16'hC480;
defparam \CPU|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~74 (
// Equation(s):
// \CPU|ShiftLeft0~74_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[9]~23_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[11]~21_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[11]~21_combout ),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~74 .lut_mask = 16'h3210;
defparam \CPU|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~94 (
// Equation(s):
// \CPU|ShiftLeft0~94_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~73_combout ) # ((\CPU|ShiftLeft0~74_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~93_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~73_combout ),
	.datac(\CPU|ShiftLeft0~74_combout ),
	.datad(\CPU|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~94 .lut_mask = 16'hFDA8;
defparam \CPU|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \CPU|ShiftRight0~130 (
// Equation(s):
// \CPU|ShiftRight0~130_combout  = (\CPU|instr [9] & (((!\CPU|instr [8] & \CPU|ShiftRight0~105_combout )))) # (!\CPU|instr [9] & (\CPU|ShiftRight0~146_combout ))

	.dataa(\CPU|ShiftRight0~146_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~130 .lut_mask = 16'h2E22;
defparam \CPU|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \CPU|ShiftLeft0~58 (
// Equation(s):
// \CPU|ShiftLeft0~58_combout  = (!\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[6]~26_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[7]~25_combout )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[6]~26_combout ),
	.datad(\CPU|alu_in_B[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~58 .lut_mask = 16'h5140;
defparam \CPU|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~59 (
// Equation(s):
// \CPU|ShiftLeft0~59_combout  = (\CPU|ShiftLeft0~58_combout ) # (\CPU|ShiftLeft0~57_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|ShiftLeft0~58_combout ),
	.datad(\CPU|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~59 .lut_mask = 16'hFFF0;
defparam \CPU|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~56 (
// Equation(s):
// \CPU|ShiftLeft0~56_combout  = (\CPU|ShiftLeft0~43_combout ) # ((\CPU|instr [7] & \CPU|ShiftLeft0~38_combout ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|ShiftLeft0~38_combout ),
	.datad(\CPU|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~56 .lut_mask = 16'hFFA0;
defparam \CPU|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~60 (
// Equation(s):
// \CPU|ShiftLeft0~60_combout  = (!\CPU|instr [9] & ((\CPU|instr [8] & ((\CPU|ShiftLeft0~56_combout ))) # (!\CPU|instr [8] & (\CPU|ShiftLeft0~59_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~59_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~60 .lut_mask = 16'h0E04;
defparam \CPU|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \CPU|ShiftLeft0~123 (
// Equation(s):
// \CPU|ShiftLeft0~123_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [8] & (\CPU|ShiftLeft0~110_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~122_combout )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~110_combout ),
	.datad(\CPU|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~123 .lut_mask = 16'h5140;
defparam \CPU|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~142 (
// Equation(s):
// \CPU|ShiftLeft0~142_combout  = (\CPU|ShiftLeft0~123_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~142 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \CPU|alu_result~176 (
// Equation(s):
// \CPU|alu_result~176_combout  = (\CPU|alu_result_save[21]~29_combout  & (\CPU|alu_result_save[21]~28_combout )) # (!\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result_save[21]~28_combout  & (\CPU|ShiftLeft0~60_combout )) # 
// (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|ShiftLeft0~142_combout )))))

	.dataa(\CPU|alu_result_save[21]~29_combout ),
	.datab(\CPU|alu_result_save[21]~28_combout ),
	.datac(\CPU|ShiftLeft0~60_combout ),
	.datad(\CPU|ShiftLeft0~142_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~176 .lut_mask = 16'hD9C8;
defparam \CPU|alu_result~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \CPU|alu_result~177 (
// Equation(s):
// \CPU|alu_result~177_combout  = (\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result~176_combout  & ((\CPU|ShiftRight0~130_combout ))) # (!\CPU|alu_result~176_combout  & (\CPU|ShiftLeft0~94_combout )))) # (!\CPU|alu_result_save[21]~29_combout  & 
// (((\CPU|alu_result~176_combout ))))

	.dataa(\CPU|alu_result_save[21]~29_combout ),
	.datab(\CPU|ShiftLeft0~94_combout ),
	.datac(\CPU|ShiftRight0~130_combout ),
	.datad(\CPU|alu_result~176_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~177 .lut_mask = 16'hF588;
defparam \CPU|alu_result~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \CPU|alu_result~175 (
// Equation(s):
// \CPU|alu_result~175_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\CPU|alu_result~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~175 .lut_mask = 16'hA280;
defparam \CPU|alu_result~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \CPU|alu_result~178 (
// Equation(s):
// \CPU|alu_result~178_combout  = (\CPU|alu_result_save[12]~23_combout  & (!\CPU|opsave [2])) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & (\CPU|alu_result~177_combout )) # (!\CPU|opsave [2] & ((\CPU|alu_result~175_combout )))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~177_combout ),
	.datad(\CPU|alu_result~175_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~178 .lut_mask = 16'h7362;
defparam \CPU|alu_result~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \CPU|alu_result~179 (
// Equation(s):
// \CPU|alu_result~179_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~178_combout  & (\CPU|Equal12~26_combout )) # (!\CPU|alu_result~178_combout  & ((\CPU|Add1~86_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~178_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Equal12~26_combout ),
	.datac(\CPU|Add1~86_combout ),
	.datad(\CPU|alu_result~178_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~179 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \CPU|alu_result~180 (
// Equation(s):
// \CPU|alu_result~180_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|alu_result~174_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~179_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~174_combout ),
	.datac(\CPU|alu_result~179_combout ),
	.datad(\CPU|alu_result_save[21]~31_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~180 .lut_mask = 16'h00DC;
defparam \CPU|alu_result~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \CPU|alu_result_save[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~180_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [23]));

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \CPU|reg_in[23]~9 (
// Equation(s):
// \CPU|reg_in[23]~9_combout  = (\CPU|alu_or_mem_save~regout  & (\CPU|Mem_Bus[23]~56_combout )) # (!\CPU|alu_or_mem_save~regout  & ((\CPU|alu_result_save [23])))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(vcc),
	.datac(\CPU|Mem_Bus[23]~56_combout ),
	.datad(\CPU|alu_result_save [23]),
	.cin(gnd),
	.combout(\CPU|reg_in[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[23]~9 .lut_mask = 16'hF5A0;
defparam \CPU|reg_in[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \CPU|Add1~111 (
// Equation(s):
// \CPU|Add1~111_combout  = \CPU|Equal6~1_combout  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|Equal6~1_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|Add1~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~111 .lut_mask = 16'h2D78;
defparam \CPU|Add1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \CPU|alu_result~168 (
// Equation(s):
// \CPU|alu_result~168_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|alu_result~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~168 .lut_mask = 16'hD800;
defparam \CPU|alu_result~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \CPU|alu_result~169 (
// Equation(s):
// \CPU|alu_result~169_combout  = (\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result_save[21]~28_combout ) # ((\CPU|ShiftLeft0~88_combout )))) # (!\CPU|alu_result_save[21]~29_combout  & (!\CPU|alu_result_save[21]~28_combout  & 
// (\CPU|ShiftLeft0~141_combout )))

	.dataa(\CPU|alu_result_save[21]~29_combout ),
	.datab(\CPU|alu_result_save[21]~28_combout ),
	.datac(\CPU|ShiftLeft0~141_combout ),
	.datad(\CPU|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~169 .lut_mask = 16'hBA98;
defparam \CPU|alu_result~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \CPU|ShiftRight0~89 (
// Equation(s):
// \CPU|ShiftRight0~89_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 )) # (!\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~89 .lut_mask = 16'h4450;
defparam \CPU|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \CPU|ShiftRight0~123 (
// Equation(s):
// \CPU|ShiftRight0~123_combout  = (!\CPU|ShiftLeft0~39_combout  & (\CPU|instr [9] & ((\CPU|ShiftRight0~89_combout ) # (\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|ShiftLeft0~39_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftRight0~89_combout ),
	.datad(\CPU|alu_in_B[15]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~123 .lut_mask = 16'h4440;
defparam \CPU|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \CPU|ShiftRight0~96 (
// Equation(s):
// \CPU|ShiftRight0~96_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ))

	.dataa(vcc),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~96 .lut_mask = 16'hF0CC;
defparam \CPU|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \CPU|ShiftRight0~97 (
// Equation(s):
// \CPU|ShiftRight0~97_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~96_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~70_combout ))

	.dataa(\CPU|ShiftRight0~70_combout ),
	.datab(vcc),
	.datac(\CPU|instr [6]),
	.datad(\CPU|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~97 .lut_mask = 16'hFA0A;
defparam \CPU|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \CPU|ShiftRight0~91 (
// Equation(s):
// \CPU|ShiftRight0~91_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~91 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \CPU|ShiftRight0~124 (
// Equation(s):
// \CPU|ShiftRight0~124_combout  = (\CPU|instr [8] & ((\CPU|instr [6] & ((\CPU|ShiftRight0~91_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~65_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~65_combout ),
	.datad(\CPU|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~124 .lut_mask = 16'hA820;
defparam \CPU|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \CPU|ShiftRight0~125 (
// Equation(s):
// \CPU|ShiftRight0~125_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~124_combout ) # ((!\CPU|instr [8] & \CPU|ShiftRight0~97_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|ShiftRight0~97_combout ),
	.datad(\CPU|ShiftRight0~124_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~125 .lut_mask = 16'h3310;
defparam \CPU|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \CPU|ShiftRight0~126 (
// Equation(s):
// \CPU|ShiftRight0~126_combout  = (\CPU|ShiftRight0~123_combout ) # ((!\CPU|instr [9] & ((\CPU|ShiftRight0~125_combout ) # (\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|ShiftRight0~123_combout ),
	.datac(\CPU|ShiftRight0~125_combout ),
	.datad(\CPU|alu_in_B[15]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~126 .lut_mask = 16'hDDDC;
defparam \CPU|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \CPU|alu_result~170 (
// Equation(s):
// \CPU|alu_result~170_combout  = (\CPU|alu_result~169_combout  & (((\CPU|ShiftRight0~126_combout ) # (!\CPU|alu_result_save[21]~28_combout )))) # (!\CPU|alu_result~169_combout  & (\CPU|ShiftLeft0~55_combout  & (\CPU|alu_result_save[21]~28_combout )))

	.dataa(\CPU|ShiftLeft0~55_combout ),
	.datab(\CPU|alu_result~169_combout ),
	.datac(\CPU|alu_result_save[21]~28_combout ),
	.datad(\CPU|ShiftRight0~126_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~170 .lut_mask = 16'hEC2C;
defparam \CPU|alu_result~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \CPU|alu_result~171 (
// Equation(s):
// \CPU|alu_result~171_combout  = (\CPU|opsave [2] & (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~170_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result_save[12]~23_combout ) # ((\CPU|alu_result~168_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~168_combout ),
	.datad(\CPU|alu_result~170_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~171 .lut_mask = 16'h7654;
defparam \CPU|alu_result~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \CPU|alu_result~172 (
// Equation(s):
// \CPU|alu_result~172_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~171_combout  & (\CPU|Equal12~25_combout )) # (!\CPU|alu_result~171_combout  & ((\CPU|Add1~84_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~171_combout ))))

	.dataa(\CPU|Equal12~25_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Add1~84_combout ),
	.datad(\CPU|alu_result~171_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~172 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \CPU|alu_result~167 (
// Equation(s):
// \CPU|alu_result~167_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|alu_result~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~167 .lut_mask = 16'hFFD8;
defparam \CPU|alu_result~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \CPU|alu_result~173 (
// Equation(s):
// \CPU|alu_result~173_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|opsave [0] & ((\CPU|alu_result~167_combout ))) # (!\CPU|opsave [0] & (\CPU|alu_result~172_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result_save[21]~31_combout ),
	.datac(\CPU|alu_result~172_combout ),
	.datad(\CPU|alu_result~167_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~173 .lut_mask = 16'h3210;
defparam \CPU|alu_result~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \CPU|alu_result_save[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~173_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [22]));

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \CPU|reg_in[22]~10 (
// Equation(s):
// \CPU|reg_in[22]~10_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[22]~55_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [22]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [22]),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[22]~55_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[22]~10 .lut_mask = 16'hFC0C;
defparam \CPU|reg_in[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \CPU|alu_result~160 (
// Equation(s):
// \CPU|alu_result~160_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[21]~11_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\CPU|alu_in_B[21]~11_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\CPU|opsave [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~160 .lut_mask = 16'hE0E0;
defparam \CPU|alu_result~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \CPU|ShiftRight0~37 (
// Equation(s):
// \CPU|ShiftRight0~37_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~37 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \CPU|ShiftRight0~70 (
// Equation(s):
// \CPU|ShiftRight0~70_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~70 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \CPU|ShiftRight0~71 (
// Equation(s):
// \CPU|ShiftRight0~71_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~70_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~37_combout ))

	.dataa(\CPU|instr [6]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~37_combout ),
	.datad(\CPU|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~71 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \CPU|ShiftRight0~118 (
// Equation(s):
// \CPU|ShiftRight0~118_combout  = (\CPU|instr [8] & ((\CPU|instr [6] & ((\CPU|ShiftRight0~65_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~41_combout ))))

	.dataa(\CPU|ShiftRight0~41_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|instr [6]),
	.datad(\CPU|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~118 .lut_mask = 16'hC808;
defparam \CPU|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \CPU|ShiftRight0~119 (
// Equation(s):
// \CPU|ShiftRight0~119_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~118_combout ) # ((!\CPU|instr [8] & \CPU|ShiftRight0~71_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|ShiftRight0~71_combout ),
	.datad(\CPU|ShiftRight0~118_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~119 .lut_mask = 16'h3310;
defparam \CPU|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \CPU|ShiftRight0~144 (
// Equation(s):
// \CPU|ShiftRight0~144_combout  = (\CPU|ShiftRight0~119_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftRight0~119_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~144 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftRight0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \CPU|ShiftRight0~120 (
// Equation(s):
// \CPU|ShiftRight0~120_combout  = (\CPU|instr [9] & (((\CPU|ShiftRight0~64_combout  & !\CPU|instr [8])))) # (!\CPU|instr [9] & (\CPU|ShiftRight0~144_combout ))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|ShiftRight0~144_combout ),
	.datac(\CPU|ShiftRight0~64_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~120 .lut_mask = 16'h44E4;
defparam \CPU|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \CPU|alu_result~163 (
// Equation(s):
// \CPU|alu_result~163_combout  = (\CPU|alu_result~162_combout  & (((\CPU|ShiftRight0~120_combout )) # (!\CPU|alu_result_save[21]~29_combout ))) # (!\CPU|alu_result~162_combout  & (\CPU|alu_result_save[21]~29_combout  & (\CPU|ShiftLeft0~83_combout )))

	.dataa(\CPU|alu_result~162_combout ),
	.datab(\CPU|alu_result_save[21]~29_combout ),
	.datac(\CPU|ShiftLeft0~83_combout ),
	.datad(\CPU|ShiftRight0~120_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~163 .lut_mask = 16'hEA62;
defparam \CPU|alu_result~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \CPU|alu_result~164 (
// Equation(s):
// \CPU|alu_result~164_combout  = (\CPU|alu_result_save[12]~23_combout  & (((!\CPU|opsave [2])))) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & ((\CPU|alu_result~163_combout ))) # (!\CPU|opsave [2] & (\CPU|alu_result~161_combout ))))

	.dataa(\CPU|alu_result~161_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~163_combout ),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~164 .lut_mask = 16'h30EE;
defparam \CPU|alu_result~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \CPU|alu_result~165 (
// Equation(s):
// \CPU|alu_result~165_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~164_combout  & (\CPU|Equal12~24_combout )) # (!\CPU|alu_result~164_combout  & ((\CPU|Add1~82_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~164_combout ))))

	.dataa(\CPU|Equal12~24_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Add1~82_combout ),
	.datad(\CPU|alu_result~164_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~165 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \CPU|alu_result~166 (
// Equation(s):
// \CPU|alu_result~166_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|alu_result~160_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~165_combout ))))

	.dataa(\CPU|alu_result_save[21]~31_combout ),
	.datab(\CPU|alu_result~160_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|alu_result~165_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~166 .lut_mask = 16'h4544;
defparam \CPU|alu_result~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \CPU|alu_result_save[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~166_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [21]));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \CPU|reg_in[21]~11 (
// Equation(s):
// \CPU|reg_in[21]~11_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[21]~54_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [21]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [21]),
	.datac(\CPU|Mem_Bus[21]~54_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|reg_in[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[21]~11 .lut_mask = 16'hE4E4;
defparam \CPU|reg_in[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \CPU|alu_in_B[15]~17 (
// Equation(s):
// \CPU|alu_in_B[15]~17_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[15]~17 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \CPU|Add1~66 (
// Equation(s):
// \CPU|Add1~66_combout  = \CPU|alu_in_B[15]~17_combout  $ (((\CPU|Equal6~0_combout  & (!\CPU|opsave [5] & !\CPU|opsave [1]))))

	.dataa(\CPU|Equal6~0_combout ),
	.datab(\CPU|alu_in_B[15]~17_combout ),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~66 .lut_mask = 16'hCCC6;
defparam \CPU|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \CPU|Add1~60 (
// Equation(s):
// \CPU|Add1~60_combout  = \CPU|alu_in_B[13]~19_combout  $ (((\CPU|Equal6~0_combout  & (!\CPU|opsave [5] & !\CPU|opsave [1]))))

	.dataa(\CPU|Equal6~0_combout ),
	.datab(\CPU|alu_in_B[13]~19_combout ),
	.datac(\CPU|opsave [5]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~60 .lut_mask = 16'hCCC6;
defparam \CPU|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \CPU|Add1~57 (
// Equation(s):
// \CPU|Add1~57_combout  = \CPU|alu_in_B[12]~20_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~57 .lut_mask = 16'hEF10;
defparam \CPU|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \CPU|Add1~52 (
// Equation(s):
// \CPU|Add1~52_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & ((\CPU|Add1~51_combout  & (!\CPU|Add1~50 )) # (!\CPU|Add1~51_combout  & (\CPU|Add1~50  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & ((\CPU|Add1~51_combout  & 
// ((\CPU|Add1~50 ) # (GND))) # (!\CPU|Add1~51_combout  & (!\CPU|Add1~50 ))))
// \CPU|Add1~53  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & (\CPU|Add1~51_combout  & !\CPU|Add1~50 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & ((\CPU|Add1~51_combout ) # (!\CPU|Add1~50 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\CPU|Add1~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~50 ),
	.combout(\CPU|Add1~52_combout ),
	.cout(\CPU|Add1~53 ));
// synopsys translate_off
defparam \CPU|Add1~52 .lut_mask = 16'h694D;
defparam \CPU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \CPU|Add1~64 (
// Equation(s):
// \CPU|Add1~64_combout  = (\CPU|Add1~63_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & (!\CPU|Add1~62 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & ((\CPU|Add1~62 ) # (GND))))) # (!\CPU|Add1~63_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & (\CPU|Add1~62  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & (!\CPU|Add1~62 ))))
// \CPU|Add1~65  = CARRY((\CPU|Add1~63_combout  & ((!\CPU|Add1~62 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ))) # (!\CPU|Add1~63_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & !\CPU|Add1~62 )))

	.dataa(\CPU|Add1~63_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~62 ),
	.combout(\CPU|Add1~64_combout ),
	.cout(\CPU|Add1~65 ));
// synopsys translate_off
defparam \CPU|Add1~64 .lut_mask = 16'h692B;
defparam \CPU|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \CPU|Add1~67 (
// Equation(s):
// \CPU|Add1~67_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  $ (\CPU|Add1~66_combout  $ (\CPU|Add1~65 )))) # (GND)
// \CPU|Add1~68  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  & ((!\CPU|Add1~65 ) # (!\CPU|Add1~66_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  & (!\CPU|Add1~66_combout  & !\CPU|Add1~65 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\CPU|Add1~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~65 ),
	.combout(\CPU|Add1~67_combout ),
	.cout(\CPU|Add1~68 ));
// synopsys translate_off
defparam \CPU|Add1~67 .lut_mask = 16'h962B;
defparam \CPU|Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \CPU|Add1~76 (
// Equation(s):
// \CPU|Add1~76_combout  = (\CPU|Add1~75_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & (!\CPU|Add1~74 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & ((\CPU|Add1~74 ) # (GND))))) # (!\CPU|Add1~75_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & (\CPU|Add1~74  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & (!\CPU|Add1~74 ))))
// \CPU|Add1~77  = CARRY((\CPU|Add1~75_combout  & ((!\CPU|Add1~74 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ))) # (!\CPU|Add1~75_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & !\CPU|Add1~74 )))

	.dataa(\CPU|Add1~75_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~74 ),
	.combout(\CPU|Add1~76_combout ),
	.cout(\CPU|Add1~77 ));
// synopsys translate_off
defparam \CPU|Add1~76 .lut_mask = 16'h692B;
defparam \CPU|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \CPU|alu_result~147 (
// Equation(s):
// \CPU|alu_result~147_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_result~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~147 .lut_mask = 16'h88A0;
defparam \CPU|alu_result~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \CPU|ShiftRight0~42 (
// Equation(s):
// \CPU|ShiftRight0~42_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~42 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \CPU|ShiftRight0~108 (
// Equation(s):
// \CPU|ShiftRight0~108_combout  = (\CPU|instr [6] & (\CPU|ShiftRight0~42_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~96_combout )))

	.dataa(\CPU|instr [6]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~42_combout ),
	.datad(\CPU|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~108 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \CPU|ShiftRight0~94 (
// Equation(s):
// \CPU|ShiftRight0~94_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~94 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \CPU|ShiftRight0~38 (
// Equation(s):
// \CPU|ShiftRight0~38_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~38 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \CPU|ShiftRight0~109 (
// Equation(s):
// \CPU|ShiftRight0~109_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~38_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~94_combout ))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|ShiftRight0~94_combout ),
	.datac(\CPU|ShiftRight0~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~109 .lut_mask = 16'hE4E4;
defparam \CPU|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \CPU|ShiftRight0~110 (
// Equation(s):
// \CPU|ShiftRight0~110_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [8] & (\CPU|ShiftRight0~108_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~109_combout )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftRight0~108_combout ),
	.datad(\CPU|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~110 .lut_mask = 16'h5140;
defparam \CPU|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \CPU|ShiftRight0~111 (
// Equation(s):
// \CPU|ShiftRight0~111_combout  = (\CPU|instr [9] & (((\CPU|ShiftRight0~107_combout )))) # (!\CPU|instr [9] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~110_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~107_combout ),
	.datad(\CPU|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~111 .lut_mask = 16'hF5E4;
defparam \CPU|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~137 (
// Equation(s):
// \CPU|ShiftLeft0~137_combout  = (!\CPU|instr [8] & (!\CPU|instr [9] & ((\CPU|ShiftLeft0~43_combout ) # (\CPU|ShiftLeft0~42_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftLeft0~43_combout ),
	.datad(\CPU|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~137 .lut_mask = 16'h1110;
defparam \CPU|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \CPU|alu_result~148 (
// Equation(s):
// \CPU|alu_result~148_combout  = (\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result_save[21]~29_combout ) # ((\CPU|ShiftLeft0~137_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & (!\CPU|alu_result_save[21]~29_combout  & 
// ((\CPU|ShiftLeft0~111_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|alu_result_save[21]~29_combout ),
	.datac(\CPU|ShiftLeft0~137_combout ),
	.datad(\CPU|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~148 .lut_mask = 16'hB9A8;
defparam \CPU|alu_result~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \CPU|alu_result~149 (
// Equation(s):
// \CPU|alu_result~149_combout  = (\CPU|alu_result_save[21]~29_combout  & ((\CPU|alu_result~148_combout  & ((\CPU|ShiftRight0~111_combout ))) # (!\CPU|alu_result~148_combout  & (\CPU|ShiftLeft0~75_combout )))) # (!\CPU|alu_result_save[21]~29_combout  & 
// (((\CPU|alu_result~148_combout ))))

	.dataa(\CPU|ShiftLeft0~75_combout ),
	.datab(\CPU|alu_result_save[21]~29_combout ),
	.datac(\CPU|ShiftRight0~111_combout ),
	.datad(\CPU|alu_result~148_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~149 .lut_mask = 16'hF388;
defparam \CPU|alu_result~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \CPU|alu_result~150 (
// Equation(s):
// \CPU|alu_result~150_combout  = (\CPU|opsave [2] & (((!\CPU|alu_result_save[12]~23_combout  & \CPU|alu_result~149_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~147_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result~147_combout ),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~149_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~150 .lut_mask = 16'h5E54;
defparam \CPU|alu_result~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \CPU|alu_result~151 (
// Equation(s):
// \CPU|alu_result~151_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~150_combout  & (\CPU|Equal12~21_combout )) # (!\CPU|alu_result~150_combout  & ((\CPU|Add1~78_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~150_combout ))))

	.dataa(\CPU|Equal12~21_combout ),
	.datab(\CPU|Add1~78_combout ),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~150_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~151 .lut_mask = 16'hAFC0;
defparam \CPU|alu_result~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \CPU|alu_result~152 (
// Equation(s):
// \CPU|alu_result~152_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|alu_result~146_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~151_combout ))))

	.dataa(\CPU|alu_result~146_combout ),
	.datab(\CPU|alu_result_save[21]~31_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|alu_result~151_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~152 .lut_mask = 16'h2322;
defparam \CPU|alu_result~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N25
cycloneii_lcell_ff \CPU|alu_result_save[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~152_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [19]));

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \CPU|reg_in[19]~13 (
// Equation(s):
// \CPU|reg_in[19]~13_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[19]~52_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [19]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [19]),
	.datad(\CPU|Mem_Bus[19]~52_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[19]~13 .lut_mask = 16'hFA50;
defparam \CPU|reg_in[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneii_lcell_comb \CPU|Equal12~20 (
// Equation(s):
// \CPU|Equal12~20_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|Equal12~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~20 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \CPU|alu_result~140 (
// Equation(s):
// \CPU|alu_result~140_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~140 .lut_mask = 16'hA820;
defparam \CPU|alu_result~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~139 (
// Equation(s):
// \CPU|ShiftLeft0~139_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & (((\CPU|ShiftLeft0~105_combout ) # (\CPU|ShiftLeft0~106_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|ShiftLeft0~105_combout ),
	.datad(\CPU|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~139 .lut_mask = 16'hDDD8;
defparam \CPU|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~107 (
// Equation(s):
// \CPU|ShiftLeft0~107_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~87_combout ) # ((\CPU|ShiftLeft0~86_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~139_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~87_combout ),
	.datac(\CPU|ShiftLeft0~86_combout ),
	.datad(\CPU|ShiftLeft0~139_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~107 .lut_mask = 16'hFDA8;
defparam \CPU|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~71 (
// Equation(s):
// \CPU|ShiftLeft0~71_combout  = (\CPU|instr [8] & (\CPU|ShiftLeft0~54_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~70_combout )))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~54_combout ),
	.datac(vcc),
	.datad(\CPU|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~71 .lut_mask = 16'hDD88;
defparam \CPU|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \CPU|alu_result~141 (
// Equation(s):
// \CPU|alu_result~141_combout  = (\CPU|alu_result_save[21]~28_combout  & (((\CPU|alu_result_save[21]~29_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result_save[21]~29_combout  & ((\CPU|ShiftLeft0~71_combout ))) # 
// (!\CPU|alu_result_save[21]~29_combout  & (\CPU|ShiftLeft0~107_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|ShiftLeft0~107_combout ),
	.datac(\CPU|ShiftLeft0~71_combout ),
	.datad(\CPU|alu_result_save[21]~29_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~141 .lut_mask = 16'hFA44;
defparam \CPU|alu_result~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~136 (
// Equation(s):
// \CPU|ShiftLeft0~136_combout  = (!\CPU|instr [9] & (!\CPU|instr [8] & \CPU|ShiftLeft0~41_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [9]),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~136 .lut_mask = 16'h0300;
defparam \CPU|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \CPU|alu_result~142 (
// Equation(s):
// \CPU|alu_result~142_combout  = (\CPU|alu_result~141_combout  & ((\CPU|ShiftRight0~99_combout ) # ((!\CPU|alu_result_save[21]~28_combout )))) # (!\CPU|alu_result~141_combout  & (((\CPU|alu_result_save[21]~28_combout  & \CPU|ShiftLeft0~136_combout ))))

	.dataa(\CPU|ShiftRight0~99_combout ),
	.datab(\CPU|alu_result~141_combout ),
	.datac(\CPU|alu_result_save[21]~28_combout ),
	.datad(\CPU|ShiftLeft0~136_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~142 .lut_mask = 16'hBC8C;
defparam \CPU|alu_result~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \CPU|alu_result~143 (
// Equation(s):
// \CPU|alu_result~143_combout  = (\CPU|opsave [2] & (((\CPU|alu_result~142_combout  & !\CPU|alu_result_save[12]~23_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~140_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result~140_combout ),
	.datac(\CPU|alu_result~142_combout ),
	.datad(\CPU|alu_result_save[12]~23_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~143 .lut_mask = 16'h55E4;
defparam \CPU|alu_result~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \CPU|alu_result~144 (
// Equation(s):
// \CPU|alu_result~144_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~143_combout  & (\CPU|Equal12~20_combout )) # (!\CPU|alu_result~143_combout  & ((\CPU|Add1~76_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~143_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Equal12~20_combout ),
	.datac(\CPU|Add1~76_combout ),
	.datad(\CPU|alu_result~143_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~144 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \CPU|alu_result~145 (
// Equation(s):
// \CPU|alu_result~145_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|opsave [0] & (\CPU|alu_result~139_combout )) # (!\CPU|opsave [0] & ((\CPU|alu_result~144_combout )))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~139_combout ),
	.datac(\CPU|alu_result~144_combout ),
	.datad(\CPU|alu_result_save[21]~31_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~145 .lut_mask = 16'h00D8;
defparam \CPU|alu_result~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \CPU|alu_result_save[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~145_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [18]));

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \CPU|reg_in[18]~14 (
// Equation(s):
// \CPU|reg_in[18]~14_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[18]~51_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [18]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [18]),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[18]~51_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[18]~14 .lut_mask = 16'hFC0C;
defparam \CPU|reg_in[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \CPU|alu_result~132 (
// Equation(s):
// \CPU|alu_result~132_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[17]~15_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\CPU|alu_in_B[17]~15_combout ),
	.datab(vcc),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\CPU|alu_result~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~132 .lut_mask = 16'hF0A0;
defparam \CPU|alu_result~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneii_lcell_comb \CPU|Equal12~19 (
// Equation(s):
// \CPU|Equal12~19_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\CPU|Equal12~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~19 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~138 (
// Equation(s):
// \CPU|ShiftLeft0~138_combout  = (\CPU|ShiftLeft0~38_combout  & (!\CPU|instr [8] & (!\CPU|instr [9] & !\CPU|instr [7])))

	.dataa(\CPU|ShiftLeft0~38_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|instr [9]),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~138 .lut_mask = 16'h0002;
defparam \CPU|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \CPU|ShiftRight0~73 (
// Equation(s):
// \CPU|ShiftRight0~73_combout  = (\CPU|instr [9] & (((\CPU|ShiftRight0~67_combout )))) # (!\CPU|instr [9] & ((\CPU|ShiftRight0~72_combout ) # ((\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|ShiftRight0~72_combout ),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~67_combout ),
	.datad(\CPU|instr [9]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~73 .lut_mask = 16'hF0EE;
defparam \CPU|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \CPU|alu_result~134 (
// Equation(s):
// \CPU|alu_result~134_combout  = (\CPU|alu_result_save[21]~28_combout  & (((\CPU|alu_result_save[21]~29_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result_save[21]~29_combout  & (\CPU|ShiftLeft0~67_combout )) # 
// (!\CPU|alu_result_save[21]~29_combout  & ((\CPU|ShiftLeft0~104_combout )))))

	.dataa(\CPU|ShiftLeft0~67_combout ),
	.datab(\CPU|alu_result_save[21]~28_combout ),
	.datac(\CPU|alu_result_save[21]~29_combout ),
	.datad(\CPU|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~134 .lut_mask = 16'hE3E0;
defparam \CPU|alu_result~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \CPU|alu_result~135 (
// Equation(s):
// \CPU|alu_result~135_combout  = (\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result~134_combout  & ((\CPU|ShiftRight0~73_combout ))) # (!\CPU|alu_result~134_combout  & (\CPU|ShiftLeft0~138_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & 
// (((\CPU|alu_result~134_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|ShiftLeft0~138_combout ),
	.datac(\CPU|ShiftRight0~73_combout ),
	.datad(\CPU|alu_result~134_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~135 .lut_mask = 16'hF588;
defparam \CPU|alu_result~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \CPU|alu_result~136 (
// Equation(s):
// \CPU|alu_result~136_combout  = (\CPU|opsave [2] & (((\CPU|alu_result~135_combout  & !\CPU|alu_result_save[12]~23_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~133_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|alu_result~133_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~135_combout ),
	.datad(\CPU|alu_result_save[12]~23_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~136 .lut_mask = 16'h33E2;
defparam \CPU|alu_result~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \CPU|alu_result~137 (
// Equation(s):
// \CPU|alu_result~137_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~136_combout  & ((\CPU|Equal12~19_combout ))) # (!\CPU|alu_result~136_combout  & (\CPU|Add1~73_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~136_combout ))))

	.dataa(\CPU|Add1~73_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Equal12~19_combout ),
	.datad(\CPU|alu_result~136_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~137 .lut_mask = 16'hF388;
defparam \CPU|alu_result~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneii_lcell_comb \CPU|alu_result~138 (
// Equation(s):
// \CPU|alu_result~138_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|alu_result~132_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~137_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~132_combout ),
	.datac(\CPU|alu_result_save[21]~31_combout ),
	.datad(\CPU|alu_result~137_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~138 .lut_mask = 16'h0D0C;
defparam \CPU|alu_result~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N1
cycloneii_lcell_ff \CPU|alu_result_save[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~138_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [17]));

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \CPU|reg_in[17]~15 (
// Equation(s):
// \CPU|reg_in[17]~15_combout  = (\CPU|alu_or_mem_save~regout  & (\CPU|Mem_Bus[17]~50_combout )) # (!\CPU|alu_or_mem_save~regout  & ((\CPU|alu_result_save [17])))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(vcc),
	.datac(\CPU|Mem_Bus[17]~50_combout ),
	.datad(\CPU|alu_result_save [17]),
	.cin(gnd),
	.combout(\CPU|reg_in[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[17]~15 .lut_mask = 16'hF5A0;
defparam \CPU|reg_in[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneii_lcell_comb \CPU|Equal12~18 (
// Equation(s):
// \CPU|Equal12~18_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\CPU|Equal12~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~18 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \CPU|alu_result~126 (
// Equation(s):
// \CPU|alu_result~126_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_result~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~126 .lut_mask = 16'h88A0;
defparam \CPU|alu_result~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \CPU|ShiftRight0~41 (
// Equation(s):
// \CPU|ShiftRight0~41_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~41 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneii_lcell_comb \CPU|ShiftRight0~43 (
// Equation(s):
// \CPU|ShiftRight0~43_combout  = (\CPU|instr [6] & (\CPU|ShiftRight0~41_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~42_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~41_combout ),
	.datad(\CPU|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \CPU|ShiftRight0~45 (
// Equation(s):
// \CPU|ShiftRight0~45_combout  = (\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~45 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \CPU|ShiftRight0~44 (
// Equation(s):
// \CPU|ShiftRight0~44_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~44 .lut_mask = 16'hEE44;
defparam \CPU|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \CPU|ShiftRight0~46 (
// Equation(s):
// \CPU|ShiftRight0~46_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~44_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~45_combout ))

	.dataa(vcc),
	.datab(\CPU|ShiftRight0~45_combout ),
	.datac(\CPU|ShiftRight0~44_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~46 .lut_mask = 16'hF0CC;
defparam \CPU|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \CPU|ShiftRight0~47 (
// Equation(s):
// \CPU|ShiftRight0~47_combout  = (!\CPU|instr [8] & ((\CPU|instr [9] & (\CPU|ShiftRight0~43_combout )) # (!\CPU|instr [9] & ((\CPU|ShiftRight0~46_combout )))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftRight0~43_combout ),
	.datad(\CPU|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~47 .lut_mask = 16'h5140;
defparam \CPU|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \CPU|ShiftRight0~39 (
// Equation(s):
// \CPU|ShiftRight0~39_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~37_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~38_combout ))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|ShiftRight0~38_combout ),
	.datac(vcc),
	.datad(\CPU|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~39 .lut_mask = 16'hEE44;
defparam \CPU|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \CPU|ShiftRight0~40 (
// Equation(s):
// \CPU|ShiftRight0~40_combout  = (\CPU|instr [8] & ((\CPU|instr [9] & ((\CPU|ShiftRight0~36_combout ))) # (!\CPU|instr [9] & (\CPU|ShiftRight0~39_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|ShiftRight0~39_combout ),
	.datac(\CPU|ShiftRight0~36_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~40 .lut_mask = 16'hE400;
defparam \CPU|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \CPU|ShiftRight0~138 (
// Equation(s):
// \CPU|ShiftRight0~138_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & (((\CPU|ShiftRight0~47_combout ) # (\CPU|ShiftRight0~40_combout ))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|ShiftRight0~47_combout ),
	.datac(\CPU|ShiftRight0~40_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~138 .lut_mask = 16'hAAFC;
defparam \CPU|ShiftRight0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~96 (
// Equation(s):
// \CPU|ShiftLeft0~96_combout  = (!\CPU|instr [6] & (\CPU|alu_in_B[0]~0_combout  & (\CPU|ShiftRight0~82_combout  & !\CPU|instr [7])))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[0]~0_combout ),
	.datac(\CPU|ShiftRight0~82_combout ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~96 .lut_mask = 16'h0040;
defparam \CPU|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \CPU|ShiftLeft0~97 (
// Equation(s):
// \CPU|ShiftLeft0~97_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[13]~19_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[14]~18_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[13]~19_combout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[14]~18_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~97 .lut_mask = 16'hD080;
defparam \CPU|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~99 (
// Equation(s):
// \CPU|ShiftLeft0~99_combout  = (\CPU|ShiftLeft0~97_combout ) # ((!\CPU|instr [7] & ((\CPU|ShiftLeft0~98_combout ) # (\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|ShiftLeft0~98_combout ),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftLeft0~97_combout ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~99 .lut_mask = 16'hF0FE;
defparam \CPU|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \CPU|ShiftLeft0~100 (
// Equation(s):
// \CPU|ShiftLeft0~100_combout  = (\CPU|instr [8] & ((\CPU|ShiftLeft0~77_combout ) # ((\CPU|ShiftLeft0~78_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftLeft0~99_combout ))))

	.dataa(\CPU|ShiftLeft0~77_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~78_combout ),
	.datad(\CPU|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~100 .lut_mask = 16'hFBC8;
defparam \CPU|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \CPU|ShiftLeft0~63 (
// Equation(s):
// \CPU|ShiftLeft0~63_combout  = (\CPU|instr [8] & (((\CPU|ShiftLeft0~45_combout ) # (\CPU|ShiftLeft0~46_combout )))) # (!\CPU|instr [8] & (\CPU|ShiftLeft0~62_combout ))

	.dataa(\CPU|ShiftLeft0~62_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~45_combout ),
	.datad(\CPU|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~63 .lut_mask = 16'hEEE2;
defparam \CPU|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \CPU|alu_result~127 (
// Equation(s):
// \CPU|alu_result~127_combout  = (\CPU|alu_result_save[21]~28_combout  & (\CPU|alu_result_save[21]~29_combout )) # (!\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result_save[21]~29_combout  & ((\CPU|ShiftLeft0~63_combout ))) # 
// (!\CPU|alu_result_save[21]~29_combout  & (\CPU|ShiftLeft0~100_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|alu_result_save[21]~29_combout ),
	.datac(\CPU|ShiftLeft0~100_combout ),
	.datad(\CPU|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~127 .lut_mask = 16'hDC98;
defparam \CPU|alu_result~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \CPU|alu_result~128 (
// Equation(s):
// \CPU|alu_result~128_combout  = (\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result~127_combout  & (\CPU|ShiftRight0~138_combout )) # (!\CPU|alu_result~127_combout  & ((\CPU|ShiftLeft0~96_combout ))))) # (!\CPU|alu_result_save[21]~28_combout  & 
// (((\CPU|alu_result~127_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|ShiftRight0~138_combout ),
	.datac(\CPU|ShiftLeft0~96_combout ),
	.datad(\CPU|alu_result~127_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~128 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneii_lcell_comb \CPU|alu_result~129 (
// Equation(s):
// \CPU|alu_result~129_combout  = (\CPU|opsave [2] & (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~128_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result_save[12]~23_combout ) # ((\CPU|alu_result~126_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~126_combout ),
	.datad(\CPU|alu_result~128_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~129 .lut_mask = 16'h7654;
defparam \CPU|alu_result~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \CPU|alu_result~130 (
// Equation(s):
// \CPU|alu_result~130_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~129_combout  & ((\CPU|Equal12~18_combout ))) # (!\CPU|alu_result~129_combout  & (\CPU|Add1~70_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~129_combout ))))

	.dataa(\CPU|Add1~70_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Equal12~18_combout ),
	.datad(\CPU|alu_result~129_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~130 .lut_mask = 16'hF388;
defparam \CPU|alu_result~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \CPU|alu_result~131 (
// Equation(s):
// \CPU|alu_result~131_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|opsave [0] & (\CPU|alu_result~125_combout )) # (!\CPU|opsave [0] & ((\CPU|alu_result~130_combout )))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~125_combout ),
	.datac(\CPU|alu_result~130_combout ),
	.datad(\CPU|alu_result_save[21]~31_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~131 .lut_mask = 16'h00D8;
defparam \CPU|alu_result~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N25
cycloneii_lcell_ff \CPU|alu_result_save[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [16]));

// Location: LCCOMB_X37_Y24_N12
cycloneii_lcell_comb \CPU|reg_in[16]~16 (
// Equation(s):
// \CPU|reg_in[16]~16_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[16]~49_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [16]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [16]),
	.datad(\CPU|Mem_Bus[16]~49_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[16]~16 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneii_lcell_comb \CPU|alu_result~111 (
// Equation(s):
// \CPU|alu_result~111_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [14])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ))))

	.dataa(\CPU|instr [14]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\CPU|alu_result~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~111 .lut_mask = 16'hFBF8;
defparam \CPU|alu_result~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneii_lcell_comb \CPU|alu_result~112 (
// Equation(s):
// \CPU|alu_result~112_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [14])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 )))))

	.dataa(\CPU|instr [14]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\CPU|alu_result~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~112 .lut_mask = 16'hB080;
defparam \CPU|alu_result~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \CPU|alu_result_save[12]~24 (
// Equation(s):
// \CPU|alu_result_save[12]~24_combout  = (\CPU|instr [10]) # (!\CPU|opsave [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[12]~24 .lut_mask = 16'hFF0F;
defparam \CPU|alu_result_save[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \CPU|ShiftRight0~154 (
// Equation(s):
// \CPU|ShiftRight0~154_combout  = (\CPU|ShiftRight0~125_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|ShiftRight0~125_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~154 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftRight0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \CPU|ShiftRight0~84 (
// Equation(s):
// \CPU|ShiftRight0~84_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ))) # (!\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~84 .lut_mask = 16'h00CA;
defparam \CPU|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \CPU|ShiftRight0~83 (
// Equation(s):
// \CPU|ShiftRight0~83_combout  = (!\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[15]~17_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[14]~18_combout )))))

	.dataa(\CPU|alu_in_B[15]~17_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[14]~18_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~83 .lut_mask = 16'h2230;
defparam \CPU|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \CPU|ShiftRight0~85 (
// Equation(s):
// \CPU|ShiftRight0~85_combout  = (\CPU|ShiftRight0~83_combout ) # ((\CPU|instr [7] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftRight0~84_combout ))))

	.dataa(\CPU|alu_in_B[15]~32_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|ShiftRight0~84_combout ),
	.datad(\CPU|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~85 .lut_mask = 16'hFFC8;
defparam \CPU|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \CPU|ShiftRight0~121 (
// Equation(s):
// \CPU|ShiftRight0~121_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|ShiftRight0~94_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~68_combout ))))

	.dataa(\CPU|ShiftRight0~68_combout ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~121 .lut_mask = 16'h3202;
defparam \CPU|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \CPU|ShiftRight0~122 (
// Equation(s):
// \CPU|ShiftRight0~122_combout  = (\CPU|instr [8] & (((\CPU|ShiftRight0~121_combout ) # (\CPU|alu_in_B[15]~32_combout )))) # (!\CPU|instr [8] & (\CPU|ShiftRight0~85_combout ))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftRight0~85_combout ),
	.datac(\CPU|ShiftRight0~121_combout ),
	.datad(\CPU|alu_in_B[15]~32_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~122 .lut_mask = 16'hEEE4;
defparam \CPU|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \CPU|alu_result~113 (
// Equation(s):
// \CPU|alu_result~113_combout  = (\CPU|alu_result_save[12]~25_combout  & ((\CPU|alu_result_save[12]~24_combout ) # ((\CPU|ShiftRight0~154_combout )))) # (!\CPU|alu_result_save[12]~25_combout  & (!\CPU|alu_result_save[12]~24_combout  & 
// ((\CPU|ShiftRight0~122_combout ))))

	.dataa(\CPU|alu_result_save[12]~25_combout ),
	.datab(\CPU|alu_result_save[12]~24_combout ),
	.datac(\CPU|ShiftRight0~154_combout ),
	.datad(\CPU|ShiftRight0~122_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~113 .lut_mask = 16'hB9A8;
defparam \CPU|alu_result~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \CPU|alu_result~114 (
// Equation(s):
// \CPU|alu_result~114_combout  = (\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result~113_combout  & (\CPU|ShiftRight0~136_combout )) # (!\CPU|alu_result~113_combout  & ((\CPU|ShiftLeft0~89_combout ))))) # (!\CPU|alu_result_save[12]~24_combout  & 
// (((\CPU|alu_result~113_combout ))))

	.dataa(\CPU|ShiftRight0~136_combout ),
	.datab(\CPU|ShiftLeft0~89_combout ),
	.datac(\CPU|alu_result_save[12]~24_combout ),
	.datad(\CPU|alu_result~113_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~114 .lut_mask = 16'hAFC0;
defparam \CPU|alu_result~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \CPU|alu_result~115 (
// Equation(s):
// \CPU|alu_result~115_combout  = (\CPU|alu_result_save[12]~23_combout  & (!\CPU|opsave [2])) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & ((\CPU|alu_result~114_combout ))) # (!\CPU|opsave [2] & (\CPU|alu_result~112_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~112_combout ),
	.datad(\CPU|alu_result~114_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~115 .lut_mask = 16'h7632;
defparam \CPU|alu_result~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneii_lcell_comb \CPU|Equal12~15 (
// Equation(s):
// \CPU|Equal12~15_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [14])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 )))))

	.dataa(\CPU|instr [14]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\CPU|Equal12~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~15 .lut_mask = 16'h4B78;
defparam \CPU|Equal12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \CPU|alu_result~116 (
// Equation(s):
// \CPU|alu_result~116_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~115_combout  & ((\CPU|Equal12~15_combout ))) # (!\CPU|alu_result~115_combout  & (\CPU|Add1~64_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~115_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Add1~64_combout ),
	.datac(\CPU|alu_result~115_combout ),
	.datad(\CPU|Equal12~15_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~116 .lut_mask = 16'hF858;
defparam \CPU|alu_result~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \CPU|alu_result~117 (
// Equation(s):
// \CPU|alu_result~117_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|opsave [0] & (\CPU|alu_result~111_combout )) # (!\CPU|opsave [0] & ((\CPU|alu_result~116_combout )))))

	.dataa(\CPU|alu_result_save[12]~27_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~111_combout ),
	.datad(\CPU|alu_result~116_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~117 .lut_mask = 16'h5140;
defparam \CPU|alu_result~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \CPU|alu_result_save[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~117_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [14]));

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \CPU|reg_in[14]~18 (
// Equation(s):
// \CPU|reg_in[14]~18_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[14]~47_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [14]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [14]),
	.datac(\CPU|Mem_Bus[14]~47_combout ),
	.datad(\CPU|alu_or_mem_save~regout ),
	.cin(gnd),
	.combout(\CPU|reg_in[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[14]~18 .lut_mask = 16'hF0CC;
defparam \CPU|reg_in[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \CPU|Mem_Bus[25]~58 (
// Equation(s):
// \CPU|Mem_Bus[25]~58_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a25 ) # (\MEM|Mem_Bus~0_combout )))) # (!\CPU|WE~0_combout  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a25 
// ) # ((\MEM|Mem_Bus~0_combout ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|RAM_rtl_2|auto_generated|ram_block1a25 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[25]~58 .lut_mask = 16'hFC54;
defparam \CPU|Mem_Bus[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N13
cycloneii_lcell_ff \CPU|instr[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[25]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [25]));

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \CPU|alu_result~104 (
// Equation(s):
// \CPU|alu_result~104_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[13]~19_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_in_B[13]~19_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\CPU|alu_result~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~104 .lut_mask = 16'hCCC0;
defparam \CPU|alu_result~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneii_lcell_comb \CPU|Equal12~14 (
// Equation(s):
// \CPU|Equal12~14_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [13])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\CPU|instr [13]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|Equal12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~14 .lut_mask = 16'h665A;
defparam \CPU|Equal12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \CPU|alu_result_save[12]~25 (
// Equation(s):
// \CPU|alu_result_save[12]~25_combout  = (\CPU|opsave [1] & ((\CPU|instr [10]) # (\CPU|instr [9])))

	.dataa(vcc),
	.datab(\CPU|instr [10]),
	.datac(\CPU|instr [9]),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[12]~25 .lut_mask = 16'hFC00;
defparam \CPU|alu_result_save[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \CPU|alu_result~107 (
// Equation(s):
// \CPU|alu_result~107_combout  = (\CPU|alu_result~106_combout  & (((\CPU|ShiftRight0~153_combout )) # (!\CPU|alu_result_save[12]~25_combout ))) # (!\CPU|alu_result~106_combout  & (\CPU|alu_result_save[12]~25_combout  & (\CPU|ShiftRight0~144_combout )))

	.dataa(\CPU|alu_result~106_combout ),
	.datab(\CPU|alu_result_save[12]~25_combout ),
	.datac(\CPU|ShiftRight0~144_combout ),
	.datad(\CPU|ShiftRight0~153_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~107 .lut_mask = 16'hEA62;
defparam \CPU|alu_result~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \CPU|alu_result~105 (
// Equation(s):
// \CPU|alu_result~105_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [13])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [13]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\CPU|alu_result~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~105 .lut_mask = 16'hD800;
defparam \CPU|alu_result~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \CPU|alu_result~108 (
// Equation(s):
// \CPU|alu_result~108_combout  = (\CPU|opsave [2] & (!\CPU|alu_result_save[12]~23_combout  & (\CPU|alu_result~107_combout ))) # (!\CPU|opsave [2] & ((\CPU|alu_result_save[12]~23_combout ) # ((\CPU|alu_result~105_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~107_combout ),
	.datad(\CPU|alu_result~105_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~108 .lut_mask = 16'h7564;
defparam \CPU|alu_result~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \CPU|alu_result~109 (
// Equation(s):
// \CPU|alu_result~109_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~108_combout  & ((\CPU|Equal12~14_combout ))) # (!\CPU|alu_result~108_combout  & (\CPU|Add1~61_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~108_combout ))))

	.dataa(\CPU|Add1~61_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Equal12~14_combout ),
	.datad(\CPU|alu_result~108_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~109 .lut_mask = 16'hF388;
defparam \CPU|alu_result~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \CPU|alu_result~110 (
// Equation(s):
// \CPU|alu_result~110_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|alu_result~104_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~109_combout ))))

	.dataa(\CPU|alu_result_save[12]~27_combout ),
	.datab(\CPU|alu_result~104_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|alu_result~109_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~110 .lut_mask = 16'h4544;
defparam \CPU|alu_result~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \CPU|alu_result_save[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [13]));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \CPU|reg_in[13]~19 (
// Equation(s):
// \CPU|reg_in[13]~19_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[13]~46_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [13]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [13]),
	.datac(vcc),
	.datad(\CPU|Mem_Bus[13]~46_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[13]~19 .lut_mask = 16'hEE44;
defparam \CPU|reg_in[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneii_lcell_comb \CPU|alu_in_B[12]~20 (
// Equation(s):
// \CPU|alu_in_B[12]~20_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [12])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\CPU|instr [12]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_in_B[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[12]~20 .lut_mask = 16'hB8B8;
defparam \CPU|alu_in_B[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \CPU|alu_result~97 (
// Equation(s):
// \CPU|alu_result~97_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ) # (\CPU|alu_in_B[12]~20_combout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\CPU|alu_in_B[12]~20_combout ),
	.datac(\CPU|opsave [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~97 .lut_mask = 16'hE0E0;
defparam \CPU|alu_result~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneii_lcell_comb \CPU|Equal12~13 (
// Equation(s):
// \CPU|Equal12~13_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [12])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 )))))

	.dataa(\CPU|instr [12]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\CPU|Equal12~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~13 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneii_lcell_comb \CPU|alu_result~98 (
// Equation(s):
// \CPU|alu_result~98_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [12])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 )))))

	.dataa(\CPU|instr [12]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\CPU|alu_result~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~98 .lut_mask = 16'hB800;
defparam \CPU|alu_result~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \CPU|ShiftRight0~114 (
// Equation(s):
// \CPU|ShiftRight0~114_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [8] & ((\CPU|ShiftRight0~43_combout ))) # (!\CPU|instr [8] & (\CPU|ShiftRight0~39_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftRight0~39_combout ),
	.datad(\CPU|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~114 .lut_mask = 16'h5410;
defparam \CPU|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneii_lcell_comb \CPU|ShiftRight0~142 (
// Equation(s):
// \CPU|ShiftRight0~142_combout  = (\CPU|ShiftRight0~114_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(\CPU|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~142 .lut_mask = 16'hFF88;
defparam \CPU|ShiftRight0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \CPU|ShiftRight0~112 (
// Equation(s):
// \CPU|ShiftRight0~112_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|ShiftRight0~44_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~45_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|ShiftRight0~45_combout ),
	.datac(\CPU|ShiftRight0~44_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~112 .lut_mask = 16'h00E4;
defparam \CPU|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \CPU|ShiftRight0~49 (
// Equation(s):
// \CPU|ShiftRight0~49_combout  = (\CPU|instr [7] & (\CPU|alu_in_B[14]~18_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[12]~20_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[14]~18_combout ),
	.datad(\CPU|alu_in_B[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~49 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \CPU|ShiftRight0~48 (
// Equation(s):
// \CPU|ShiftRight0~48_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|alu_in_B[15]~17_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[13]~19_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|alu_in_B[13]~19_combout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[15]~17_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~48 .lut_mask = 16'hA808;
defparam \CPU|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \CPU|ShiftRight0~50 (
// Equation(s):
// \CPU|ShiftRight0~50_combout  = (\CPU|ShiftRight0~48_combout ) # ((!\CPU|instr [6] & \CPU|ShiftRight0~49_combout ))

	.dataa(\CPU|instr [6]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~49_combout ),
	.datad(\CPU|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~50 .lut_mask = 16'hFF50;
defparam \CPU|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \CPU|ShiftRight0~113 (
// Equation(s):
// \CPU|ShiftRight0~113_combout  = (\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~112_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftRight0~50_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~112_combout ),
	.datad(\CPU|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~113 .lut_mask = 16'hFDA8;
defparam \CPU|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \CPU|alu_result~99 (
// Equation(s):
// \CPU|alu_result~99_combout  = (\CPU|alu_result_save[12]~25_combout  & ((\CPU|ShiftRight0~142_combout ) # ((\CPU|alu_result_save[12]~24_combout )))) # (!\CPU|alu_result_save[12]~25_combout  & (((!\CPU|alu_result_save[12]~24_combout  & 
// \CPU|ShiftRight0~113_combout ))))

	.dataa(\CPU|alu_result_save[12]~25_combout ),
	.datab(\CPU|ShiftRight0~142_combout ),
	.datac(\CPU|alu_result_save[12]~24_combout ),
	.datad(\CPU|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~99 .lut_mask = 16'hADA8;
defparam \CPU|alu_result~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneii_lcell_comb \CPU|alu_result~100 (
// Equation(s):
// \CPU|alu_result~100_combout  = (\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result~99_combout  & (\CPU|ShiftRight0~152_combout )) # (!\CPU|alu_result~99_combout  & ((\CPU|ShiftLeft0~80_combout ))))) # (!\CPU|alu_result_save[12]~24_combout  & 
// (((\CPU|alu_result~99_combout ))))

	.dataa(\CPU|ShiftRight0~152_combout ),
	.datab(\CPU|alu_result_save[12]~24_combout ),
	.datac(\CPU|alu_result~99_combout ),
	.datad(\CPU|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~100 .lut_mask = 16'hBCB0;
defparam \CPU|alu_result~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneii_lcell_comb \CPU|alu_result~101 (
// Equation(s):
// \CPU|alu_result~101_combout  = (\CPU|opsave [2] & (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~100_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result_save[12]~23_combout ) # ((\CPU|alu_result~98_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~98_combout ),
	.datad(\CPU|alu_result~100_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~101 .lut_mask = 16'h7654;
defparam \CPU|alu_result~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneii_lcell_comb \CPU|alu_result~102 (
// Equation(s):
// \CPU|alu_result~102_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~101_combout  & ((\CPU|Equal12~13_combout ))) # (!\CPU|alu_result~101_combout  & (\CPU|Add1~58_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~101_combout ))))

	.dataa(\CPU|Add1~58_combout ),
	.datab(\CPU|Equal12~13_combout ),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~101_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~102 .lut_mask = 16'hCFA0;
defparam \CPU|alu_result~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \CPU|alu_result~103 (
// Equation(s):
// \CPU|alu_result~103_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|alu_result~97_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~102_combout ))))

	.dataa(\CPU|alu_result_save[12]~27_combout ),
	.datab(\CPU|alu_result~97_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|alu_result~102_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~103 .lut_mask = 16'h4544;
defparam \CPU|alu_result~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N7
cycloneii_lcell_ff \CPU|alu_result_save[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [12]));

// Location: LCCOMB_X37_Y23_N30
cycloneii_lcell_comb \CPU|reg_in[12]~20 (
// Equation(s):
// \CPU|reg_in[12]~20_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[12]~45_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [12]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [12]),
	.datac(\CPU|Mem_Bus[12]~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|reg_in[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[12]~20 .lut_mask = 16'hE4E4;
defparam \CPU|reg_in[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneii_lcell_comb \CPU|Mem_Bus[24]~57 (
// Equation(s):
// \CPU|Mem_Bus[24]~57_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a24 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a24 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[24]~57 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneii_lcell_comb \CPU|Mem_Bus[12]~45 (
// Equation(s):
// \CPU|Mem_Bus[12]~45_combout  = (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12  & ((\MEM|Mem_Bus~0_combout ) # ((\MEM|RAM_rtl_2|auto_generated|ram_block1a12 )))) # (!\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12  & (!\CPU|WE~0_combout  & 
// ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a12 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|WE~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[12]~45 .lut_mask = 16'hAF8C;
defparam \CPU|Mem_Bus[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \CPU|Mem_Bus[11]~44 (
// Equation(s):
// \CPU|Mem_Bus[11]~44_combout  = (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11  & (((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a11 )))) # (!\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11  & (!\CPU|WE~0_combout  & 
// ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a11 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[11]~44 .lut_mask = 16'hBBB0;
defparam \CPU|Mem_Bus[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \CPU|reg_in[11]~21 (
// Equation(s):
// \CPU|reg_in[11]~21_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[11]~44_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [11]))

	.dataa(\CPU|alu_result_save [11]),
	.datab(vcc),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[11]~44_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[11]~21 .lut_mask = 16'hFA0A;
defparam \CPU|reg_in[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \CPU|Mem_Bus[8]~41 (
// Equation(s):
// \CPU|Mem_Bus[8]~41_combout  = (\MEM|RAM_rtl_2|auto_generated|ram_block1a8  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ) # (!\CPU|WE~0_combout )))) # (!\MEM|RAM_rtl_2|auto_generated|ram_block1a8  & (\MEM|Mem_Bus~0_combout  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|RAM_rtl_2|auto_generated|ram_block1a8 ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ),
	.datad(\CPU|WE~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[8]~41 .lut_mask = 16'hE0EE;
defparam \CPU|Mem_Bus[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \CPU|instr[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[8]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [8]));

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \CPU|alu_in_B[8]~24 (
// Equation(s):
// \CPU|alu_in_B[8]~24_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [8])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[8]~24 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \CPU|Add1~45 (
// Equation(s):
// \CPU|Add1~45_combout  = \CPU|alu_in_B[8]~24_combout  $ (((!\CPU|opsave [1] & (!\CPU|opsave [5] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[8]~24_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~45 .lut_mask = 16'hEF10;
defparam \CPU|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \CPU|Add1~30 (
// Equation(s):
// \CPU|Add1~30_combout  = \CPU|alu_in_B[3]~29_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~30 .lut_mask = 16'hEF10;
defparam \CPU|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \CPU|Add1~27 (
// Equation(s):
// \CPU|Add1~27_combout  = \CPU|alu_in_B[2]~30_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~27 .lut_mask = 16'hEF10;
defparam \CPU|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \CPU|Add1~24 (
// Equation(s):
// \CPU|Add1~24_combout  = \CPU|alu_in_B[1]~31_combout  $ (((!\CPU|opsave [5] & (\CPU|Equal6~0_combout  & !\CPU|opsave [1]))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|Equal6~0_combout ),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~24 .lut_mask = 16'hF0B4;
defparam \CPU|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \CPU|Add1~19 (
// Equation(s):
// \CPU|Add1~19_combout  = \CPU|alu_in_B[0]~0_combout  $ (((!\CPU|opsave [5] & (!\CPU|opsave [1] & \CPU|Equal6~0_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|Equal6~0_combout ),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~19 .lut_mask = 16'hEF10;
defparam \CPU|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \CPU|Add1~21 (
// Equation(s):
// \CPU|Add1~21_cout  = CARRY(!\CPU|Equal6~1_combout )

	.dataa(vcc),
	.datab(\CPU|Equal6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|Add1~21_cout ));
// synopsys translate_off
defparam \CPU|Add1~21 .lut_mask = 16'h0033;
defparam \CPU|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \CPU|Add1~22 (
// Equation(s):
// \CPU|Add1~22_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\CPU|Add1~19_combout  & (!\CPU|Add1~21_cout )) # (!\CPU|Add1~19_combout  & (\CPU|Add1~21_cout  & VCC)))) # 
// (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\CPU|Add1~19_combout  & ((\CPU|Add1~21_cout ) # (GND))) # (!\CPU|Add1~19_combout  & (!\CPU|Add1~21_cout ))))
// \CPU|Add1~23  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\CPU|Add1~19_combout  & !\CPU|Add1~21_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\CPU|Add1~19_combout ) # (!\CPU|Add1~21_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\CPU|Add1~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~21_cout ),
	.combout(\CPU|Add1~22_combout ),
	.cout(\CPU|Add1~23 ));
// synopsys translate_off
defparam \CPU|Add1~22 .lut_mask = 16'h694D;
defparam \CPU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \CPU|Add1~28 (
// Equation(s):
// \CPU|Add1~28_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & ((\CPU|Add1~27_combout  & (!\CPU|Add1~26 )) # (!\CPU|Add1~27_combout  & (\CPU|Add1~26  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & ((\CPU|Add1~27_combout  & 
// ((\CPU|Add1~26 ) # (GND))) # (!\CPU|Add1~27_combout  & (!\CPU|Add1~26 ))))
// \CPU|Add1~29  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & (\CPU|Add1~27_combout  & !\CPU|Add1~26 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & ((\CPU|Add1~27_combout ) # (!\CPU|Add1~26 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\CPU|Add1~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~26 ),
	.combout(\CPU|Add1~28_combout ),
	.cout(\CPU|Add1~29 ));
// synopsys translate_off
defparam \CPU|Add1~28 .lut_mask = 16'h694D;
defparam \CPU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \CPU|Add1~31 (
// Equation(s):
// \CPU|Add1~31_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  $ (\CPU|Add1~30_combout  $ (\CPU|Add1~29 )))) # (GND)
// \CPU|Add1~32  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & ((!\CPU|Add1~29 ) # (!\CPU|Add1~30_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & (!\CPU|Add1~30_combout  & !\CPU|Add1~29 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\CPU|Add1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~29 ),
	.combout(\CPU|Add1~31_combout ),
	.cout(\CPU|Add1~32 ));
// synopsys translate_off
defparam \CPU|Add1~31 .lut_mask = 16'h962B;
defparam \CPU|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \CPU|Add1~40 (
// Equation(s):
// \CPU|Add1~40_combout  = (\CPU|Add1~39_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & (!\CPU|Add1~38 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & ((\CPU|Add1~38 ) # (GND))))) # (!\CPU|Add1~39_combout  & 
// ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & (\CPU|Add1~38  & VCC)) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & (!\CPU|Add1~38 ))))
// \CPU|Add1~41  = CARRY((\CPU|Add1~39_combout  & ((!\CPU|Add1~38 ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ))) # (!\CPU|Add1~39_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & !\CPU|Add1~38 )))

	.dataa(\CPU|Add1~39_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~38 ),
	.combout(\CPU|Add1~40_combout ),
	.cout(\CPU|Add1~41 ));
// synopsys translate_off
defparam \CPU|Add1~40 .lut_mask = 16'h692B;
defparam \CPU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \CPU|Add1~46 (
// Equation(s):
// \CPU|Add1~46_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & ((\CPU|Add1~45_combout  & (!\CPU|Add1~44 )) # (!\CPU|Add1~45_combout  & (\CPU|Add1~44  & VCC)))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & ((\CPU|Add1~45_combout  & 
// ((\CPU|Add1~44 ) # (GND))) # (!\CPU|Add1~45_combout  & (!\CPU|Add1~44 ))))
// \CPU|Add1~47  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & (\CPU|Add1~45_combout  & !\CPU|Add1~44 )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & ((\CPU|Add1~45_combout ) # (!\CPU|Add1~44 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\CPU|Add1~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~44 ),
	.combout(\CPU|Add1~46_combout ),
	.cout(\CPU|Add1~47 ));
// synopsys translate_off
defparam \CPU|Add1~46 .lut_mask = 16'h694D;
defparam \CPU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \CPU|Add1~49 (
// Equation(s):
// \CPU|Add1~49_combout  = ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  $ (\CPU|Add1~48_combout  $ (\CPU|Add1~47 )))) # (GND)
// \CPU|Add1~50  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  & ((!\CPU|Add1~47 ) # (!\CPU|Add1~48_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  & (!\CPU|Add1~48_combout  & !\CPU|Add1~47 )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\CPU|Add1~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add1~47 ),
	.combout(\CPU|Add1~49_combout ),
	.cout(\CPU|Add1~50 ));
// synopsys translate_off
defparam \CPU|Add1~49 .lut_mask = 16'h962B;
defparam \CPU|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \CPU|alu_result~83 (
// Equation(s):
// \CPU|alu_result~83_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [10])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 )))))

	.dataa(\CPU|instr [10]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\CPU|alu_result~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~83 .lut_mask = 16'hAC00;
defparam \CPU|alu_result~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \CPU|ShiftRight0~92 (
// Equation(s):
// \CPU|ShiftRight0~92_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|ShiftRight0~91_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~65_combout )))))

	.dataa(\CPU|ShiftRight0~91_combout ),
	.datab(\CPU|ShiftRight0~65_combout ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~92 .lut_mask = 16'h0A0C;
defparam \CPU|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \CPU|ShiftRight0~90 (
// Equation(s):
// \CPU|ShiftRight0~90_combout  = (!\CPU|instr [7] & (\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftRight0~89_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~89_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~90 .lut_mask = 16'h5400;
defparam \CPU|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \CPU|ShiftRight0~93 (
// Equation(s):
// \CPU|ShiftRight0~93_combout  = (\CPU|ShiftRight0~90_combout ) # ((!\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftRight0~92_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|ShiftRight0~92_combout ),
	.datad(\CPU|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~93 .lut_mask = 16'hFF54;
defparam \CPU|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \CPU|ShiftRight0~134 (
// Equation(s):
// \CPU|ShiftRight0~134_combout  = (!\CPU|instr [9] & \CPU|ShiftRight0~93_combout )

	.dataa(vcc),
	.datab(\CPU|instr [9]),
	.datac(vcc),
	.datad(\CPU|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~134 .lut_mask = 16'h3300;
defparam \CPU|ShiftRight0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \CPU|ShiftRight0~95 (
// Equation(s):
// \CPU|ShiftRight0~95_combout  = (!\CPU|instr [8] & ((\CPU|instr [6] & ((\CPU|ShiftRight0~94_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~68_combout ))))

	.dataa(\CPU|ShiftRight0~68_combout ),
	.datab(\CPU|ShiftRight0~94_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~95 .lut_mask = 16'h00CA;
defparam \CPU|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \CPU|ShiftRight0~98 (
// Equation(s):
// \CPU|ShiftRight0~98_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~95_combout ) # ((\CPU|instr [8] & \CPU|ShiftRight0~97_combout ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftRight0~97_combout ),
	.datac(\CPU|ShiftRight0~95_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~98 .lut_mask = 16'h00F8;
defparam \CPU|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \CPU|ShiftRight0~150 (
// Equation(s):
// \CPU|ShiftRight0~150_combout  = (\CPU|ShiftRight0~98_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|ShiftRight0~98_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~150 .lut_mask = 16'hFCF0;
defparam \CPU|ShiftRight0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \CPU|ShiftRight0~77 (
// Equation(s):
// \CPU|ShiftRight0~77_combout  = (\CPU|instr [7] & ((\CPU|alu_in_B[12]~20_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[10]~22_combout ))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|instr [7]),
	.datac(vcc),
	.datad(\CPU|alu_in_B[12]~20_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~77 .lut_mask = 16'hEE22;
defparam \CPU|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \CPU|ShiftRight0~86 (
// Equation(s):
// \CPU|ShiftRight0~86_combout  = (\CPU|instr [7] & ((\CPU|alu_in_B[13]~19_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[11]~21_combout ))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[11]~21_combout ),
	.datac(vcc),
	.datad(\CPU|alu_in_B[13]~19_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~86 .lut_mask = 16'hEE44;
defparam \CPU|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \CPU|ShiftRight0~87 (
// Equation(s):
// \CPU|ShiftRight0~87_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~86_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~77_combout ))

	.dataa(\CPU|instr [6]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~77_combout ),
	.datad(\CPU|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~87 .lut_mask = 16'hFA50;
defparam \CPU|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \CPU|ShiftRight0~88 (
// Equation(s):
// \CPU|ShiftRight0~88_combout  = (\CPU|instr [8] & (\CPU|ShiftRight0~85_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~87_combout )))

	.dataa(vcc),
	.datab(\CPU|ShiftRight0~85_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~88 .lut_mask = 16'hCFC0;
defparam \CPU|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \CPU|alu_result~84 (
// Equation(s):
// \CPU|alu_result~84_combout  = (\CPU|alu_result_save[12]~25_combout  & ((\CPU|ShiftRight0~150_combout ) # ((\CPU|alu_result_save[12]~24_combout )))) # (!\CPU|alu_result_save[12]~25_combout  & (((!\CPU|alu_result_save[12]~24_combout  & 
// \CPU|ShiftRight0~88_combout ))))

	.dataa(\CPU|alu_result_save[12]~25_combout ),
	.datab(\CPU|ShiftRight0~150_combout ),
	.datac(\CPU|alu_result_save[12]~24_combout ),
	.datad(\CPU|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~84 .lut_mask = 16'hADA8;
defparam \CPU|alu_result~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~72 (
// Equation(s):
// \CPU|ShiftLeft0~72_combout  = (\CPU|instr [9] & (!\CPU|instr [8] & ((\CPU|ShiftLeft0~41_combout )))) # (!\CPU|instr [9] & (((\CPU|ShiftLeft0~71_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftLeft0~71_combout ),
	.datad(\CPU|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~72 .lut_mask = 16'h7250;
defparam \CPU|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \CPU|alu_result~85 (
// Equation(s):
// \CPU|alu_result~85_combout  = (\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result~84_combout  & (\CPU|ShiftRight0~134_combout )) # (!\CPU|alu_result~84_combout  & ((\CPU|ShiftLeft0~72_combout ))))) # (!\CPU|alu_result_save[12]~24_combout  & 
// (((\CPU|alu_result~84_combout ))))

	.dataa(\CPU|alu_result_save[12]~24_combout ),
	.datab(\CPU|ShiftRight0~134_combout ),
	.datac(\CPU|alu_result~84_combout ),
	.datad(\CPU|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~85 .lut_mask = 16'hDAD0;
defparam \CPU|alu_result~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \CPU|alu_result~86 (
// Equation(s):
// \CPU|alu_result~86_combout  = (\CPU|opsave [2] & (((!\CPU|alu_result_save[12]~23_combout  & \CPU|alu_result~85_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~83_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|alu_result~83_combout ),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~85_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~86 .lut_mask = 16'h5E54;
defparam \CPU|alu_result~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \CPU|alu_result~87 (
// Equation(s):
// \CPU|alu_result~87_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~86_combout  & (\CPU|Equal12~10_combout )) # (!\CPU|alu_result~86_combout  & ((\CPU|Add1~52_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~86_combout ))))

	.dataa(\CPU|Equal12~10_combout ),
	.datab(\CPU|Add1~52_combout ),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~86_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~87 .lut_mask = 16'hAFC0;
defparam \CPU|alu_result~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \CPU|alu_result~88 (
// Equation(s):
// \CPU|alu_result~88_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[10]~22_combout ) # ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 )))) # (!\CPU|opsave [0] & (((\CPU|alu_result~87_combout ))))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~87_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\CPU|alu_result~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~88 .lut_mask = 16'hFCB8;
defparam \CPU|alu_result~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \CPU|alu_result~89 (
// Equation(s):
// \CPU|alu_result~89_combout  = (\CPU|alu_result~88_combout  & !\CPU|alu_result_save[12]~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|alu_result~88_combout ),
	.datad(\CPU|alu_result_save[12]~27_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~89 .lut_mask = 16'h00F0;
defparam \CPU|alu_result~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \CPU|alu_result_save[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [10]));

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \CPU|reg_in[10]~22 (
// Equation(s):
// \CPU|reg_in[10]~22_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[10]~43_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [10]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [10]),
	.datad(\CPU|Mem_Bus[10]~43_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[10]~22 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \CPU|Mem_Bus[9]~42 (
// Equation(s):
// \CPU|Mem_Bus[9]~42_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a9 )))) # (!\CPU|WE~0_combout  & (((\MEM|Mem_Bus~0_combout ) # 
// (\MEM|RAM_rtl_2|auto_generated|ram_block1a9 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[9]~42 .lut_mask = 16'hDDD0;
defparam \CPU|Mem_Bus[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \CPU|instr[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[9]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [9]));

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \CPU|alu_in_B[9]~23 (
// Equation(s):
// \CPU|alu_in_B[9]~23_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [9])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[9]~23 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \CPU|alu_result~76 (
// Equation(s):
// \CPU|alu_result~76_combout  = (\CPU|opsave [0] & ((\CPU|alu_in_B[9]~23_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_in_B[9]~23_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~76 .lut_mask = 16'hA8A8;
defparam \CPU|alu_result~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \CPU|Equal12~9 (
// Equation(s):
// \CPU|Equal12~9_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [9])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 )))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\CPU|Equal12~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~9 .lut_mask = 16'h4B78;
defparam \CPU|Equal12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \CPU|ShiftRight0~149 (
// Equation(s):
// \CPU|ShiftRight0~149_combout  = (\CPU|ShiftRight0~72_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(\CPU|ShiftRight0~72_combout ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~149 .lut_mask = 16'hEEAA;
defparam \CPU|ShiftRight0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \CPU|ShiftRight0~75 (
// Equation(s):
// \CPU|ShiftRight0~75_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ))) # (!\CPU|instr [6] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~75 .lut_mask = 16'h0E04;
defparam \CPU|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \CPU|ShiftRight0~74 (
// Equation(s):
// \CPU|ShiftRight0~74_combout  = (!\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[14]~18_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[13]~19_combout )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|instr [7]),
	.datac(\CPU|alu_in_B[14]~18_combout ),
	.datad(\CPU|alu_in_B[13]~19_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~74 .lut_mask = 16'h3120;
defparam \CPU|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \CPU|ShiftRight0~76 (
// Equation(s):
// \CPU|ShiftRight0~76_combout  = (\CPU|ShiftRight0~74_combout ) # ((\CPU|instr [7] & ((\CPU|alu_in_B[15]~32_combout ) # (\CPU|ShiftRight0~75_combout ))))

	.dataa(\CPU|alu_in_B[15]~32_combout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|ShiftRight0~75_combout ),
	.datad(\CPU|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~76 .lut_mask = 16'hFFC8;
defparam \CPU|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \CPU|ShiftRight0~51 (
// Equation(s):
// \CPU|ShiftRight0~51_combout  = (\CPU|instr [7] & (\CPU|alu_in_B[11]~21_combout )) # (!\CPU|instr [7] & ((\CPU|alu_in_B[9]~23_combout )))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|alu_in_B[11]~21_combout ),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~51 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneii_lcell_comb \CPU|ShiftRight0~78 (
// Equation(s):
// \CPU|ShiftRight0~78_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~77_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~51_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~51_combout ),
	.datad(\CPU|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~78 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \CPU|ShiftRight0~79 (
// Equation(s):
// \CPU|ShiftRight0~79_combout  = (\CPU|instr [8] & (\CPU|ShiftRight0~76_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~78_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftRight0~76_combout ),
	.datad(\CPU|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~79 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \CPU|alu_result~78 (
// Equation(s):
// \CPU|alu_result~78_combout  = (\CPU|alu_result_save[12]~25_combout  & (\CPU|alu_result_save[12]~24_combout )) # (!\CPU|alu_result_save[12]~25_combout  & ((\CPU|alu_result_save[12]~24_combout  & ((\CPU|ShiftLeft0~68_combout ))) # 
// (!\CPU|alu_result_save[12]~24_combout  & (\CPU|ShiftRight0~79_combout ))))

	.dataa(\CPU|alu_result_save[12]~25_combout ),
	.datab(\CPU|alu_result_save[12]~24_combout ),
	.datac(\CPU|ShiftRight0~79_combout ),
	.datad(\CPU|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~78 .lut_mask = 16'hDC98;
defparam \CPU|alu_result~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \CPU|alu_result~79 (
// Equation(s):
// \CPU|alu_result~79_combout  = (\CPU|alu_result_save[12]~25_combout  & ((\CPU|alu_result~78_combout  & ((\CPU|ShiftRight0~133_combout ))) # (!\CPU|alu_result~78_combout  & (\CPU|ShiftRight0~149_combout )))) # (!\CPU|alu_result_save[12]~25_combout  & 
// (((\CPU|alu_result~78_combout ))))

	.dataa(\CPU|alu_result_save[12]~25_combout ),
	.datab(\CPU|ShiftRight0~149_combout ),
	.datac(\CPU|alu_result~78_combout ),
	.datad(\CPU|ShiftRight0~133_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~79 .lut_mask = 16'hF858;
defparam \CPU|alu_result~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \CPU|alu_result~77 (
// Equation(s):
// \CPU|alu_result~77_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [9])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 )))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\CPU|alu_result~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~77 .lut_mask = 16'hB080;
defparam \CPU|alu_result~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \CPU|alu_result~80 (
// Equation(s):
// \CPU|alu_result~80_combout  = (\CPU|alu_result_save[12]~23_combout  & (!\CPU|opsave [2])) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & (\CPU|alu_result~79_combout )) # (!\CPU|opsave [2] & ((\CPU|alu_result~77_combout )))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~79_combout ),
	.datad(\CPU|alu_result~77_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~80 .lut_mask = 16'h7362;
defparam \CPU|alu_result~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \CPU|alu_result~81 (
// Equation(s):
// \CPU|alu_result~81_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~80_combout  & (\CPU|Equal12~9_combout )) # (!\CPU|alu_result~80_combout  & ((\CPU|Add1~49_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~80_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Equal12~9_combout ),
	.datac(\CPU|Add1~49_combout ),
	.datad(\CPU|alu_result~80_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~81 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \CPU|alu_result~82 (
// Equation(s):
// \CPU|alu_result~82_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|alu_result~76_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~81_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result~76_combout ),
	.datac(\CPU|alu_result~81_combout ),
	.datad(\CPU|alu_result_save[12]~27_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~82 .lut_mask = 16'h00DC;
defparam \CPU|alu_result~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \CPU|alu_result_save[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [9]));

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \CPU|reg_in[9]~23 (
// Equation(s):
// \CPU|reg_in[9]~23_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[9]~42_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [9]))

	.dataa(\CPU|alu_or_mem_save~regout ),
	.datab(\CPU|alu_result_save [9]),
	.datac(vcc),
	.datad(\CPU|Mem_Bus[9]~42_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[9]~23 .lut_mask = 16'hEE44;
defparam \CPU|reg_in[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \CPU|Mem_Bus[10]~43 (
// Equation(s):
// \CPU|Mem_Bus[10]~43_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a10 )))) # (!\CPU|WE~0_combout  & (((\MEM|Mem_Bus~0_combout ) # 
// (\MEM|RAM_rtl_2|auto_generated|ram_block1a10 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[10]~43 .lut_mask = 16'hDDD0;
defparam \CPU|Mem_Bus[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N5
cycloneii_lcell_ff \CPU|instr[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[10]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [10]));

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \CPU|alu_result_save[12]~26 (
// Equation(s):
// \CPU|alu_result_save[12]~26_combout  = ((!\CPU|opsave [1] & \CPU|instr [10])) # (!\CPU|opsave [2])

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(vcc),
	.datad(\CPU|instr [10]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[12]~26 .lut_mask = 16'h7755;
defparam \CPU|alu_result_save[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \CPU|alu_result_save[12]~27 (
// Equation(s):
// \CPU|alu_result_save[12]~27_combout  = ((\CPU|alu_result_save[7]~20_combout ) # ((\CPU|alu_result~17_combout  & \CPU|alu_result_save[12]~26_combout ))) # (!\CPU|Equal6~3_combout )

	.dataa(\CPU|Equal6~3_combout ),
	.datab(\CPU|alu_result~17_combout ),
	.datac(\CPU|alu_result_save[12]~26_combout ),
	.datad(\CPU|alu_result_save[7]~20_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[12]~27 .lut_mask = 16'hFFD5;
defparam \CPU|alu_result_save[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \CPU|Equal12~8 (
// Equation(s):
// \CPU|Equal12~8_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [8])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 )))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\CPU|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~8 .lut_mask = 16'h53AC;
defparam \CPU|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \CPU|ShiftLeft0~64 (
// Equation(s):
// \CPU|ShiftLeft0~64_combout  = (\CPU|instr [9] & (\CPU|ShiftLeft0~44_combout  & (!\CPU|instr [8]))) # (!\CPU|instr [9] & (((\CPU|ShiftLeft0~63_combout ))))

	.dataa(\CPU|ShiftLeft0~44_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~64 .lut_mask = 16'h3B08;
defparam \CPU|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \CPU|ShiftRight0~132 (
// Equation(s):
// \CPU|ShiftRight0~132_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [8] & (\CPU|ShiftRight0~36_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~43_combout )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|ShiftRight0~36_combout ),
	.datac(\CPU|ShiftRight0~43_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~132 .lut_mask = 16'h4450;
defparam \CPU|ShiftRight0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \CPU|ShiftRight0~148 (
// Equation(s):
// \CPU|ShiftRight0~148_combout  = (!\CPU|instr [9] & ((\CPU|ShiftRight0~132_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|ShiftRight0~132_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~148 .lut_mask = 16'h0E0C;
defparam \CPU|ShiftRight0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \CPU|ShiftRight0~52 (
// Equation(s):
// \CPU|ShiftRight0~52_combout  = (\CPU|instr [7] & ((\CPU|alu_in_B[10]~22_combout ))) # (!\CPU|instr [7] & (\CPU|alu_in_B[8]~24_combout ))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[8]~24_combout ),
	.datac(vcc),
	.datad(\CPU|alu_in_B[10]~22_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~52 .lut_mask = 16'hEE44;
defparam \CPU|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \CPU|ShiftRight0~53 (
// Equation(s):
// \CPU|ShiftRight0~53_combout  = (\CPU|instr [6] & (\CPU|ShiftRight0~51_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~52_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~51_combout ),
	.datad(\CPU|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~53 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneii_lcell_comb \CPU|ShiftRight0~54 (
// Equation(s):
// \CPU|ShiftRight0~54_combout  = (\CPU|instr [8] & (\CPU|ShiftRight0~50_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~53_combout )))

	.dataa(\CPU|ShiftRight0~50_combout ),
	.datab(\CPU|instr [8]),
	.datac(vcc),
	.datad(\CPU|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~54 .lut_mask = 16'hBB88;
defparam \CPU|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \CPU|ShiftRight0~131 (
// Equation(s):
// \CPU|ShiftRight0~131_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [8] & (\CPU|ShiftRight0~39_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~46_combout )))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftRight0~39_combout ),
	.datac(\CPU|ShiftRight0~46_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~131 .lut_mask = 16'h00D8;
defparam \CPU|ShiftRight0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \CPU|ShiftRight0~147 (
// Equation(s):
// \CPU|ShiftRight0~147_combout  = (\CPU|ShiftRight0~131_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|ShiftRight0~131_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~147 .lut_mask = 16'hF8F8;
defparam \CPU|ShiftRight0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \CPU|alu_result~71 (
// Equation(s):
// \CPU|alu_result~71_combout  = (\CPU|alu_result_save[12]~24_combout  & (\CPU|alu_result_save[12]~25_combout )) # (!\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result_save[12]~25_combout  & ((\CPU|ShiftRight0~147_combout ))) # 
// (!\CPU|alu_result_save[12]~25_combout  & (\CPU|ShiftRight0~54_combout ))))

	.dataa(\CPU|alu_result_save[12]~24_combout ),
	.datab(\CPU|alu_result_save[12]~25_combout ),
	.datac(\CPU|ShiftRight0~54_combout ),
	.datad(\CPU|ShiftRight0~147_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~71 .lut_mask = 16'hDC98;
defparam \CPU|alu_result~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \CPU|alu_result~72 (
// Equation(s):
// \CPU|alu_result~72_combout  = (\CPU|alu_result_save[12]~24_combout  & ((\CPU|alu_result~71_combout  & ((\CPU|ShiftRight0~148_combout ))) # (!\CPU|alu_result~71_combout  & (\CPU|ShiftLeft0~64_combout )))) # (!\CPU|alu_result_save[12]~24_combout  & 
// (((\CPU|alu_result~71_combout ))))

	.dataa(\CPU|alu_result_save[12]~24_combout ),
	.datab(\CPU|ShiftLeft0~64_combout ),
	.datac(\CPU|ShiftRight0~148_combout ),
	.datad(\CPU|alu_result~71_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~72 .lut_mask = 16'hF588;
defparam \CPU|alu_result~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \CPU|alu_result~73 (
// Equation(s):
// \CPU|alu_result~73_combout  = (\CPU|opsave [2] & (((\CPU|alu_result~72_combout  & !\CPU|alu_result_save[12]~23_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~70_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|alu_result~70_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~72_combout ),
	.datad(\CPU|alu_result_save[12]~23_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~73 .lut_mask = 16'h33E2;
defparam \CPU|alu_result~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \CPU|alu_result~74 (
// Equation(s):
// \CPU|alu_result~74_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~73_combout  & (\CPU|Equal12~8_combout )) # (!\CPU|alu_result~73_combout  & ((\CPU|Add1~46_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~73_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Equal12~8_combout ),
	.datac(\CPU|Add1~46_combout ),
	.datad(\CPU|alu_result~73_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~74 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \CPU|alu_result~69 (
// Equation(s):
// \CPU|alu_result~69_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [8])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a8 ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\CPU|alu_result~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~69 .lut_mask = 16'hFFAC;
defparam \CPU|alu_result~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \CPU|alu_result~75 (
// Equation(s):
// \CPU|alu_result~75_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|opsave [0] & ((\CPU|alu_result~69_combout ))) # (!\CPU|opsave [0] & (\CPU|alu_result~74_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result_save[12]~27_combout ),
	.datac(\CPU|alu_result~74_combout ),
	.datad(\CPU|alu_result~69_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~75 .lut_mask = 16'h3210;
defparam \CPU|alu_result~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \CPU|alu_result_save[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [8]));

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \CPU|reg_in[8]~24 (
// Equation(s):
// \CPU|reg_in[8]~24_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[8]~41_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [8]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [8]),
	.datad(\CPU|Mem_Bus[8]~41_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[8]~24 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \CPU|Mem_Bus[7]~40 (
// Equation(s):
// \CPU|Mem_Bus[7]~40_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a7 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a7 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[7]~40 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \CPU|Mem_Bus[6]~39 (
// Equation(s):
// \CPU|Mem_Bus[6]~39_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a6  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a6 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[6]~39 .lut_mask = 16'hFA32;
defparam \CPU|Mem_Bus[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \CPU|Mem_Bus[5]~38 (
// Equation(s):
// \CPU|Mem_Bus[5]~38_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a5 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a5 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[5]~38 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \CPU|reg_in[5]~27 (
// Equation(s):
// \CPU|reg_in[5]~27_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[5]~38_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [5]))

	.dataa(\CPU|alu_result_save [5]),
	.datab(vcc),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[5]~38_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[5]~27 .lut_mask = 16'hFA0A;
defparam \CPU|reg_in[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \CPU|Mem_Bus[4]~37 (
// Equation(s):
// \CPU|Mem_Bus[4]~37_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a4  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[4]~37 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \CPU|Mem_Bus[23]~56 (
// Equation(s):
// \CPU|Mem_Bus[23]~56_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a23  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a23 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[23]~56 .lut_mask = 16'hFA32;
defparam \CPU|Mem_Bus[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N15
cycloneii_lcell_ff \CPU|instr[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[23]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [23]));

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \CPU|alu_result~37 (
// Equation(s):
// \CPU|alu_result~37_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [3]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [3]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\CPU|alu_result~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~37 .lut_mask = 16'hFFE2;
defparam \CPU|alu_result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \CPU|ShiftRight0~140 (
// Equation(s):
// \CPU|ShiftRight0~140_combout  = (\CPU|instr [7] & (((\CPU|alu_in_B[9]~23_combout )))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7  & (!\CPU|reg_or_imm_save~regout )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~140 .lut_mask = 16'hF202;
defparam \CPU|ShiftRight0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \CPU|ShiftRight0~100 (
// Equation(s):
// \CPU|ShiftRight0~100_combout  = (\CPU|instr [6] & ((\CPU|ShiftRight0~52_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~140_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~140_combout ),
	.datad(\CPU|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~100 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \CPU|ShiftRight0~59 (
// Equation(s):
// \CPU|ShiftRight0~59_combout  = (\CPU|instr [6] & (\CPU|alu_in_B[4]~28_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[3]~29_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[4]~28_combout ),
	.datad(\CPU|alu_in_B[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~59 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \CPU|alu_result~38 (
// Equation(s):
// \CPU|alu_result~38_combout  = (\CPU|ShiftRight0~82_combout  & (!\CPU|alu_result_save[3]~8_combout  & ((\CPU|ShiftRight0~59_combout )))) # (!\CPU|ShiftRight0~82_combout  & ((\CPU|alu_result_save[3]~8_combout ) # ((\CPU|ShiftRight0~100_combout ))))

	.dataa(\CPU|ShiftRight0~82_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftRight0~100_combout ),
	.datad(\CPU|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~38 .lut_mask = 16'h7654;
defparam \CPU|alu_result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \CPU|ShiftRight0~102 (
// Equation(s):
// \CPU|ShiftRight0~102_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~102 .lut_mask = 16'hA808;
defparam \CPU|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \CPU|ShiftRight0~141 (
// Equation(s):
// \CPU|ShiftRight0~141_combout  = (\CPU|reg_or_imm_save~regout  & (((\CPU|instr [15])))) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~101_combout ) # ((\CPU|ShiftRight0~102_combout ))))

	.dataa(\CPU|ShiftRight0~101_combout ),
	.datab(\CPU|ShiftRight0~102_combout ),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~141 .lut_mask = 16'hFE0E;
defparam \CPU|ShiftRight0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \CPU|ShiftRight0~103 (
// Equation(s):
// \CPU|ShiftRight0~103_combout  = (\CPU|instr [6] & (\CPU|ShiftRight0~49_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~86_combout )))

	.dataa(\CPU|instr [6]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~49_combout ),
	.datad(\CPU|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~103 .lut_mask = 16'hF5A0;
defparam \CPU|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \CPU|ShiftRight0~104 (
// Equation(s):
// \CPU|ShiftRight0~104_combout  = (\CPU|instr [8] & (\CPU|ShiftRight0~141_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~103_combout )))

	.dataa(vcc),
	.datab(\CPU|ShiftRight0~141_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~104 .lut_mask = 16'hCFC0;
defparam \CPU|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \CPU|ShiftRight0~139 (
// Equation(s):
// \CPU|ShiftRight0~139_combout  = (\CPU|instr [6] & ((\CPU|reg_or_imm_save~regout ) # ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 )))) # (!\CPU|instr [6] & (((\CPU|alu_in_B[5]~27_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[5]~27_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~139 .lut_mask = 16'hEFE0;
defparam \CPU|ShiftRight0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \CPU|alu_result~39 (
// Equation(s):
// \CPU|alu_result~39_combout  = (\CPU|alu_result_save[3]~8_combout  & ((\CPU|alu_result~38_combout  & (\CPU|ShiftRight0~104_combout )) # (!\CPU|alu_result~38_combout  & ((\CPU|ShiftRight0~139_combout ))))) # (!\CPU|alu_result_save[3]~8_combout  & 
// (\CPU|alu_result~38_combout ))

	.dataa(\CPU|alu_result_save[3]~8_combout ),
	.datab(\CPU|alu_result~38_combout ),
	.datac(\CPU|ShiftRight0~104_combout ),
	.datad(\CPU|ShiftRight0~139_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~39 .lut_mask = 16'hE6C4;
defparam \CPU|alu_result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \CPU|alu_result_save[3]~10 (
// Equation(s):
// \CPU|alu_result_save[3]~10_combout  = ((!\CPU|instr [10] & !\CPU|opsave [1])) # (!\CPU|opsave [5])

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|instr [10]),
	.datac(vcc),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~10 .lut_mask = 16'h5577;
defparam \CPU|alu_result_save[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \CPU|alu_result~40 (
// Equation(s):
// \CPU|alu_result~40_combout  = (\CPU|alu_result_save[3]~11_combout  & (((\CPU|Add1~31_combout )) # (!\CPU|alu_result_save[3]~10_combout ))) # (!\CPU|alu_result_save[3]~11_combout  & (\CPU|alu_result_save[3]~10_combout  & ((\CPU|ShiftLeft0~137_combout ))))

	.dataa(\CPU|alu_result_save[3]~11_combout ),
	.datab(\CPU|alu_result_save[3]~10_combout ),
	.datac(\CPU|Add1~31_combout ),
	.datad(\CPU|ShiftLeft0~137_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~40 .lut_mask = 16'hE6A2;
defparam \CPU|alu_result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \CPU|alu_result~41 (
// Equation(s):
// \CPU|alu_result~41_combout  = (\CPU|alu_result_save[3]~9_combout  & ((\CPU|alu_result~40_combout  & ((\CPU|ShiftRight0~111_combout ))) # (!\CPU|alu_result~40_combout  & (\CPU|alu_result~39_combout )))) # (!\CPU|alu_result_save[3]~9_combout  & 
// (((\CPU|alu_result~40_combout ))))

	.dataa(\CPU|alu_result_save[3]~9_combout ),
	.datab(\CPU|alu_result~39_combout ),
	.datac(\CPU|alu_result~40_combout ),
	.datad(\CPU|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~41 .lut_mask = 16'hF858;
defparam \CPU|alu_result~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~42 (
// Equation(s):
// \CPU|alu_result~42_combout  = (\CPU|alu_result_save[3]~12_combout  & ((\CPU|alu_result_save[3]~13_combout  & (\CPU|alu_result~37_combout )) # (!\CPU|alu_result_save[3]~13_combout  & ((\CPU|alu_result~41_combout ))))) # (!\CPU|alu_result_save[3]~12_combout 
//  & (((!\CPU|alu_result_save[3]~13_combout ))))

	.dataa(\CPU|alu_result_save[3]~12_combout ),
	.datab(\CPU|alu_result~37_combout ),
	.datac(\CPU|alu_result_save[3]~13_combout ),
	.datad(\CPU|alu_result~41_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~42 .lut_mask = 16'h8F85;
defparam \CPU|alu_result~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneii_lcell_comb \CPU|alu_result~43 (
// Equation(s):
// \CPU|alu_result~43_combout  = (\CPU|alu_result_save[3]~14_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & (\CPU|alu_in_B[3]~29_combout  $ (!\CPU|alu_result~42_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & 
// (\CPU|alu_in_B[3]~29_combout  & !\CPU|alu_result~42_combout )))) # (!\CPU|alu_result_save[3]~14_combout  & (((\CPU|alu_result~42_combout ))))

	.dataa(\CPU|alu_result_save[3]~14_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\CPU|alu_in_B[3]~29_combout ),
	.datad(\CPU|alu_result~42_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~43 .lut_mask = 16'hD528;
defparam \CPU|alu_result~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \CPU|alu_result~44 (
// Equation(s):
// \CPU|alu_result~44_combout  = (\CPU|Equal6~3_combout  & (\CPU|alu_result~43_combout  & ((!\CPU|alu_result_save[3]~14_combout ) # (!\CPU|opsave [5]))))

	.dataa(\CPU|Equal6~3_combout ),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|alu_result_save[3]~14_combout ),
	.datad(\CPU|alu_result~43_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~44 .lut_mask = 16'h2A00;
defparam \CPU|alu_result~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N19
cycloneii_lcell_ff \CPU|alu_result_save[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [3]));

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \CPU|reg_in[3]~29 (
// Equation(s):
// \CPU|reg_in[3]~29_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[3]~36_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [3]))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [3]),
	.datac(\CPU|alu_or_mem_save~regout ),
	.datad(\CPU|Mem_Bus[3]~36_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[3]~29 .lut_mask = 16'hFC0C;
defparam \CPU|reg_in[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \CPU|Mem_Bus[3]~36 (
// Equation(s):
// \CPU|Mem_Bus[3]~36_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a3 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a3 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a3 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[3]~36 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \CPU|Mem_Bus[22]~55 (
// Equation(s):
// \CPU|Mem_Bus[22]~55_combout  = (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22  & (((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a22 )))) # (!\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22  & (!\CPU|WE~0_combout  & 
// ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a22 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a22 ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[22]~55 .lut_mask = 16'hBBB0;
defparam \CPU|Mem_Bus[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \CPU|instr[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[22]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [22]));

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \CPU|alu_result~25 (
// Equation(s):
// \CPU|alu_result~25_combout  = (!\CPU|opsave [2] & ((\CPU|opsave [1] & (\CPU|alu_in_B[1]~31_combout  $ (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ))) # (!\CPU|opsave [1] & (\CPU|alu_in_B[1]~31_combout  & \CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 
// ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\CPU|alu_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~25 .lut_mask = 16'h1220;
defparam \CPU|alu_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \CPU|alu_result~26 (
// Equation(s):
// \CPU|alu_result~26_combout  = (!\CPU|opsave [0] & ((\CPU|alu_result~25_combout ) # ((\CPU|Add1~25_combout  & \CPU|opsave [2]))))

	.dataa(\CPU|Add1~25_combout ),
	.datab(\CPU|alu_result~25_combout ),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~26 .lut_mask = 16'h0E0C;
defparam \CPU|alu_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \CPU|alu_result~27 (
// Equation(s):
// \CPU|alu_result~27_combout  = (\CPU|alu_result~26_combout ) # ((\CPU|alu_result~6_combout  & ((\CPU|alu_in_B[1]~31_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\CPU|alu_result~6_combout ),
	.datab(\CPU|alu_result~26_combout ),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\CPU|alu_result~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~27 .lut_mask = 16'hEEEC;
defparam \CPU|alu_result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \CPU|ShiftRight0~60 (
// Equation(s):
// \CPU|ShiftRight0~60_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[8]~24_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[7]~25_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|alu_in_B[7]~25_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|alu_in_B[8]~24_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~60 .lut_mask = 16'hA808;
defparam \CPU|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \CPU|ShiftRight0~61 (
// Equation(s):
// \CPU|ShiftRight0~61_combout  = (\CPU|ShiftRight0~60_combout ) # ((!\CPU|instr [7] & \CPU|ShiftRight0~139_combout ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~139_combout ),
	.datad(\CPU|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~61 .lut_mask = 16'hFF50;
defparam \CPU|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \CPU|alu_result~18 (
// Equation(s):
// \CPU|alu_result~18_combout  = (!\CPU|instr [7] & ((\CPU|instr [6] & (\CPU|alu_in_B[2]~30_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[1]~31_combout )))))

	.dataa(\CPU|alu_in_B[2]~30_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|instr [7]),
	.datad(\CPU|alu_in_B[1]~31_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~18 .lut_mask = 16'h0B08;
defparam \CPU|alu_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \CPU|alu_result~19 (
// Equation(s):
// \CPU|alu_result~19_combout  = (!\CPU|instr [8] & ((\CPU|alu_result~18_combout ) # ((\CPU|instr [7] & \CPU|ShiftRight0~59_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|ShiftRight0~59_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|alu_result~18_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~19 .lut_mask = 16'h0F08;
defparam \CPU|alu_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \CPU|alu_result~20 (
// Equation(s):
// \CPU|alu_result~20_combout  = (\CPU|opsave [1] & ((\CPU|alu_result~19_combout ) # ((\CPU|ShiftRight0~61_combout  & \CPU|instr [8]))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|ShiftRight0~61_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|alu_result~19_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~20 .lut_mask = 16'hAA80;
defparam \CPU|alu_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \CPU|alu_result~21 (
// Equation(s):
// \CPU|alu_result~21_combout  = (\CPU|alu_result~20_combout ) # ((!\CPU|opsave [1] & (\CPU|ShiftLeft0~38_combout  & !\CPU|ShiftLeft0~39_combout )))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|alu_result~20_combout ),
	.datac(\CPU|ShiftLeft0~38_combout ),
	.datad(\CPU|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~21 .lut_mask = 16'hCCDC;
defparam \CPU|alu_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \CPU|alu_result~23 (
// Equation(s):
// \CPU|alu_result~23_combout  = (\CPU|instr [10] & (((\CPU|ShiftRight0~73_combout )))) # (!\CPU|instr [10] & (\CPU|instr [9] & (\CPU|ShiftRight0~79_combout )))

	.dataa(\CPU|instr [10]),
	.datab(\CPU|instr [9]),
	.datac(\CPU|ShiftRight0~79_combout ),
	.datad(\CPU|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~23 .lut_mask = 16'hEA40;
defparam \CPU|alu_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \CPU|alu_result~24 (
// Equation(s):
// \CPU|alu_result~24_combout  = (\CPU|opsave [1] & ((\CPU|alu_result~23_combout ) # ((\CPU|alu_result~21_combout  & \CPU|alu_result~22_combout )))) # (!\CPU|opsave [1] & (\CPU|alu_result~21_combout  & ((\CPU|alu_result~22_combout ))))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|alu_result~21_combout ),
	.datac(\CPU|alu_result~23_combout ),
	.datad(\CPU|alu_result~22_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~24 .lut_mask = 16'hECA0;
defparam \CPU|alu_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \CPU|alu_result~239 (
// Equation(s):
// \CPU|alu_result~239_combout  = (\CPU|opsave [5] & (!\CPU|opsave [0] & (\CPU|alu_result~24_combout  & \CPU|opsave [2])))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~24_combout ),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~239 .lut_mask = 16'h2000;
defparam \CPU|alu_result~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \CPU|alu_result~28 (
// Equation(s):
// \CPU|alu_result~28_combout  = (\CPU|Equal6~3_combout  & ((\CPU|alu_result~239_combout ) # ((!\CPU|opsave [5] & \CPU|alu_result~27_combout ))))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|alu_result~27_combout ),
	.datac(\CPU|Equal6~3_combout ),
	.datad(\CPU|alu_result~239_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~28 .lut_mask = 16'hF040;
defparam \CPU|alu_result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \CPU|alu_result_save[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [1]));

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \CPU|reg_in[1]~31 (
// Equation(s):
// \CPU|reg_in[1]~31_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[1]~34_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [1]))

	.dataa(vcc),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(\CPU|alu_result_save [1]),
	.datad(\CPU|Mem_Bus[1]~34_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[1]~31 .lut_mask = 16'hFC30;
defparam \CPU|reg_in[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \CPU|Mem_Bus[20]~53 (
// Equation(s):
// \CPU|Mem_Bus[20]~53_combout  = (\MEM|Mem_Bus~0_combout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ) # ((!\CPU|WE~0_combout )))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a20  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.datac(\CPU|WE~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[20]~53 .lut_mask = 16'hCF8A;
defparam \CPU|Mem_Bus[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N21
cycloneii_lcell_ff \CPU|instr[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[20]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [20]));

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \CPU|Mem_Bus[19]~52 (
// Equation(s):
// \CPU|Mem_Bus[19]~52_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a19  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a19 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[19]~52 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \CPU|instr[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[19]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [19]));

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \CPU|Mem_Bus[18]~51 (
// Equation(s):
// \CPU|Mem_Bus[18]~51_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a18 )))) # (!\CPU|WE~0_combout  & (((\MEM|Mem_Bus~0_combout ) # 
// (\MEM|RAM_rtl_2|auto_generated|ram_block1a18 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[18]~51 .lut_mask = 16'hDDD0;
defparam \CPU|Mem_Bus[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N7
cycloneii_lcell_ff \CPU|instr[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[18]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [18]));

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \CPU|Mem_Bus[16]~49 (
// Equation(s):
// \CPU|Mem_Bus[16]~49_combout  = (\MEM|Mem_Bus~0_combout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ) # ((!\CPU|WE~0_combout )))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a16  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a16 ),
	.datad(\CPU|WE~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[16]~49 .lut_mask = 16'hC8FA;
defparam \CPU|Mem_Bus[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \CPU|instr[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [16]));

// Location: LCCOMB_X39_Y20_N4
cycloneii_lcell_comb \CPU|Mem_Bus[2]~35 (
// Equation(s):
// \CPU|Mem_Bus[2]~35_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a2 )))) # (!\CPU|WE~0_combout  & (((\MEM|Mem_Bus~0_combout ) # 
// (\MEM|RAM_rtl_2|auto_generated|ram_block1a2 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[2]~35 .lut_mask = 16'hDDD0;
defparam \CPU|Mem_Bus[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \CPU|Mem_Bus[21]~54 (
// Equation(s):
// \CPU|Mem_Bus[21]~54_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a21 ) # (\MEM|Mem_Bus~0_combout )))) # (!\CPU|WE~0_combout  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a21 
// ) # ((\MEM|Mem_Bus~0_combout ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|RAM_rtl_2|auto_generated|ram_block1a21 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\MEM|Mem_Bus~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[21]~54 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \CPU|instr[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[21]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [21]));

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \CPU|alu_result~58 (
// Equation(s):
// \CPU|alu_result~58_combout  = (\CPU|alu_result~57_combout  & (((\CPU|ShiftRight0~126_combout ) # (\CPU|alu_result~22_combout )))) # (!\CPU|alu_result~57_combout  & (\CPU|ShiftRight0~122_combout  & ((!\CPU|alu_result~22_combout ))))

	.dataa(\CPU|alu_result~57_combout ),
	.datab(\CPU|ShiftRight0~122_combout ),
	.datac(\CPU|ShiftRight0~126_combout ),
	.datad(\CPU|alu_result~22_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~58 .lut_mask = 16'hAAE4;
defparam \CPU|alu_result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \CPU|ShiftLeft0~55 (
// Equation(s):
// \CPU|ShiftLeft0~55_combout  = (!\CPU|instr [9] & ((\CPU|instr [8] & (\CPU|ShiftLeft0~41_combout )) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~54_combout )))))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|ShiftLeft0~41_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~55 .lut_mask = 16'h0D08;
defparam \CPU|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \CPU|alu_result~59 (
// Equation(s):
// \CPU|alu_result~59_combout  = (\CPU|alu_result_save[7]~15_combout  & (((\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result_save[7]~17_combout  & (\CPU|alu_result~58_combout )) # 
// (!\CPU|alu_result_save[7]~17_combout  & ((\CPU|ShiftLeft0~55_combout )))))

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|alu_result~58_combout ),
	.datac(\CPU|ShiftLeft0~55_combout ),
	.datad(\CPU|alu_result_save[7]~17_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~59 .lut_mask = 16'hEE50;
defparam \CPU|alu_result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \CPU|alu_result~60 (
// Equation(s):
// \CPU|alu_result~60_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [6])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|alu_result~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~60 .lut_mask = 16'hB800;
defparam \CPU|alu_result~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \CPU|alu_result~61 (
// Equation(s):
// \CPU|alu_result~61_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result~59_combout  & ((\CPU|alu_result~60_combout ))) # (!\CPU|alu_result~59_combout  & (\CPU|Add1~40_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & 
// (((\CPU|alu_result~59_combout ))))

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|Add1~40_combout ),
	.datac(\CPU|alu_result~59_combout ),
	.datad(\CPU|alu_result~60_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~61 .lut_mask = 16'hF858;
defparam \CPU|alu_result~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \CPU|alu_result_save[6]~2 (
// Equation(s):
// \CPU|alu_result_save[6]~2_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~4_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~61_combout )))

	.dataa(\CPU|Equal12~4_combout ),
	.datab(\CPU|alu_result~61_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result_save[7]~18_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[6]~2 .lut_mask = 16'hAACC;
defparam \CPU|alu_result_save[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \CPU|alu_result~62 (
// Equation(s):
// \CPU|alu_result~62_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [6])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|alu_result~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~62 .lut_mask = 16'hFFB8;
defparam \CPU|alu_result~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \CPU|alu_result_save[7]~22 (
// Equation(s):
// \CPU|alu_result_save[7]~22_combout  = ((\CPU|alu_result_save[27]~19_combout  & (\CPU|alu_result_save[7]~15_combout  $ (!\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result_save[27]~21_combout )

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|alu_result_save[27]~19_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|alu_result_save[27]~21_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~22 .lut_mask = 16'h84FF;
defparam \CPU|alu_result_save[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \CPU|alu_result_save[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[6]~2_combout ),
	.sdata(\CPU|alu_result~62_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[7]~22_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [6]));

// Location: LCCOMB_X39_Y23_N0
cycloneii_lcell_comb \CPU|Add3~0 (
// Equation(s):
// \CPU|Add3~0_combout  = (\CPU|instr [0] & (\CPU|pc [0] $ (VCC))) # (!\CPU|instr [0] & (\CPU|pc [0] & VCC))
// \CPU|Add3~1  = CARRY((\CPU|instr [0] & \CPU|pc [0]))

	.dataa(\CPU|instr [0]),
	.datab(\CPU|pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add3~0_combout ),
	.cout(\CPU|Add3~1 ));
// synopsys translate_off
defparam \CPU|Add3~0 .lut_mask = 16'h6688;
defparam \CPU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneii_lcell_comb \CPU|pc~2 (
// Equation(s):
// \CPU|pc~2_combout  = (\CPU|pc~1_combout  & (((\CPU|Add3~0_combout ) # (!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~1_combout  & (\CPU|instr [0] & (\CPU|pc[21]~0_combout )))

	.dataa(\CPU|pc~1_combout ),
	.datab(\CPU|instr [0]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~2 .lut_mask = 16'hEA4A;
defparam \CPU|pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneii_lcell_comb \CPU|nxt_state~6 (
// Equation(s):
// \CPU|nxt_state~6_combout  = (\CPU|instr [30]) # ((\CPU|instr [29]) # ((\CPU|instr [31]) # (!\CPU|Equal2~0_combout )))

	.dataa(\CPU|instr [30]),
	.datab(\CPU|instr [29]),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|instr [31]),
	.cin(gnd),
	.combout(\CPU|nxt_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|nxt_state~6 .lut_mask = 16'hFFEF;
defparam \CPU|nxt_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \CPU|Equal13~0 (
// Equation(s):
// \CPU|Equal13~0_combout  = (\CPU|opsave [2] & (!\CPU|opsave [1] & (!\CPU|opsave [0] & \CPU|opsave [5])))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal13~0 .lut_mask = 16'h0200;
defparam \CPU|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \CPU|Equal13~1 (
// Equation(s):
// \CPU|Equal13~1_combout  = (!\CPU|opsave [4] & (\CPU|opsave [3] & \CPU|Equal13~0_combout ))

	.dataa(vcc),
	.datab(\CPU|opsave [4]),
	.datac(\CPU|opsave [3]),
	.datad(\CPU|Equal13~0_combout ),
	.cin(gnd),
	.combout(\CPU|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal13~1 .lut_mask = 16'h3000;
defparam \CPU|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneii_lcell_comb \CPU|state~13 (
// Equation(s):
// \CPU|state~13_combout  = (\CPU|state.010~regout  & (\CPU|nxt_state~6_combout  & (!\CPU|Equal13~1_combout  & !\RST~combout )))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|nxt_state~6_combout ),
	.datac(\CPU|Equal13~1_combout ),
	.datad(\RST~combout ),
	.cin(gnd),
	.combout(\CPU|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~13 .lut_mask = 16'h0008;
defparam \CPU|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N23
cycloneii_lcell_ff \CPU|state.011 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|state~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|state.011~regout ));

// Location: LCCOMB_X39_Y19_N30
cycloneii_lcell_comb \CPU|pc[21]~3 (
// Equation(s):
// \CPU|pc[21]~3_combout  = (\CPU|state.100~regout ) # ((\CPU|state.011~regout ) # ((\CPU|state.001~regout  & \CPU|Equal1~0_combout )))

	.dataa(\CPU|state.100~regout ),
	.datab(\CPU|state.001~regout ),
	.datac(\CPU|state.011~regout ),
	.datad(\CPU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[21]~3 .lut_mask = 16'hFEFA;
defparam \CPU|pc[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \CPU|pc[21]~5 (
// Equation(s):
// \CPU|pc[21]~5_combout  = (\RST~combout ) # ((!\CPU|pc[21]~3_combout  & ((\CPU|always0~0_combout ) # (!\CPU|pc[21]~4_combout ))))

	.dataa(\CPU|pc[21]~4_combout ),
	.datab(\CPU|pc[21]~3_combout ),
	.datac(\CPU|always0~0_combout ),
	.datad(\RST~combout ),
	.cin(gnd),
	.combout(\CPU|pc[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[21]~5 .lut_mask = 16'hFF31;
defparam \CPU|pc[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N17
cycloneii_lcell_ff \CPU|pc[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [0]));

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \CPU|Add0~4 (
// Equation(s):
// \CPU|Add0~4_combout  = (\CPU|pc [2] & (\CPU|Add0~3  $ (GND))) # (!\CPU|pc [2] & (!\CPU|Add0~3  & VCC))
// \CPU|Add0~5  = CARRY((\CPU|pc [2] & !\CPU|Add0~3 ))

	.dataa(vcc),
	.datab(\CPU|pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~3 ),
	.combout(\CPU|Add0~4_combout ),
	.cout(\CPU|Add0~5 ));
// synopsys translate_off
defparam \CPU|Add0~4 .lut_mask = 16'hC30C;
defparam \CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneii_lcell_comb \CPU|pc~8 (
// Equation(s):
// \CPU|pc~8_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~4_combout )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~8 .lut_mask = 16'hE3E0;
defparam \CPU|pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneii_lcell_comb \CPU|pc~9 (
// Equation(s):
// \CPU|pc~9_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~8_combout  & (\CPU|Add3~4_combout )) # (!\CPU|pc~8_combout  & ((\CPU|instr [2]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~8_combout ))))

	.dataa(\CPU|Add3~4_combout ),
	.datab(\CPU|instr [2]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|pc~8_combout ),
	.cin(gnd),
	.combout(\CPU|pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~9 .lut_mask = 16'hAFC0;
defparam \CPU|pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N13
cycloneii_lcell_ff \CPU|pc[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [2]));

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \CPU|Add0~6 (
// Equation(s):
// \CPU|Add0~6_combout  = (\CPU|pc [3] & (!\CPU|Add0~5 )) # (!\CPU|pc [3] & ((\CPU|Add0~5 ) # (GND)))
// \CPU|Add0~7  = CARRY((!\CPU|Add0~5 ) # (!\CPU|pc [3]))

	.dataa(vcc),
	.datab(\CPU|pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~5 ),
	.combout(\CPU|Add0~6_combout ),
	.cout(\CPU|Add0~7 ));
// synopsys translate_off
defparam \CPU|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \CPU|pc~10 (
// Equation(s):
// \CPU|pc~10_combout  = (\CPU|pc[21]~0_combout  & (\CPU|state.010~regout )) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ))) # (!\CPU|state.010~regout  & (\CPU|Add0~6_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|Add0~6_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\CPU|pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~10 .lut_mask = 16'hDC98;
defparam \CPU|pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \CPU|pc~11 (
// Equation(s):
// \CPU|pc~11_combout  = (\CPU|pc~10_combout  & ((\CPU|Add3~6_combout ) # ((!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~10_combout  & (((\CPU|instr [3] & \CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add3~6_combout ),
	.datab(\CPU|instr [3]),
	.datac(\CPU|pc~10_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~11 .lut_mask = 16'hACF0;
defparam \CPU|pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N1
cycloneii_lcell_ff \CPU|pc[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [3]));

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \CPU|Add0~8 (
// Equation(s):
// \CPU|Add0~8_combout  = (\CPU|pc [4] & (\CPU|Add0~7  $ (GND))) # (!\CPU|pc [4] & (!\CPU|Add0~7  & VCC))
// \CPU|Add0~9  = CARRY((\CPU|pc [4] & !\CPU|Add0~7 ))

	.dataa(\CPU|pc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~7 ),
	.combout(\CPU|Add0~8_combout ),
	.cout(\CPU|Add0~9 ));
// synopsys translate_off
defparam \CPU|Add0~8 .lut_mask = 16'hA50A;
defparam \CPU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \CPU|Add0~10 (
// Equation(s):
// \CPU|Add0~10_combout  = (\CPU|pc [5] & (!\CPU|Add0~9 )) # (!\CPU|pc [5] & ((\CPU|Add0~9 ) # (GND)))
// \CPU|Add0~11  = CARRY((!\CPU|Add0~9 ) # (!\CPU|pc [5]))

	.dataa(vcc),
	.datab(\CPU|pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~9 ),
	.combout(\CPU|Add0~10_combout ),
	.cout(\CPU|Add0~11 ));
// synopsys translate_off
defparam \CPU|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneii_lcell_comb \CPU|pc~14 (
// Equation(s):
// \CPU|pc~14_combout  = (\CPU|state.010~regout  & ((\CPU|pc[21]~0_combout ) # ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 )))) # (!\CPU|state.010~regout  & (!\CPU|pc[21]~0_combout  & ((\CPU|Add0~10_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\CPU|Add0~10_combout ),
	.cin(gnd),
	.combout(\CPU|pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~14 .lut_mask = 16'hB9A8;
defparam \CPU|pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneii_lcell_comb \CPU|Add3~2 (
// Equation(s):
// \CPU|Add3~2_combout  = (\CPU|instr [1] & ((\CPU|pc [1] & (\CPU|Add3~1  & VCC)) # (!\CPU|pc [1] & (!\CPU|Add3~1 )))) # (!\CPU|instr [1] & ((\CPU|pc [1] & (!\CPU|Add3~1 )) # (!\CPU|pc [1] & ((\CPU|Add3~1 ) # (GND)))))
// \CPU|Add3~3  = CARRY((\CPU|instr [1] & (!\CPU|pc [1] & !\CPU|Add3~1 )) # (!\CPU|instr [1] & ((!\CPU|Add3~1 ) # (!\CPU|pc [1]))))

	.dataa(\CPU|instr [1]),
	.datab(\CPU|pc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~1 ),
	.combout(\CPU|Add3~2_combout ),
	.cout(\CPU|Add3~3 ));
// synopsys translate_off
defparam \CPU|Add3~2 .lut_mask = 16'h9617;
defparam \CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneii_lcell_comb \CPU|Add3~8 (
// Equation(s):
// \CPU|Add3~8_combout  = ((\CPU|instr [4] $ (\CPU|pc [4] $ (!\CPU|Add3~7 )))) # (GND)
// \CPU|Add3~9  = CARRY((\CPU|instr [4] & ((\CPU|pc [4]) # (!\CPU|Add3~7 ))) # (!\CPU|instr [4] & (\CPU|pc [4] & !\CPU|Add3~7 )))

	.dataa(\CPU|instr [4]),
	.datab(\CPU|pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~7 ),
	.combout(\CPU|Add3~8_combout ),
	.cout(\CPU|Add3~9 ));
// synopsys translate_off
defparam \CPU|Add3~8 .lut_mask = 16'h698E;
defparam \CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneii_lcell_comb \CPU|pc~12 (
// Equation(s):
// \CPU|pc~12_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~8_combout )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|Add0~8_combout ),
	.cin(gnd),
	.combout(\CPU|pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~12 .lut_mask = 16'hE3E0;
defparam \CPU|pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneii_lcell_comb \CPU|pc~13 (
// Equation(s):
// \CPU|pc~13_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~12_combout  & ((\CPU|Add3~8_combout ))) # (!\CPU|pc~12_combout  & (\CPU|instr [4])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~12_combout ))))

	.dataa(\CPU|instr [4]),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|Add3~8_combout ),
	.datad(\CPU|pc~12_combout ),
	.cin(gnd),
	.combout(\CPU|pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~13 .lut_mask = 16'hF388;
defparam \CPU|pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N7
cycloneii_lcell_ff \CPU|pc[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [4]));

// Location: LCCOMB_X39_Y23_N10
cycloneii_lcell_comb \CPU|Add3~10 (
// Equation(s):
// \CPU|Add3~10_combout  = (\CPU|instr [5] & ((\CPU|pc [5] & (\CPU|Add3~9  & VCC)) # (!\CPU|pc [5] & (!\CPU|Add3~9 )))) # (!\CPU|instr [5] & ((\CPU|pc [5] & (!\CPU|Add3~9 )) # (!\CPU|pc [5] & ((\CPU|Add3~9 ) # (GND)))))
// \CPU|Add3~11  = CARRY((\CPU|instr [5] & (!\CPU|pc [5] & !\CPU|Add3~9 )) # (!\CPU|instr [5] & ((!\CPU|Add3~9 ) # (!\CPU|pc [5]))))

	.dataa(\CPU|instr [5]),
	.datab(\CPU|pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~9 ),
	.combout(\CPU|Add3~10_combout ),
	.cout(\CPU|Add3~11 ));
// synopsys translate_off
defparam \CPU|Add3~10 .lut_mask = 16'h9617;
defparam \CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneii_lcell_comb \CPU|pc~15 (
// Equation(s):
// \CPU|pc~15_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~14_combout  & ((\CPU|Add3~10_combout ))) # (!\CPU|pc~14_combout  & (\CPU|instr [5])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~14_combout ))))

	.dataa(\CPU|instr [5]),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|pc~14_combout ),
	.datad(\CPU|Add3~10_combout ),
	.cin(gnd),
	.combout(\CPU|pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~15 .lut_mask = 16'hF838;
defparam \CPU|pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N25
cycloneii_lcell_ff \CPU|pc[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [5]));

// Location: LCCOMB_X39_Y23_N12
cycloneii_lcell_comb \CPU|Add3~12 (
// Equation(s):
// \CPU|Add3~12_combout  = ((\CPU|instr [6] $ (\CPU|pc [6] $ (!\CPU|Add3~11 )))) # (GND)
// \CPU|Add3~13  = CARRY((\CPU|instr [6] & ((\CPU|pc [6]) # (!\CPU|Add3~11 ))) # (!\CPU|instr [6] & (\CPU|pc [6] & !\CPU|Add3~11 )))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|pc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~11 ),
	.combout(\CPU|Add3~12_combout ),
	.cout(\CPU|Add3~13 ));
// synopsys translate_off
defparam \CPU|Add3~12 .lut_mask = 16'h698E;
defparam \CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \CPU|Add0~12 (
// Equation(s):
// \CPU|Add0~12_combout  = (\CPU|pc [6] & (\CPU|Add0~11  $ (GND))) # (!\CPU|pc [6] & (!\CPU|Add0~11  & VCC))
// \CPU|Add0~13  = CARRY((\CPU|pc [6] & !\CPU|Add0~11 ))

	.dataa(vcc),
	.datab(\CPU|pc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~11 ),
	.combout(\CPU|Add0~12_combout ),
	.cout(\CPU|Add0~13 ));
// synopsys translate_off
defparam \CPU|Add0~12 .lut_mask = 16'hC30C;
defparam \CPU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneii_lcell_comb \CPU|pc~16 (
// Equation(s):
// \CPU|pc~16_combout  = (\CPU|state.010~regout  & ((\CPU|pc[21]~0_combout ) # ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 )))) # (!\CPU|state.010~regout  & (!\CPU|pc[21]~0_combout  & ((\CPU|Add0~12_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\CPU|Add0~12_combout ),
	.cin(gnd),
	.combout(\CPU|pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~16 .lut_mask = 16'hB9A8;
defparam \CPU|pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneii_lcell_comb \CPU|pc~17 (
// Equation(s):
// \CPU|pc~17_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~16_combout  & ((\CPU|Add3~12_combout ))) # (!\CPU|pc~16_combout  & (\CPU|instr [6])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~16_combout ))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|Add3~12_combout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|pc~16_combout ),
	.cin(gnd),
	.combout(\CPU|pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~17 .lut_mask = 16'hCFA0;
defparam \CPU|pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N19
cycloneii_lcell_ff \CPU|pc[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [6]));

// Location: LCCOMB_X42_Y20_N24
cycloneii_lcell_comb \CPU|ADDR[6]~6 (
// Equation(s):
// \CPU|ADDR[6]~6_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [6])) # (!\CPU|state.000~regout  & ((\CPU|pc [6])))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [6]),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|pc [6]),
	.cin(gnd),
	.combout(\CPU|ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[6]~6 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[6]));
// synopsys translate_off
defparam \AddressTB[6]~I .input_async_reset = "none";
defparam \AddressTB[6]~I .input_power_up = "low";
defparam \AddressTB[6]~I .input_register_mode = "none";
defparam \AddressTB[6]~I .input_sync_reset = "none";
defparam \AddressTB[6]~I .oe_async_reset = "none";
defparam \AddressTB[6]~I .oe_power_up = "low";
defparam \AddressTB[6]~I .oe_register_mode = "none";
defparam \AddressTB[6]~I .oe_sync_reset = "none";
defparam \AddressTB[6]~I .operation_mode = "input";
defparam \AddressTB[6]~I .output_async_reset = "none";
defparam \AddressTB[6]~I .output_power_up = "low";
defparam \AddressTB[6]~I .output_register_mode = "none";
defparam \AddressTB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \Address_MUX[6]~6 (
// Equation(s):
// \Address_MUX[6]~6_combout  = (\init~combout  & ((\AddressTB~combout [6]))) # (!\init~combout  & (\CPU|ADDR[6]~6_combout ))

	.dataa(\init~combout ),
	.datab(vcc),
	.datac(\CPU|ADDR[6]~6_combout ),
	.datad(\AddressTB~combout [6]),
	.cin(gnd),
	.combout(\Address_MUX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[6]~6 .lut_mask = 16'hFA50;
defparam \Address_MUX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \CPU|Mem_Bus[15]~48 (
// Equation(s):
// \CPU|Mem_Bus[15]~48_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a15 ) # (\MEM|Mem_Bus~0_combout )))) # (!\CPU|WE~0_combout  & ((\MEM|RAM_rtl_2|auto_generated|ram_block1a15 
// ) # ((\MEM|Mem_Bus~0_combout ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|RAM_rtl_2|auto_generated|ram_block1a15 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[15]~48 .lut_mask = 16'hFC54;
defparam \CPU|Mem_Bus[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N27
cycloneii_lcell_ff \CPU|instr[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[15]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [15]));

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \CPU|dr[4]~4 (
// Equation(s):
// \CPU|dr[4]~4_combout  = (\CPU|Equal0~1_combout  & ((\CPU|Equal0~0_combout  & (\CPU|instr [15])) # (!\CPU|Equal0~0_combout  & ((\CPU|instr [20]))))) # (!\CPU|Equal0~1_combout  & (((\CPU|instr [20]))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|instr [20]),
	.cin(gnd),
	.combout(\CPU|dr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dr[4]~4 .lut_mask = 16'hF780;
defparam \CPU|dr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N17
cycloneii_lcell_ff \CPU|instr[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[5]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [5]));

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \CPU|Equal12~3 (
// Equation(s):
// \CPU|Equal12~3_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  $ (((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [5]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\CPU|instr [5]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\CPU|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~3 .lut_mask = 16'h1BE4;
defparam \CPU|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~52 (
// Equation(s):
// \CPU|ShiftLeft0~52_combout  = (!\CPU|instr [9] & \CPU|ShiftLeft0~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|instr [9]),
	.datad(\CPU|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~52 .lut_mask = 16'h0F00;
defparam \CPU|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \CPU|alu_result~53 (
// Equation(s):
// \CPU|alu_result~53_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|Add1~37_combout ) # ((\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & (((!\CPU|alu_result_save[7]~17_combout  & \CPU|ShiftLeft0~52_combout ))))

	.dataa(\CPU|Add1~37_combout ),
	.datab(\CPU|alu_result_save[7]~15_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~53 .lut_mask = 16'hCBC8;
defparam \CPU|alu_result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \CPU|ShiftRight0~116 (
// Equation(s):
// \CPU|ShiftRight0~116_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & (\CPU|ShiftRight0~68_combout )) # (!\CPU|instr [6] & ((\CPU|ShiftRight0~44_combout )))))

	.dataa(\CPU|ShiftRight0~68_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~44_combout ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~116 .lut_mask = 16'h00B8;
defparam \CPU|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \CPU|ShiftRight0~117 (
// Equation(s):
// \CPU|ShiftRight0~117_combout  = (\CPU|instr [8] & ((\CPU|alu_in_B[15]~32_combout ) # ((\CPU|ShiftRight0~116_combout )))) # (!\CPU|instr [8] & (((\CPU|ShiftRight0~76_combout ))))

	.dataa(\CPU|alu_in_B[15]~32_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|ShiftRight0~76_combout ),
	.datad(\CPU|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~117 .lut_mask = 16'hFCB8;
defparam \CPU|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \CPU|alu_result~51 (
// Equation(s):
// \CPU|alu_result~51_combout  = (\CPU|alu_result~22_combout  & (\CPU|ShiftRight0~61_combout  & ((!\CPU|alu_result_save[7]~16_combout )))) # (!\CPU|alu_result~22_combout  & (((\CPU|ShiftRight0~117_combout ) # (\CPU|alu_result_save[7]~16_combout ))))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|ShiftRight0~61_combout ),
	.datac(\CPU|ShiftRight0~117_combout ),
	.datad(\CPU|alu_result_save[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~51 .lut_mask = 16'h55D8;
defparam \CPU|alu_result~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \CPU|alu_result~52 (
// Equation(s):
// \CPU|alu_result~52_combout  = (\CPU|alu_result_save[7]~16_combout  & ((\CPU|alu_result~51_combout  & ((\CPU|ShiftRight0~120_combout ))) # (!\CPU|alu_result~51_combout  & (\CPU|ShiftRight0~78_combout )))) # (!\CPU|alu_result_save[7]~16_combout  & 
// (((\CPU|alu_result~51_combout ))))

	.dataa(\CPU|ShiftRight0~78_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|alu_result~51_combout ),
	.datad(\CPU|ShiftRight0~120_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~52 .lut_mask = 16'hF838;
defparam \CPU|alu_result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \CPU|alu_result~55 (
// Equation(s):
// \CPU|alu_result~55_combout  = (\CPU|alu_result~53_combout  & ((\CPU|alu_result~54_combout ) # ((!\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result~53_combout  & (((\CPU|alu_result_save[7]~17_combout  & \CPU|alu_result~52_combout ))))

	.dataa(\CPU|alu_result~54_combout ),
	.datab(\CPU|alu_result~53_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|alu_result~52_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~55 .lut_mask = 16'hBC8C;
defparam \CPU|alu_result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \CPU|alu_result_save[5]~1 (
// Equation(s):
// \CPU|alu_result_save[5]~1_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~3_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~55_combout )))

	.dataa(\CPU|alu_result_save[7]~18_combout ),
	.datab(\CPU|Equal12~3_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~55_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[5]~1 .lut_mask = 16'hDD88;
defparam \CPU|alu_result_save[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \CPU|alu_result~56 (
// Equation(s):
// \CPU|alu_result~56_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [5]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\CPU|instr [5]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\CPU|alu_result~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~56 .lut_mask = 16'hFFE4;
defparam \CPU|alu_result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N25
cycloneii_lcell_ff \CPU|alu_result_save[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[5]~1_combout ),
	.sdata(\CPU|alu_result~56_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[7]~22_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [5]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \CPU|ADDR[5]~5 (
// Equation(s):
// \CPU|ADDR[5]~5_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [5])) # (!\CPU|state.000~regout  & ((\CPU|pc [5])))

	.dataa(\CPU|state.000~regout ),
	.datab(\CPU|alu_result_save [5]),
	.datac(vcc),
	.datad(\CPU|pc [5]),
	.cin(gnd),
	.combout(\CPU|ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[5]~5 .lut_mask = 16'hDD88;
defparam \CPU|ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[5]));
// synopsys translate_off
defparam \AddressTB[5]~I .input_async_reset = "none";
defparam \AddressTB[5]~I .input_power_up = "low";
defparam \AddressTB[5]~I .input_register_mode = "none";
defparam \AddressTB[5]~I .input_sync_reset = "none";
defparam \AddressTB[5]~I .oe_async_reset = "none";
defparam \AddressTB[5]~I .oe_power_up = "low";
defparam \AddressTB[5]~I .oe_register_mode = "none";
defparam \AddressTB[5]~I .oe_sync_reset = "none";
defparam \AddressTB[5]~I .operation_mode = "input";
defparam \AddressTB[5]~I .output_async_reset = "none";
defparam \AddressTB[5]~I .output_power_up = "low";
defparam \AddressTB[5]~I .output_register_mode = "none";
defparam \AddressTB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \Address_MUX[5]~5 (
// Equation(s):
// \Address_MUX[5]~5_combout  = (\init~combout  & ((\AddressTB~combout [5]))) # (!\init~combout  & (\CPU|ADDR[5]~5_combout ))

	.dataa(\init~combout ),
	.datab(\CPU|ADDR[5]~5_combout ),
	.datac(vcc),
	.datad(\AddressTB~combout [5]),
	.cin(gnd),
	.combout(\Address_MUX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[5]~5 .lut_mask = 16'hEE44;
defparam \Address_MUX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \CPU|Mem_Bus[14]~47 (
// Equation(s):
// \CPU|Mem_Bus[14]~47_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a14  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a14 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[14]~47 .lut_mask = 16'hFA32;
defparam \CPU|Mem_Bus[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \CPU|instr[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[14]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [14]));

// Location: LCCOMB_X39_Y18_N20
cycloneii_lcell_comb \CPU|dr[3]~3 (
// Equation(s):
// \CPU|dr[3]~3_combout  = (\CPU|Equal0~1_combout  & ((\CPU|Equal0~0_combout  & (\CPU|instr [14])) # (!\CPU|Equal0~0_combout  & ((\CPU|instr [19]))))) # (!\CPU|Equal0~1_combout  & (((\CPU|instr [19]))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|instr [14]),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|instr [19]),
	.cin(gnd),
	.combout(\CPU|dr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dr[3]~3 .lut_mask = 16'hDF80;
defparam \CPU|dr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \CPU|Mem_Bus[13]~46 (
// Equation(s):
// \CPU|Mem_Bus[13]~46_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a13 )))) # (!\CPU|WE~0_combout  & (((\MEM|Mem_Bus~0_combout ) # 
// (\MEM|RAM_rtl_2|auto_generated|ram_block1a13 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a13 ),
	.datac(\MEM|Mem_Bus~0_combout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[13]~46 .lut_mask = 16'hDDD0;
defparam \CPU|Mem_Bus[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \CPU|instr[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[13]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [13]));

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \CPU|dr[2]~2 (
// Equation(s):
// \CPU|dr[2]~2_combout  = (\CPU|Equal0~1_combout  & ((\CPU|Equal0~0_combout  & (\CPU|instr [13])) # (!\CPU|Equal0~0_combout  & ((\CPU|instr [18]))))) # (!\CPU|Equal0~1_combout  & (((\CPU|instr [18]))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [13]),
	.datad(\CPU|instr [18]),
	.cin(gnd),
	.combout(\CPU|dr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dr[2]~2 .lut_mask = 16'hF780;
defparam \CPU|dr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \CPU|Mem_Bus[1]~34 (
// Equation(s):
// \CPU|Mem_Bus[1]~34_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a1  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a1 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a1 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[1]~34 .lut_mask = 16'hF5C4;
defparam \CPU|Mem_Bus[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N13
cycloneii_lcell_ff \CPU|instr[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [1]));

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \CPU|op~11 (
// Equation(s):
// \CPU|op~11_combout  = (!\CPU|instr [27] & (\CPU|Equal0~0_combout  & (\CPU|instr [1] & !\CPU|instr [28])))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [1]),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|op~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~11 .lut_mask = 16'h0040;
defparam \CPU|op~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N9
cycloneii_lcell_ff \CPU|opsave[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [1]));

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \CPU|alu_result_save[7]~18 (
// Equation(s):
// \CPU|alu_result_save[7]~18_combout  = (!\CPU|opsave [2] & (\CPU|opsave [1] & !\CPU|opsave [5]))

	.dataa(\CPU|opsave [2]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|opsave [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~18 .lut_mask = 16'h0404;
defparam \CPU|alu_result_save[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \CPU|alu_result~48 (
// Equation(s):
// \CPU|alu_result~48_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [4]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [4]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\CPU|alu_result~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~48 .lut_mask = 16'hE200;
defparam \CPU|alu_result~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~48 (
// Equation(s):
// \CPU|ShiftLeft0~48_combout  = (!\CPU|instr [9] & \CPU|ShiftLeft0~47_combout )

	.dataa(vcc),
	.datab(\CPU|instr [9]),
	.datac(vcc),
	.datad(\CPU|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~48 .lut_mask = 16'h3300;
defparam \CPU|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneii_lcell_comb \CPU|ShiftRight0~55 (
// Equation(s):
// \CPU|ShiftRight0~55_combout  = (\CPU|instr [7] & ((\CPU|instr [6] & ((\CPU|alu_in_B[7]~25_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[6]~26_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[6]~26_combout ),
	.datad(\CPU|alu_in_B[7]~25_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~55 .lut_mask = 16'hA820;
defparam \CPU|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \CPU|ShiftRight0~56 (
// Equation(s):
// \CPU|ShiftRight0~56_combout  = (\CPU|instr [6] & ((\CPU|alu_in_B[5]~27_combout ))) # (!\CPU|instr [6] & (\CPU|alu_in_B[4]~28_combout ))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[4]~28_combout ),
	.datad(\CPU|alu_in_B[5]~27_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~56 .lut_mask = 16'hFC30;
defparam \CPU|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \CPU|ShiftRight0~57 (
// Equation(s):
// \CPU|ShiftRight0~57_combout  = (\CPU|ShiftRight0~55_combout ) # ((!\CPU|instr [7] & \CPU|ShiftRight0~56_combout ))

	.dataa(\CPU|instr [7]),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~55_combout ),
	.datad(\CPU|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~57 .lut_mask = 16'hF5F0;
defparam \CPU|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \CPU|alu_result~45 (
// Equation(s):
// \CPU|alu_result~45_combout  = (\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout  & ((\CPU|ShiftRight0~53_combout ))) # (!\CPU|alu_result_save[7]~16_combout  & (\CPU|ShiftRight0~57_combout )))) # (!\CPU|alu_result~22_combout  & 
// (\CPU|alu_result_save[7]~16_combout ))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftRight0~57_combout ),
	.datad(\CPU|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~45 .lut_mask = 16'hEC64;
defparam \CPU|alu_result~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \CPU|ShiftRight0~143 (
// Equation(s):
// \CPU|ShiftRight0~143_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~36_combout )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|ShiftRight0~36_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~143 .lut_mask = 16'hB8B8;
defparam \CPU|ShiftRight0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneii_lcell_comb \CPU|ShiftRight0~115 (
// Equation(s):
// \CPU|ShiftRight0~115_combout  = (\CPU|instr [9] & (\CPU|ShiftRight0~143_combout  & (!\CPU|instr [8]))) # (!\CPU|instr [9] & (((\CPU|ShiftRight0~142_combout ))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|ShiftRight0~143_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~142_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~115 .lut_mask = 16'h5D08;
defparam \CPU|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \CPU|alu_result~46 (
// Equation(s):
// \CPU|alu_result~46_combout  = (\CPU|alu_result~22_combout  & (\CPU|alu_result~45_combout )) # (!\CPU|alu_result~22_combout  & ((\CPU|alu_result~45_combout  & ((\CPU|ShiftRight0~115_combout ))) # (!\CPU|alu_result~45_combout  & 
// (\CPU|ShiftRight0~113_combout ))))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result~45_combout ),
	.datac(\CPU|ShiftRight0~113_combout ),
	.datad(\CPU|ShiftRight0~115_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~46 .lut_mask = 16'hDC98;
defparam \CPU|alu_result~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \CPU|alu_result~47 (
// Equation(s):
// \CPU|alu_result~47_combout  = (\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result_save[7]~15_combout ) # ((\CPU|alu_result~46_combout )))) # (!\CPU|alu_result_save[7]~17_combout  & (!\CPU|alu_result_save[7]~15_combout  & (\CPU|ShiftLeft0~48_combout 
// )))

	.dataa(\CPU|alu_result_save[7]~17_combout ),
	.datab(\CPU|alu_result_save[7]~15_combout ),
	.datac(\CPU|ShiftLeft0~48_combout ),
	.datad(\CPU|alu_result~46_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~47 .lut_mask = 16'hBA98;
defparam \CPU|alu_result~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \CPU|alu_result~49 (
// Equation(s):
// \CPU|alu_result~49_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result~47_combout  & ((\CPU|alu_result~48_combout ))) # (!\CPU|alu_result~47_combout  & (\CPU|Add1~34_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & 
// (((\CPU|alu_result~47_combout ))))

	.dataa(\CPU|Add1~34_combout ),
	.datab(\CPU|alu_result~48_combout ),
	.datac(\CPU|alu_result_save[7]~15_combout ),
	.datad(\CPU|alu_result~47_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~49 .lut_mask = 16'hCFA0;
defparam \CPU|alu_result~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \CPU|alu_result_save[4]~0 (
// Equation(s):
// \CPU|alu_result_save[4]~0_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~2_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~49_combout )))

	.dataa(\CPU|Equal12~2_combout ),
	.datab(\CPU|alu_result_save[7]~18_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~49_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[4]~0 .lut_mask = 16'hBB88;
defparam \CPU|alu_result_save[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \CPU|alu_result~50 (
// Equation(s):
// \CPU|alu_result~50_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [4]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [4]),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\CPU|alu_result~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~50 .lut_mask = 16'hFFE2;
defparam \CPU|alu_result~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \CPU|alu_result_save[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[4]~0_combout ),
	.sdata(\CPU|alu_result~50_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[7]~22_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [4]));

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \CPU|ADDR[4]~4 (
// Equation(s):
// \CPU|ADDR[4]~4_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [4])) # (!\CPU|state.000~regout  & ((\CPU|pc [4])))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [4]),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|pc [4]),
	.cin(gnd),
	.combout(\CPU|ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[4]~4 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[4]));
// synopsys translate_off
defparam \AddressTB[4]~I .input_async_reset = "none";
defparam \AddressTB[4]~I .input_power_up = "low";
defparam \AddressTB[4]~I .input_register_mode = "none";
defparam \AddressTB[4]~I .input_sync_reset = "none";
defparam \AddressTB[4]~I .oe_async_reset = "none";
defparam \AddressTB[4]~I .oe_power_up = "low";
defparam \AddressTB[4]~I .oe_register_mode = "none";
defparam \AddressTB[4]~I .oe_sync_reset = "none";
defparam \AddressTB[4]~I .operation_mode = "input";
defparam \AddressTB[4]~I .output_async_reset = "none";
defparam \AddressTB[4]~I .output_power_up = "low";
defparam \AddressTB[4]~I .output_register_mode = "none";
defparam \AddressTB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \Address_MUX[4]~4 (
// Equation(s):
// \Address_MUX[4]~4_combout  = (\init~combout  & ((\AddressTB~combout [4]))) # (!\init~combout  & (\CPU|ADDR[4]~4_combout ))

	.dataa(\init~combout ),
	.datab(vcc),
	.datac(\CPU|ADDR[4]~4_combout ),
	.datad(\AddressTB~combout [4]),
	.cin(gnd),
	.combout(\Address_MUX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[4]~4 .lut_mask = 16'hFA50;
defparam \Address_MUX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \CPU|Mem_Bus[17]~50 (
// Equation(s):
// \CPU|Mem_Bus[17]~50_combout  = (\CPU|WE~0_combout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17  & ((\MEM|Mem_Bus~0_combout ) # (\MEM|RAM_rtl_2|auto_generated|ram_block1a17 )))) # (!\CPU|WE~0_combout  & ((\MEM|Mem_Bus~0_combout ) # 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a17 ))))

	.dataa(\CPU|WE~0_combout ),
	.datab(\MEM|Mem_Bus~0_combout ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a17 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[17]~50 .lut_mask = 16'hFC54;
defparam \CPU|Mem_Bus[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N15
cycloneii_lcell_ff \CPU|instr[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[17]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [17]));

// Location: LCFF_X37_Y23_N25
cycloneii_lcell_ff \CPU|instr[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[12]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [12]));

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \CPU|dr[1]~1 (
// Equation(s):
// \CPU|dr[1]~1_combout  = (\CPU|Equal0~1_combout  & ((\CPU|Equal0~0_combout  & ((\CPU|instr [12]))) # (!\CPU|Equal0~0_combout  & (\CPU|instr [17])))) # (!\CPU|Equal0~1_combout  & (\CPU|instr [17]))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|instr [17]),
	.datac(\CPU|instr [12]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|dr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dr[1]~1 .lut_mask = 16'hE4CC;
defparam \CPU|dr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \CPU|Mem_Bus[26]~59 (
// Equation(s):
// \CPU|Mem_Bus[26]~59_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a26  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[26]~59 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N25
cycloneii_lcell_ff \CPU|instr[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[26]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [26]));

// Location: LCCOMB_X39_Y19_N12
cycloneii_lcell_comb \CPU|Equal1~0 (
// Equation(s):
// \CPU|Equal1~0_combout  = ((\CPU|instr [26]) # ((\CPU|instr [28]) # (!\CPU|Equal3~0_combout ))) # (!\CPU|instr [27])

	.dataa(\CPU|instr [27]),
	.datab(\CPU|instr [26]),
	.datac(\CPU|instr [28]),
	.datad(\CPU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal1~0 .lut_mask = 16'hFDFF;
defparam \CPU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \CPU|op~9 (
// Equation(s):
// \CPU|op~9_combout  = (\CPU|Equal0~2_combout  & (!\CPU|instr [5])) # (!\CPU|Equal0~2_combout  & (((!\CPU|Equal1~0_combout ) # (!\CPU|Equal18~1_combout ))))

	.dataa(\CPU|instr [5]),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|Equal18~1_combout ),
	.datad(\CPU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU|op~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op~9 .lut_mask = 16'h4777;
defparam \CPU|op~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N27
cycloneii_lcell_ff \CPU|opsave[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|op~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|opsave [5]));

// Location: LCCOMB_X39_Y20_N20
cycloneii_lcell_comb \CPU|alu_result~29 (
// Equation(s):
// \CPU|alu_result~29_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ) # ((\CPU|reg_or_imm_save~regout  & (\CPU|instr [2])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [2]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\CPU|alu_result~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~29 .lut_mask = 16'hFBEA;
defparam \CPU|alu_result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \CPU|alu_result_save[3]~9 (
// Equation(s):
// \CPU|alu_result_save[3]~9_combout  = (\CPU|opsave [1] & \CPU|opsave [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|opsave [5]),
	.cin(gnd),
	.combout(\CPU|alu_result_save[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[3]~9 .lut_mask = 16'hF000;
defparam \CPU|alu_result_save[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \CPU|ShiftRight0~81 (
// Equation(s):
// \CPU|ShiftRight0~81_combout  = (\CPU|ShiftRight0~80_combout ) # ((\CPU|ShiftRight0~140_combout  & \CPU|instr [6]))

	.dataa(\CPU|ShiftRight0~80_combout ),
	.datab(vcc),
	.datac(\CPU|ShiftRight0~140_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~81 .lut_mask = 16'hFAAA;
defparam \CPU|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneii_lcell_comb \CPU|ShiftRight0~58 (
// Equation(s):
// \CPU|ShiftRight0~58_combout  = (\CPU|instr [6] & (\CPU|alu_in_B[3]~29_combout )) # (!\CPU|instr [6] & ((\CPU|alu_in_B[2]~30_combout )))

	.dataa(vcc),
	.datab(\CPU|instr [6]),
	.datac(\CPU|alu_in_B[3]~29_combout ),
	.datad(\CPU|alu_in_B[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~58 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \CPU|alu_result~30 (
// Equation(s):
// \CPU|alu_result~30_combout  = (\CPU|ShiftRight0~82_combout  & (!\CPU|alu_result_save[3]~8_combout  & ((\CPU|ShiftRight0~58_combout )))) # (!\CPU|ShiftRight0~82_combout  & ((\CPU|alu_result_save[3]~8_combout ) # ((\CPU|ShiftRight0~81_combout ))))

	.dataa(\CPU|ShiftRight0~82_combout ),
	.datab(\CPU|alu_result_save[3]~8_combout ),
	.datac(\CPU|ShiftRight0~81_combout ),
	.datad(\CPU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~30 .lut_mask = 16'h7654;
defparam \CPU|alu_result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \CPU|alu_result~31 (
// Equation(s):
// \CPU|alu_result~31_combout  = (\CPU|alu_result_save[3]~8_combout  & ((\CPU|alu_result~30_combout  & (\CPU|ShiftRight0~88_combout )) # (!\CPU|alu_result~30_combout  & ((\CPU|ShiftRight0~56_combout ))))) # (!\CPU|alu_result_save[3]~8_combout  & 
// (\CPU|alu_result~30_combout ))

	.dataa(\CPU|alu_result_save[3]~8_combout ),
	.datab(\CPU|alu_result~30_combout ),
	.datac(\CPU|ShiftRight0~88_combout ),
	.datad(\CPU|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~31 .lut_mask = 16'hE6C4;
defparam \CPU|alu_result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \CPU|alu_result~32 (
// Equation(s):
// \CPU|alu_result~32_combout  = (\CPU|alu_result_save[3]~11_combout  & (((\CPU|Add1~28_combout )) # (!\CPU|alu_result_save[3]~10_combout ))) # (!\CPU|alu_result_save[3]~11_combout  & (\CPU|alu_result_save[3]~10_combout  & (\CPU|ShiftLeft0~136_combout )))

	.dataa(\CPU|alu_result_save[3]~11_combout ),
	.datab(\CPU|alu_result_save[3]~10_combout ),
	.datac(\CPU|ShiftLeft0~136_combout ),
	.datad(\CPU|Add1~28_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~32 .lut_mask = 16'hEA62;
defparam \CPU|alu_result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \CPU|alu_result~33 (
// Equation(s):
// \CPU|alu_result~33_combout  = (\CPU|alu_result_save[3]~9_combout  & ((\CPU|alu_result~32_combout  & (\CPU|ShiftRight0~99_combout )) # (!\CPU|alu_result~32_combout  & ((\CPU|alu_result~31_combout ))))) # (!\CPU|alu_result_save[3]~9_combout  & 
// (((\CPU|alu_result~32_combout ))))

	.dataa(\CPU|ShiftRight0~99_combout ),
	.datab(\CPU|alu_result_save[3]~9_combout ),
	.datac(\CPU|alu_result~31_combout ),
	.datad(\CPU|alu_result~32_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~33 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneii_lcell_comb \CPU|alu_result~34 (
// Equation(s):
// \CPU|alu_result~34_combout  = (\CPU|alu_result_save[3]~13_combout  & (\CPU|alu_result~29_combout  & ((\CPU|alu_result_save[3]~12_combout )))) # (!\CPU|alu_result_save[3]~13_combout  & (((\CPU|alu_result~33_combout ) # (!\CPU|alu_result_save[3]~12_combout 
// ))))

	.dataa(\CPU|alu_result_save[3]~13_combout ),
	.datab(\CPU|alu_result~29_combout ),
	.datac(\CPU|alu_result~33_combout ),
	.datad(\CPU|alu_result_save[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~34 .lut_mask = 16'hD855;
defparam \CPU|alu_result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \CPU|alu_result~35 (
// Equation(s):
// \CPU|alu_result~35_combout  = (\CPU|alu_result_save[3]~14_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & (\CPU|alu_in_B[2]~30_combout  $ (!\CPU|alu_result~34_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & 
// (\CPU|alu_in_B[2]~30_combout  & !\CPU|alu_result~34_combout )))) # (!\CPU|alu_result_save[3]~14_combout  & (((\CPU|alu_result~34_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\CPU|alu_in_B[2]~30_combout ),
	.datac(\CPU|alu_result_save[3]~14_combout ),
	.datad(\CPU|alu_result~34_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~35 .lut_mask = 16'h8F60;
defparam \CPU|alu_result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \CPU|alu_result~36 (
// Equation(s):
// \CPU|alu_result~36_combout  = (\CPU|Equal6~3_combout  & (\CPU|alu_result~35_combout  & ((!\CPU|alu_result_save[3]~14_combout ) # (!\CPU|opsave [5]))))

	.dataa(\CPU|Equal6~3_combout ),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|alu_result_save[3]~14_combout ),
	.datad(\CPU|alu_result~35_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~36 .lut_mask = 16'h2A00;
defparam \CPU|alu_result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \CPU|alu_result_save[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [2]));

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \CPU|ADDR[2]~2 (
// Equation(s):
// \CPU|ADDR[2]~2_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [2])) # (!\CPU|state.000~regout  & ((\CPU|pc [2])))

	.dataa(vcc),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|alu_result_save [2]),
	.datad(\CPU|pc [2]),
	.cin(gnd),
	.combout(\CPU|ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[2]~2 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[2]));
// synopsys translate_off
defparam \AddressTB[2]~I .input_async_reset = "none";
defparam \AddressTB[2]~I .input_power_up = "low";
defparam \AddressTB[2]~I .input_register_mode = "none";
defparam \AddressTB[2]~I .input_sync_reset = "none";
defparam \AddressTB[2]~I .oe_async_reset = "none";
defparam \AddressTB[2]~I .oe_power_up = "low";
defparam \AddressTB[2]~I .oe_register_mode = "none";
defparam \AddressTB[2]~I .oe_sync_reset = "none";
defparam \AddressTB[2]~I .operation_mode = "input";
defparam \AddressTB[2]~I .output_async_reset = "none";
defparam \AddressTB[2]~I .output_power_up = "low";
defparam \AddressTB[2]~I .output_register_mode = "none";
defparam \AddressTB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \Address_MUX[2]~2 (
// Equation(s):
// \Address_MUX[2]~2_combout  = (\init~combout  & ((\AddressTB~combout [2]))) # (!\init~combout  & (\CPU|ADDR[2]~2_combout ))

	.dataa(vcc),
	.datab(\CPU|ADDR[2]~2_combout ),
	.datac(\init~combout ),
	.datad(\AddressTB~combout [2]),
	.cin(gnd),
	.combout(\Address_MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[2]~2 .lut_mask = 16'hFC0C;
defparam \Address_MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \CPU|Mem_Bus[27]~60 (
// Equation(s):
// \CPU|Mem_Bus[27]~60_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ) # (!\CPU|WE~0_combout )))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a27  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\MEM|RAM_rtl_2|auto_generated|ram_block1a27 ),
	.datac(\CPU|WE~0_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[27]~60 .lut_mask = 16'hEE0E;
defparam \CPU|Mem_Bus[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N23
cycloneii_lcell_ff \CPU|instr[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[27]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [27]));

// Location: LCCOMB_X39_Y18_N28
cycloneii_lcell_comb \CPU|Equal2~0 (
// Equation(s):
// \CPU|Equal2~0_combout  = (!\CPU|instr [27] & \CPU|instr [28])

	.dataa(vcc),
	.datab(\CPU|instr [27]),
	.datac(vcc),
	.datad(\CPU|instr [28]),
	.cin(gnd),
	.combout(\CPU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal2~0 .lut_mask = 16'h3300;
defparam \CPU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneii_lcell_comb \CPU|Equal12~16 (
// Equation(s):
// \CPU|Equal12~16_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 )))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\CPU|Equal12~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~16 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneii_lcell_comb \CPU|Equal12~17 (
// Equation(s):
// \CPU|Equal12~17_combout  = (!\CPU|Equal12~14_combout  & (!\CPU|Equal12~16_combout  & (!\CPU|Equal12~15_combout  & !\CPU|Equal12~13_combout )))

	.dataa(\CPU|Equal12~14_combout ),
	.datab(\CPU|Equal12~16_combout ),
	.datac(\CPU|Equal12~15_combout ),
	.datad(\CPU|Equal12~13_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~17 .lut_mask = 16'h0001;
defparam \CPU|Equal12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \CPU|Equal12~10 (
// Equation(s):
// \CPU|Equal12~10_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  $ (((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [10]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a10 ),
	.datab(\CPU|instr [10]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\CPU|Equal12~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~10 .lut_mask = 16'h35CA;
defparam \CPU|Equal12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \CPU|Equal12~12 (
// Equation(s):
// \CPU|Equal12~12_combout  = (!\CPU|Equal12~11_combout  & (!\CPU|Equal12~10_combout  & (!\CPU|Equal12~9_combout  & !\CPU|Equal12~8_combout )))

	.dataa(\CPU|Equal12~11_combout ),
	.datab(\CPU|Equal12~10_combout ),
	.datac(\CPU|Equal12~9_combout ),
	.datad(\CPU|Equal12~8_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~12 .lut_mask = 16'h0001;
defparam \CPU|Equal12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \CPU|Equal12~5 (
// Equation(s):
// \CPU|Equal12~5_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [7])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\CPU|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~5 .lut_mask = 16'h27D8;
defparam \CPU|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \CPU|Equal12~4 (
// Equation(s):
// \CPU|Equal12~4_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [6])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\CPU|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~4 .lut_mask = 16'h396C;
defparam \CPU|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \CPU|Equal12~6 (
// Equation(s):
// \CPU|Equal12~6_combout  = (!\CPU|Equal12~2_combout  & (!\CPU|Equal12~5_combout  & (!\CPU|Equal12~4_combout  & !\CPU|Equal12~3_combout )))

	.dataa(\CPU|Equal12~2_combout ),
	.datab(\CPU|Equal12~5_combout ),
	.datac(\CPU|Equal12~4_combout ),
	.datad(\CPU|Equal12~3_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~6 .lut_mask = 16'h0001;
defparam \CPU|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \CPU|Equal12~0 (
// Equation(s):
// \CPU|Equal12~0_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & (\CPU|alu_in_B[1]~31_combout  & (\CPU|alu_in_B[0]~0_combout  $ (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # 
// (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & (!\CPU|alu_in_B[1]~31_combout  & (\CPU|alu_in_B[0]~0_combout  $ (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\CPU|alu_in_B[0]~0_combout ),
	.datac(\CPU|alu_in_B[1]~31_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~0 .lut_mask = 16'h8421;
defparam \CPU|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneii_lcell_comb \CPU|Equal12~1 (
// Equation(s):
// \CPU|Equal12~1_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & (\CPU|alu_in_B[3]~29_combout  & (\CPU|alu_in_B[2]~30_combout  $ (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 )))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & 
// (!\CPU|alu_in_B[3]~29_combout  & (\CPU|alu_in_B[2]~30_combout  $ (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\CPU|alu_in_B[2]~30_combout ),
	.datac(\CPU|alu_in_B[3]~29_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\CPU|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~1 .lut_mask = 16'h8421;
defparam \CPU|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneii_lcell_comb \CPU|Equal12~7 (
// Equation(s):
// \CPU|Equal12~7_combout  = (\CPU|Equal12~6_combout  & (\CPU|Equal12~0_combout  & \CPU|Equal12~1_combout ))

	.dataa(vcc),
	.datab(\CPU|Equal12~6_combout ),
	.datac(\CPU|Equal12~0_combout ),
	.datad(\CPU|Equal12~1_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~7 .lut_mask = 16'hC000;
defparam \CPU|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneii_lcell_comb \CPU|Equal12~37 (
// Equation(s):
// \CPU|Equal12~37_combout  = (\CPU|Equal12~36_combout  & (\CPU|Equal12~17_combout  & (\CPU|Equal12~12_combout  & \CPU|Equal12~7_combout )))

	.dataa(\CPU|Equal12~36_combout ),
	.datab(\CPU|Equal12~17_combout ),
	.datac(\CPU|Equal12~12_combout ),
	.datad(\CPU|Equal12~7_combout ),
	.cin(gnd),
	.combout(\CPU|Equal12~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~37 .lut_mask = 16'h8000;
defparam \CPU|Equal12~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneii_lcell_comb \CPU|always0~0 (
// Equation(s):
// \CPU|always0~0_combout  = (\CPU|Equal3~0_combout  & (\CPU|Equal2~0_combout  & (\CPU|instr [26] $ (\CPU|Equal12~37_combout ))))

	.dataa(\CPU|instr [26]),
	.datab(\CPU|Equal3~0_combout ),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|Equal12~37_combout ),
	.cin(gnd),
	.combout(\CPU|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always0~0 .lut_mask = 16'h4080;
defparam \CPU|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneii_lcell_comb \CPU|pc[21]~0 (
// Equation(s):
// \CPU|pc[21]~0_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout ))) # (!\CPU|state.010~regout  & (\CPU|state.001~regout ))

	.dataa(vcc),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|state.001~regout ),
	.datad(\CPU|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[21]~0 .lut_mask = 16'hFC30;
defparam \CPU|pc[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneii_lcell_comb \CPU|pc~6 (
// Equation(s):
// \CPU|pc~6_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ))) # (!\CPU|state.010~regout  & (\CPU|Add0~2_combout ))))

	.dataa(\CPU|Add0~2_combout ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\CPU|pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~6 .lut_mask = 16'hF2C2;
defparam \CPU|pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneii_lcell_comb \CPU|pc~7 (
// Equation(s):
// \CPU|pc~7_combout  = (\CPU|pc~6_combout  & (((\CPU|Add3~2_combout ) # (!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~6_combout  & (\CPU|instr [1] & (\CPU|pc[21]~0_combout )))

	.dataa(\CPU|instr [1]),
	.datab(\CPU|pc~6_combout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~7 .lut_mask = 16'hEC2C;
defparam \CPU|pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N11
cycloneii_lcell_ff \CPU|pc[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [1]));

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \CPU|ADDR[1]~1 (
// Equation(s):
// \CPU|ADDR[1]~1_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [1])) # (!\CPU|state.000~regout  & ((\CPU|pc [1])))

	.dataa(\CPU|alu_result_save [1]),
	.datab(\CPU|pc [1]),
	.datac(\CPU|state.000~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[1]~1 .lut_mask = 16'hACAC;
defparam \CPU|ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \Address_MUX[1]~1 (
// Equation(s):
// \Address_MUX[1]~1_combout  = (\init~combout  & (\AddressTB~combout [1])) # (!\init~combout  & ((\CPU|ADDR[1]~1_combout )))

	.dataa(\AddressTB~combout [1]),
	.datab(\CPU|ADDR[1]~1_combout ),
	.datac(\init~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Address_MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[1]~1 .lut_mask = 16'hACAC;
defparam \Address_MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \CPU|Mem_Bus[28]~61 (
// Equation(s):
// \CPU|Mem_Bus[28]~61_combout  = (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28  & (((\MEM|RAM_rtl_2|auto_generated|ram_block1a28 ) # (\MEM|Mem_Bus~0_combout )))) # (!\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28  & (!\CPU|WE~0_combout  & 
// ((\MEM|RAM_rtl_2|auto_generated|ram_block1a28 ) # (\MEM|Mem_Bus~0_combout ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\CPU|WE~0_combout ),
	.datac(\MEM|RAM_rtl_2|auto_generated|ram_block1a28 ),
	.datad(\MEM|Mem_Bus~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[28]~61 .lut_mask = 16'hBBB0;
defparam \CPU|Mem_Bus[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \CPU|instr[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[28]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [28]));

// Location: LCCOMB_X39_Y19_N26
cycloneii_lcell_comb \CPU|Selector33~0 (
// Equation(s):
// \CPU|Selector33~0_combout  = (\CPU|instr [27] & (\CPU|state.001~regout  & (!\CPU|instr [28] & \CPU|Equal0~0_combout )))

	.dataa(\CPU|instr [27]),
	.datab(\CPU|state.001~regout ),
	.datac(\CPU|instr [28]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~0 .lut_mask = 16'h0800;
defparam \CPU|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneii_lcell_comb \CPU|nxt_state~7 (
// Equation(s):
// \CPU|nxt_state~7_combout  = ((\CPU|opsave [3] & (!\CPU|opsave [4] & \CPU|Equal13~0_combout ))) # (!\CPU|nxt_state~6_combout )

	.dataa(\CPU|opsave [3]),
	.datab(\CPU|opsave [4]),
	.datac(\CPU|Equal13~0_combout ),
	.datad(\CPU|nxt_state~6_combout ),
	.cin(gnd),
	.combout(\CPU|nxt_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|nxt_state~7 .lut_mask = 16'h20FF;
defparam \CPU|nxt_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneii_lcell_comb \CPU|state~10 (
// Equation(s):
// \CPU|state~10_combout  = (!\CPU|state~9_combout  & (!\CPU|Selector33~0_combout  & ((!\CPU|state.010~regout ) # (!\CPU|nxt_state~7_combout ))))

	.dataa(\CPU|state~9_combout ),
	.datab(\CPU|Selector33~0_combout ),
	.datac(\CPU|nxt_state~7_combout ),
	.datad(\CPU|state.010~regout ),
	.cin(gnd),
	.combout(\CPU|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~10 .lut_mask = 16'h0111;
defparam \CPU|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N15
cycloneii_lcell_ff \CPU|state.000 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|state.000~regout ));

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \CPU|alu_result~5 (
// Equation(s):
// \CPU|alu_result~5_combout  = (!\CPU|opsave [0] & ((\CPU|alu_result~4_combout ) # ((\CPU|Add1~22_combout  & \CPU|opsave [2]))))

	.dataa(\CPU|alu_result~4_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|Add1~22_combout ),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~5 .lut_mask = 16'h3222;
defparam \CPU|alu_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \CPU|alu_result~7 (
// Equation(s):
// \CPU|alu_result~7_combout  = (\CPU|alu_result~5_combout ) # ((\CPU|alu_result~6_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\CPU|alu_in_B[0]~0_combout ))))

	.dataa(\CPU|alu_result~6_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\CPU|alu_result~5_combout ),
	.datad(\CPU|alu_in_B[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~7 .lut_mask = 16'hFAF8;
defparam \CPU|alu_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \CPU|alu_result~8 (
// Equation(s):
// \CPU|alu_result~8_combout  = (!\CPU|opsave [5] & (\CPU|alu_result~7_combout  & !\CPU|opsave [3]))

	.dataa(vcc),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|alu_result~7_combout ),
	.datad(\CPU|opsave [3]),
	.cin(gnd),
	.combout(\CPU|alu_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~8 .lut_mask = 16'h0030;
defparam \CPU|alu_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \CPU|alu_result~10 (
// Equation(s):
// \CPU|alu_result~10_combout  = (\CPU|instr [6] & (\CPU|alu_in_B[1]~31_combout  & (\CPU|opsave [1]))) # (!\CPU|instr [6] & (((\CPU|alu_in_B[0]~0_combout ))))

	.dataa(\CPU|alu_in_B[1]~31_combout ),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|alu_in_B[0]~0_combout ),
	.datad(\CPU|instr [6]),
	.cin(gnd),
	.combout(\CPU|alu_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~10 .lut_mask = 16'h88F0;
defparam \CPU|alu_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneii_lcell_comb \CPU|alu_result~11 (
// Equation(s):
// \CPU|alu_result~11_combout  = (\CPU|instr [7] & (\CPU|opsave [1] & ((\CPU|ShiftRight0~58_combout )))) # (!\CPU|instr [7] & (((\CPU|alu_result~10_combout ))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|alu_result~10_combout ),
	.datad(\CPU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~11 .lut_mask = 16'hD850;
defparam \CPU|alu_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \CPU|alu_result~12 (
// Equation(s):
// \CPU|alu_result~12_combout  = (\CPU|instr [8] & (\CPU|ShiftRight0~57_combout  & ((\CPU|opsave [1])))) # (!\CPU|instr [8] & (((\CPU|alu_result~11_combout ))))

	.dataa(\CPU|ShiftRight0~57_combout ),
	.datab(\CPU|instr [8]),
	.datac(\CPU|alu_result~11_combout ),
	.datad(\CPU|opsave [1]),
	.cin(gnd),
	.combout(\CPU|alu_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~12 .lut_mask = 16'hB830;
defparam \CPU|alu_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \CPU|alu_result~13 (
// Equation(s):
// \CPU|alu_result~13_combout  = (\CPU|instr [9] & (\CPU|ShiftRight0~54_combout  & (\CPU|opsave [1]))) # (!\CPU|instr [9] & (((\CPU|alu_result~12_combout ))))

	.dataa(\CPU|ShiftRight0~54_combout ),
	.datab(\CPU|instr [9]),
	.datac(\CPU|opsave [1]),
	.datad(\CPU|alu_result~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~13 .lut_mask = 16'hB380;
defparam \CPU|alu_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \CPU|alu_result~14 (
// Equation(s):
// \CPU|alu_result~14_combout  = (\CPU|instr [10] & (\CPU|opsave [1] & (\CPU|ShiftRight0~138_combout ))) # (!\CPU|instr [10] & (((\CPU|alu_result~13_combout ))))

	.dataa(\CPU|instr [10]),
	.datab(\CPU|opsave [1]),
	.datac(\CPU|ShiftRight0~138_combout ),
	.datad(\CPU|alu_result~13_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~14 .lut_mask = 16'hD580;
defparam \CPU|alu_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneii_lcell_comb \CPU|alu_in_B[29]~3 (
// Equation(s):
// \CPU|alu_in_B[29]~3_combout  = (\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_in_B[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[29]~3 .lut_mask = 16'hFC30;
defparam \CPU|alu_in_B[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \CPU|alu_in_B[28]~4 (
// Equation(s):
// \CPU|alu_in_B[28]~4_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[28]~4 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \CPU|alu_in_B[26]~6 (
// Equation(s):
// \CPU|alu_in_B[26]~6_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(vcc),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[26]~6 .lut_mask = 16'hBB88;
defparam \CPU|alu_in_B[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \CPU|alu_in_B[20]~12 (
// Equation(s):
// \CPU|alu_in_B[20]~12_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[20]~12 .lut_mask = 16'hF3C0;
defparam \CPU|alu_in_B[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \CPU|alu_in_B[18]~14 (
// Equation(s):
// \CPU|alu_in_B[18]~14_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\CPU|instr [15]),
	.datab(vcc),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\CPU|reg_or_imm_save~regout ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[18]~14 .lut_mask = 16'hAAF0;
defparam \CPU|alu_in_B[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \CPU|alu_in_B[16]~16 (
// Equation(s):
// \CPU|alu_in_B[16]~16_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\CPU|alu_in_B[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_in_B[16]~16 .lut_mask = 16'hCFC0;
defparam \CPU|alu_in_B[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \CPU|LessThan0~1 (
// Equation(s):
// \CPU|LessThan0~1_cout  = CARRY((!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout  & \CPU|alu_in_B[0]~0_combout ))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\CPU|alu_in_B[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|LessThan0~1_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~1 .lut_mask = 16'h0044;
defparam \CPU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \CPU|LessThan0~3 (
// Equation(s):
// \CPU|LessThan0~3_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & ((!\CPU|LessThan0~1_cout ) # (!\CPU|alu_in_B[1]~31_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1  & (!\CPU|alu_in_B[1]~31_combout  & !\CPU|LessThan0~1_cout 
// )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\CPU|alu_in_B[1]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~1_cout ),
	.combout(),
	.cout(\CPU|LessThan0~3_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~3 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \CPU|LessThan0~5 (
// Equation(s):
// \CPU|LessThan0~5_cout  = CARRY((\CPU|alu_in_B[2]~30_combout  & ((!\CPU|LessThan0~3_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ))) # (!\CPU|alu_in_B[2]~30_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2  & !\CPU|LessThan0~3_cout 
// )))

	.dataa(\CPU|alu_in_B[2]~30_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~3_cout ),
	.combout(),
	.cout(\CPU|LessThan0~5_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~5 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \CPU|LessThan0~7 (
// Equation(s):
// \CPU|LessThan0~7_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & ((!\CPU|LessThan0~5_cout ) # (!\CPU|alu_in_B[3]~29_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3  & (!\CPU|alu_in_B[3]~29_combout  & !\CPU|LessThan0~5_cout 
// )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\CPU|alu_in_B[3]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~5_cout ),
	.combout(),
	.cout(\CPU|LessThan0~7_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~7 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \CPU|LessThan0~9 (
// Equation(s):
// \CPU|LessThan0~9_cout  = CARRY((\CPU|alu_in_B[4]~28_combout  & ((!\CPU|LessThan0~7_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ))) # (!\CPU|alu_in_B[4]~28_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4  & !\CPU|LessThan0~7_cout 
// )))

	.dataa(\CPU|alu_in_B[4]~28_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~7_cout ),
	.combout(),
	.cout(\CPU|LessThan0~9_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~9 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \CPU|LessThan0~11 (
// Equation(s):
// \CPU|LessThan0~11_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  & ((!\CPU|LessThan0~9_cout ) # (!\CPU|alu_in_B[5]~27_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5  & (!\CPU|alu_in_B[5]~27_combout  & !\CPU|LessThan0~9_cout 
// )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\CPU|alu_in_B[5]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~9_cout ),
	.combout(),
	.cout(\CPU|LessThan0~11_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~11 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \CPU|LessThan0~13 (
// Equation(s):
// \CPU|LessThan0~13_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & (\CPU|alu_in_B[6]~26_combout  & !\CPU|LessThan0~11_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6  & ((\CPU|alu_in_B[6]~26_combout ) # (!\CPU|LessThan0~11_cout 
// ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\CPU|alu_in_B[6]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~11_cout ),
	.combout(),
	.cout(\CPU|LessThan0~13_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~13 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \CPU|LessThan0~15 (
// Equation(s):
// \CPU|LessThan0~15_cout  = CARRY((\CPU|alu_in_B[7]~25_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7  & !\CPU|LessThan0~13_cout )) # (!\CPU|alu_in_B[7]~25_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ) # (!\CPU|LessThan0~13_cout 
// ))))

	.dataa(\CPU|alu_in_B[7]~25_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~13_cout ),
	.combout(),
	.cout(\CPU|LessThan0~15_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~15 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \CPU|LessThan0~17 (
// Equation(s):
// \CPU|LessThan0~17_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & (\CPU|alu_in_B[8]~24_combout  & !\CPU|LessThan0~15_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8  & ((\CPU|alu_in_B[8]~24_combout ) # (!\CPU|LessThan0~15_cout 
// ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\CPU|alu_in_B[8]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~15_cout ),
	.combout(),
	.cout(\CPU|LessThan0~17_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~17 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \CPU|LessThan0~19 (
// Equation(s):
// \CPU|LessThan0~19_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  & ((!\CPU|LessThan0~17_cout ) # (!\CPU|alu_in_B[9]~23_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9  & (!\CPU|alu_in_B[9]~23_combout  & 
// !\CPU|LessThan0~17_cout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\CPU|alu_in_B[9]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~17_cout ),
	.combout(),
	.cout(\CPU|LessThan0~19_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~19 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \CPU|LessThan0~21 (
// Equation(s):
// \CPU|LessThan0~21_cout  = CARRY((\CPU|alu_in_B[10]~22_combout  & ((!\CPU|LessThan0~19_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ))) # (!\CPU|alu_in_B[10]~22_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10  & 
// !\CPU|LessThan0~19_cout )))

	.dataa(\CPU|alu_in_B[10]~22_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~19_cout ),
	.combout(),
	.cout(\CPU|LessThan0~21_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~21 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \CPU|LessThan0~23 (
// Equation(s):
// \CPU|LessThan0~23_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  & ((!\CPU|LessThan0~21_cout ) # (!\CPU|alu_in_B[11]~21_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  & (!\CPU|alu_in_B[11]~21_combout  & 
// !\CPU|LessThan0~21_cout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\CPU|alu_in_B[11]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~21_cout ),
	.combout(),
	.cout(\CPU|LessThan0~23_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~23 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \CPU|LessThan0~25 (
// Equation(s):
// \CPU|LessThan0~25_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & (\CPU|alu_in_B[12]~20_combout  & !\CPU|LessThan0~23_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12  & ((\CPU|alu_in_B[12]~20_combout ) # 
// (!\CPU|LessThan0~23_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\CPU|alu_in_B[12]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~23_cout ),
	.combout(),
	.cout(\CPU|LessThan0~25_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~25 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \CPU|LessThan0~27 (
// Equation(s):
// \CPU|LessThan0~27_cout  = CARRY((\CPU|alu_in_B[13]~19_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13  & !\CPU|LessThan0~25_cout )) # (!\CPU|alu_in_B[13]~19_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ) # 
// (!\CPU|LessThan0~25_cout ))))

	.dataa(\CPU|alu_in_B[13]~19_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~25_cout ),
	.combout(),
	.cout(\CPU|LessThan0~27_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~27 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \CPU|LessThan0~29 (
// Equation(s):
// \CPU|LessThan0~29_cout  = CARRY((\CPU|alu_in_B[14]~18_combout  & ((!\CPU|LessThan0~27_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ))) # (!\CPU|alu_in_B[14]~18_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14  & 
// !\CPU|LessThan0~27_cout )))

	.dataa(\CPU|alu_in_B[14]~18_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~27_cout ),
	.combout(),
	.cout(\CPU|LessThan0~29_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~29 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \CPU|LessThan0~31 (
// Equation(s):
// \CPU|LessThan0~31_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  & ((!\CPU|LessThan0~29_cout ) # (!\CPU|alu_in_B[15]~17_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  & (!\CPU|alu_in_B[15]~17_combout  & 
// !\CPU|LessThan0~29_cout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\CPU|alu_in_B[15]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~29_cout ),
	.combout(),
	.cout(\CPU|LessThan0~31_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~31 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \CPU|LessThan0~33 (
// Equation(s):
// \CPU|LessThan0~33_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & (\CPU|alu_in_B[16]~16_combout  & !\CPU|LessThan0~31_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16  & ((\CPU|alu_in_B[16]~16_combout ) # 
// (!\CPU|LessThan0~31_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\CPU|alu_in_B[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~31_cout ),
	.combout(),
	.cout(\CPU|LessThan0~33_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~33 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \CPU|LessThan0~35 (
// Equation(s):
// \CPU|LessThan0~35_cout  = CARRY((\CPU|alu_in_B[17]~15_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17  & !\CPU|LessThan0~33_cout )) # (!\CPU|alu_in_B[17]~15_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ) # 
// (!\CPU|LessThan0~33_cout ))))

	.dataa(\CPU|alu_in_B[17]~15_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~33_cout ),
	.combout(),
	.cout(\CPU|LessThan0~35_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~35 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \CPU|LessThan0~37 (
// Equation(s):
// \CPU|LessThan0~37_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & (\CPU|alu_in_B[18]~14_combout  & !\CPU|LessThan0~35_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18  & ((\CPU|alu_in_B[18]~14_combout ) # 
// (!\CPU|LessThan0~35_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\CPU|alu_in_B[18]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~35_cout ),
	.combout(),
	.cout(\CPU|LessThan0~37_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~37 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \CPU|LessThan0~39 (
// Equation(s):
// \CPU|LessThan0~39_cout  = CARRY((\CPU|alu_in_B[19]~13_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19  & !\CPU|LessThan0~37_cout )) # (!\CPU|alu_in_B[19]~13_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ) # 
// (!\CPU|LessThan0~37_cout ))))

	.dataa(\CPU|alu_in_B[19]~13_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~37_cout ),
	.combout(),
	.cout(\CPU|LessThan0~39_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~39 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \CPU|LessThan0~41 (
// Equation(s):
// \CPU|LessThan0~41_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & (\CPU|alu_in_B[20]~12_combout  & !\CPU|LessThan0~39_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  & ((\CPU|alu_in_B[20]~12_combout ) # 
// (!\CPU|LessThan0~39_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\CPU|alu_in_B[20]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~39_cout ),
	.combout(),
	.cout(\CPU|LessThan0~41_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~41 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \CPU|LessThan0~43 (
// Equation(s):
// \CPU|LessThan0~43_cout  = CARRY((\CPU|alu_in_B[21]~11_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21  & !\CPU|LessThan0~41_cout )) # (!\CPU|alu_in_B[21]~11_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ) # 
// (!\CPU|LessThan0~41_cout ))))

	.dataa(\CPU|alu_in_B[21]~11_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~41_cout ),
	.combout(),
	.cout(\CPU|LessThan0~43_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~43 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \CPU|LessThan0~45 (
// Equation(s):
// \CPU|LessThan0~45_cout  = CARRY((\CPU|alu_in_B[22]~10_combout  & ((!\CPU|LessThan0~43_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ))) # (!\CPU|alu_in_B[22]~10_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22  & 
// !\CPU|LessThan0~43_cout )))

	.dataa(\CPU|alu_in_B[22]~10_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~43_cout ),
	.combout(),
	.cout(\CPU|LessThan0~45_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~45 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \CPU|LessThan0~47 (
// Equation(s):
// \CPU|LessThan0~47_cout  = CARRY((\CPU|alu_in_B[23]~9_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23  & !\CPU|LessThan0~45_cout )) # (!\CPU|alu_in_B[23]~9_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ) # 
// (!\CPU|LessThan0~45_cout ))))

	.dataa(\CPU|alu_in_B[23]~9_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~45_cout ),
	.combout(),
	.cout(\CPU|LessThan0~47_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~47 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \CPU|LessThan0~49 (
// Equation(s):
// \CPU|LessThan0~49_cout  = CARRY((\CPU|alu_in_B[24]~8_combout  & ((!\CPU|LessThan0~47_cout ) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ))) # (!\CPU|alu_in_B[24]~8_combout  & (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & 
// !\CPU|LessThan0~47_cout )))

	.dataa(\CPU|alu_in_B[24]~8_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~47_cout ),
	.combout(),
	.cout(\CPU|LessThan0~49_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~49 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \CPU|LessThan0~51 (
// Equation(s):
// \CPU|LessThan0~51_cout  = CARRY((\CPU|alu_in_B[25]~7_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25  & !\CPU|LessThan0~49_cout )) # (!\CPU|alu_in_B[25]~7_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ) # 
// (!\CPU|LessThan0~49_cout ))))

	.dataa(\CPU|alu_in_B[25]~7_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~49_cout ),
	.combout(),
	.cout(\CPU|LessThan0~51_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~51 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \CPU|LessThan0~53 (
// Equation(s):
// \CPU|LessThan0~53_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & (\CPU|alu_in_B[26]~6_combout  & !\CPU|LessThan0~51_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & ((\CPU|alu_in_B[26]~6_combout ) # 
// (!\CPU|LessThan0~51_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\CPU|alu_in_B[26]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~51_cout ),
	.combout(),
	.cout(\CPU|LessThan0~53_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~53 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \CPU|LessThan0~55 (
// Equation(s):
// \CPU|LessThan0~55_cout  = CARRY((\CPU|alu_in_B[27]~5_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27  & !\CPU|LessThan0~53_cout )) # (!\CPU|alu_in_B[27]~5_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ) # 
// (!\CPU|LessThan0~53_cout ))))

	.dataa(\CPU|alu_in_B[27]~5_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~53_cout ),
	.combout(),
	.cout(\CPU|LessThan0~55_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~55 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \CPU|LessThan0~57 (
// Equation(s):
// \CPU|LessThan0~57_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & (\CPU|alu_in_B[28]~4_combout  & !\CPU|LessThan0~55_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28  & ((\CPU|alu_in_B[28]~4_combout ) # 
// (!\CPU|LessThan0~55_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\CPU|alu_in_B[28]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~55_cout ),
	.combout(),
	.cout(\CPU|LessThan0~57_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~57 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \CPU|LessThan0~59 (
// Equation(s):
// \CPU|LessThan0~59_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & ((!\CPU|LessThan0~57_cout ) # (!\CPU|alu_in_B[29]~3_combout ))) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29  & (!\CPU|alu_in_B[29]~3_combout  & 
// !\CPU|LessThan0~57_cout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\CPU|alu_in_B[29]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~57_cout ),
	.combout(),
	.cout(\CPU|LessThan0~59_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~59 .lut_mask = 16'h002B;
defparam \CPU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \CPU|LessThan0~61 (
// Equation(s):
// \CPU|LessThan0~61_cout  = CARRY((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & (\CPU|alu_in_B[30]~2_combout  & !\CPU|LessThan0~59_cout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30  & ((\CPU|alu_in_B[30]~2_combout ) # 
// (!\CPU|LessThan0~59_cout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\CPU|alu_in_B[30]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|LessThan0~59_cout ),
	.combout(),
	.cout(\CPU|LessThan0~61_cout ));
// synopsys translate_off
defparam \CPU|LessThan0~61 .lut_mask = 16'h004D;
defparam \CPU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \CPU|LessThan0~62 (
// Equation(s):
// \CPU|LessThan0~62_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31  & (\CPU|LessThan0~61_cout  & \CPU|alu_in_B[31]~1_combout )) # (!\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31  & ((\CPU|LessThan0~61_cout ) # (\CPU|alu_in_B[31]~1_combout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|alu_in_B[31]~1_combout ),
	.cin(\CPU|LessThan0~61_cout ),
	.combout(\CPU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LessThan0~62 .lut_mask = 16'hF550;
defparam \CPU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \CPU|alu_result~9 (
// Equation(s):
// \CPU|alu_result~9_combout  = (\CPU|opsave [1] & (!\CPU|opsave [5] & (\CPU|LessThan0~62_combout  & \CPU|opsave [3])))

	.dataa(\CPU|opsave [1]),
	.datab(\CPU|opsave [5]),
	.datac(\CPU|LessThan0~62_combout ),
	.datad(\CPU|opsave [3]),
	.cin(gnd),
	.combout(\CPU|alu_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~9 .lut_mask = 16'h2000;
defparam \CPU|alu_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \CPU|alu_result~15 (
// Equation(s):
// \CPU|alu_result~15_combout  = (\CPU|alu_result~9_combout ) # ((\CPU|opsave [5] & (!\CPU|opsave [3] & \CPU|alu_result~14_combout )))

	.dataa(\CPU|opsave [5]),
	.datab(\CPU|opsave [3]),
	.datac(\CPU|alu_result~14_combout ),
	.datad(\CPU|alu_result~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~15 .lut_mask = 16'hFF20;
defparam \CPU|alu_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \CPU|alu_result~16 (
// Equation(s):
// \CPU|alu_result~16_combout  = (!\CPU|opsave [4] & ((\CPU|alu_result~8_combout ) # ((\CPU|Equal6~2_combout  & \CPU|alu_result~15_combout ))))

	.dataa(\CPU|Equal6~2_combout ),
	.datab(\CPU|opsave [4]),
	.datac(\CPU|alu_result~8_combout ),
	.datad(\CPU|alu_result~15_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~16 .lut_mask = 16'h3230;
defparam \CPU|alu_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N17
cycloneii_lcell_ff \CPU|alu_result_save[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [0]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \CPU|ADDR[0]~0 (
// Equation(s):
// \CPU|ADDR[0]~0_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [0])) # (!\CPU|state.000~regout  & ((\CPU|pc [0])))

	.dataa(vcc),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|alu_result_save [0]),
	.datad(\CPU|pc [0]),
	.cin(gnd),
	.combout(\CPU|ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[0]~0 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AddressTB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[0]));
// synopsys translate_off
defparam \AddressTB[0]~I .input_async_reset = "none";
defparam \AddressTB[0]~I .input_power_up = "low";
defparam \AddressTB[0]~I .input_register_mode = "none";
defparam \AddressTB[0]~I .input_sync_reset = "none";
defparam \AddressTB[0]~I .oe_async_reset = "none";
defparam \AddressTB[0]~I .oe_power_up = "low";
defparam \AddressTB[0]~I .oe_register_mode = "none";
defparam \AddressTB[0]~I .oe_sync_reset = "none";
defparam \AddressTB[0]~I .operation_mode = "input";
defparam \AddressTB[0]~I .output_async_reset = "none";
defparam \AddressTB[0]~I .output_power_up = "low";
defparam \AddressTB[0]~I .output_register_mode = "none";
defparam \AddressTB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \Address_MUX[0]~0 (
// Equation(s):
// \Address_MUX[0]~0_combout  = (\init~combout  & ((\AddressTB~combout [0]))) # (!\init~combout  & (\CPU|ADDR[0]~0_combout ))

	.dataa(vcc),
	.datab(\CPU|ADDR[0]~0_combout ),
	.datac(\init~combout ),
	.datad(\AddressTB~combout [0]),
	.cin(gnd),
	.combout(\Address_MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Address_MUX[0]~0 .lut_mask = 16'hFC0C;
defparam \Address_MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \CPU|Mem_Bus[31]~64 (
// Equation(s):
// \CPU|Mem_Bus[31]~64_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ) # (!\CPU|WE~0_combout )))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a31  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\MEM|RAM_rtl_2|auto_generated|ram_block1a31 ),
	.datac(\CPU|WE~0_combout ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[31]~64 .lut_mask = 16'hEE0E;
defparam \CPU|Mem_Bus[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \CPU|instr[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Mem_Bus[31]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [31]));

// Location: LCCOMB_X39_Y19_N8
cycloneii_lcell_comb \CPU|Equal0~0 (
// Equation(s):
// \CPU|Equal0~0_combout  = (!\CPU|instr [29] & (!\CPU|instr [31] & (!\CPU|instr [26] & !\CPU|instr [30])))

	.dataa(\CPU|instr [29]),
	.datab(\CPU|instr [31]),
	.datac(\CPU|instr [26]),
	.datad(\CPU|instr [30]),
	.cin(gnd),
	.combout(\CPU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~0 .lut_mask = 16'h0001;
defparam \CPU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \CPU|dr[0]~0 (
// Equation(s):
// \CPU|dr[0]~0_combout  = (\CPU|Equal0~1_combout  & ((\CPU|Equal0~0_combout  & ((\CPU|instr [11]))) # (!\CPU|Equal0~0_combout  & (\CPU|instr [16])))) # (!\CPU|Equal0~1_combout  & (((\CPU|instr [16]))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|instr [16]),
	.datad(\CPU|instr [11]),
	.cin(gnd),
	.combout(\CPU|dr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dr[0]~0 .lut_mask = 16'hF870;
defparam \CPU|dr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \CPU|Mem_Bus[30]~63 (
// Equation(s):
// \CPU|Mem_Bus[30]~63_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a30  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[30]~63 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \CPU|instr[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[30]~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [30]));

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \CPU|Equal18~0 (
// Equation(s):
// \CPU|Equal18~0_combout  = (!\CPU|instr [28] & (\CPU|instr [31] & (\CPU|instr [27] & \CPU|instr [26])))

	.dataa(\CPU|instr [28]),
	.datab(\CPU|instr [31]),
	.datac(\CPU|instr [27]),
	.datad(\CPU|instr [26]),
	.cin(gnd),
	.combout(\CPU|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal18~0 .lut_mask = 16'h4000;
defparam \CPU|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneii_lcell_comb \CPU|Equal18~1 (
// Equation(s):
// \CPU|Equal18~1_combout  = (!\CPU|instr [29] & (!\CPU|instr [30] & \CPU|Equal18~0_combout ))

	.dataa(\CPU|instr [29]),
	.datab(vcc),
	.datac(\CPU|instr [30]),
	.datad(\CPU|Equal18~0_combout ),
	.cin(gnd),
	.combout(\CPU|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal18~1 .lut_mask = 16'h0500;
defparam \CPU|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y18_N17
cycloneii_lcell_ff \CPU|alu_or_mem_save (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|Equal18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.001~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_or_mem_save~regout ));

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \CPU|reg_in[0]~0 (
// Equation(s):
// \CPU|reg_in[0]~0_combout  = (\CPU|alu_or_mem_save~regout  & ((\CPU|Mem_Bus[0]~32_combout ))) # (!\CPU|alu_or_mem_save~regout  & (\CPU|alu_result_save [0]))

	.dataa(\CPU|alu_result_save [0]),
	.datab(\CPU|alu_or_mem_save~regout ),
	.datac(vcc),
	.datad(\CPU|Mem_Bus[0]~32_combout ),
	.cin(gnd),
	.combout(\CPU|reg_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|reg_in[0]~0 .lut_mask = 16'hEE22;
defparam \CPU|reg_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \CPU|Mem_Bus[29]~62 (
// Equation(s):
// \CPU|Mem_Bus[29]~62_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a29  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[29]~62 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N9
cycloneii_lcell_ff \CPU|instr[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CPU|Mem_Bus[29]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\CPU|state.000~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|instr [29]));

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \CPU|WE~0 (
// Equation(s):
// \CPU|WE~0_combout  = (!\CPU|instr [30] & (\CPU|instr [29] & (\CPU|state.011~regout  & \CPU|Equal18~0_combout )))

	.dataa(\CPU|instr [30]),
	.datab(\CPU|instr [29]),
	.datac(\CPU|state.011~regout ),
	.datad(\CPU|Equal18~0_combout ),
	.cin(gnd),
	.combout(\CPU|WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WE~0 .lut_mask = 16'h4000;
defparam \CPU|WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CS_TB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CS_TB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CS_TB));
// synopsys translate_off
defparam \CS_TB~I .input_async_reset = "none";
defparam \CS_TB~I .input_power_up = "low";
defparam \CS_TB~I .input_register_mode = "none";
defparam \CS_TB~I .input_sync_reset = "none";
defparam \CS_TB~I .oe_async_reset = "none";
defparam \CS_TB~I .oe_power_up = "low";
defparam \CS_TB~I .oe_register_mode = "none";
defparam \CS_TB~I .oe_sync_reset = "none";
defparam \CS_TB~I .operation_mode = "input";
defparam \CS_TB~I .output_async_reset = "none";
defparam \CS_TB~I .output_power_up = "low";
defparam \CS_TB~I .output_register_mode = "none";
defparam \CS_TB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \CS_MUX~0 (
// Equation(s):
// \CS_MUX~0_combout  = (\CPU|state.000~regout  & ((\CPU|instr [30]) # ((!\CPU|state.011~regout ) # (!\CPU|Equal18~0_combout ))))

	.dataa(\CPU|instr [30]),
	.datab(\CPU|Equal18~0_combout ),
	.datac(\CPU|state.011~regout ),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CS_MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \CS_MUX~0 .lut_mask = 16'hBF00;
defparam \CS_MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \CS_MUX~1 (
// Equation(s):
// \CS_MUX~1_combout  = (\init~combout  & (((\CS_TB~combout )))) # (!\init~combout  & ((\CPU|state.100~regout ) # ((!\CS_MUX~0_combout ))))

	.dataa(\CPU|state.100~regout ),
	.datab(\init~combout ),
	.datac(\CS_TB~combout ),
	.datad(\CS_MUX~0_combout ),
	.cin(gnd),
	.combout(\CS_MUX~1_combout ),
	.cout());
// synopsys translate_off
defparam \CS_MUX~1 .lut_mask = 16'hE2F3;
defparam \CS_MUX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \MEM|Mem_Bus~0 (
// Equation(s):
// \MEM|Mem_Bus~0_combout  = ((\init~combout  & (\WE_TB~combout )) # (!\init~combout  & ((\CPU|WE~0_combout )))) # (!\CS_MUX~1_combout )

	.dataa(\WE_TB~combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CS_MUX~1_combout ),
	.datad(\init~combout ),
	.cin(gnd),
	.combout(\MEM|Mem_Bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|Mem_Bus~0 .lut_mask = 16'hAFCF;
defparam \MEM|Mem_Bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \CPU|Mem_Bus[0]~32 (
// Equation(s):
// \CPU|Mem_Bus[0]~32_combout  = (\MEM|Mem_Bus~0_combout  & (((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (!\CPU|WE~0_combout ))) # (!\MEM|Mem_Bus~0_combout  & (\MEM|RAM_rtl_2|auto_generated|ram_block1a0~portbdataout  & 
// ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout ) # (!\CPU|WE~0_combout ))))

	.dataa(\MEM|Mem_Bus~0_combout ),
	.datab(\CPU|WE~0_combout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(\MEM|RAM_rtl_2|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[0]~32 .lut_mask = 16'hF3A2;
defparam \CPU|Mem_Bus[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WE_TB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WE_TB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WE_TB));
// synopsys translate_off
defparam \WE_TB~I .input_async_reset = "none";
defparam \WE_TB~I .input_power_up = "low";
defparam \WE_TB~I .input_register_mode = "none";
defparam \WE_TB~I .input_sync_reset = "none";
defparam \WE_TB~I .oe_async_reset = "none";
defparam \WE_TB~I .oe_power_up = "low";
defparam \WE_TB~I .oe_register_mode = "none";
defparam \WE_TB~I .oe_sync_reset = "none";
defparam \WE_TB~I .operation_mode = "input";
defparam \WE_TB~I .output_async_reset = "none";
defparam \WE_TB~I .output_power_up = "low";
defparam \WE_TB~I .output_register_mode = "none";
defparam \WE_TB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \CPU|Mem_Bus[0]~33 (
// Equation(s):
// \CPU|Mem_Bus[0]~33_combout  = (\CPU|WE~0_combout ) # ((\CS_MUX~1_combout  & ((!\init~combout ) # (!\WE_TB~combout ))))

	.dataa(\CS_MUX~1_combout ),
	.datab(\WE_TB~combout ),
	.datac(\init~combout ),
	.datad(\CPU|WE~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mem_Bus[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mem_Bus[0]~33 .lut_mask = 16'hFF2A;
defparam \CPU|Mem_Bus[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \CPU|ADDR[3]~3 (
// Equation(s):
// \CPU|ADDR[3]~3_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [3])) # (!\CPU|state.000~regout  & ((\CPU|pc [3])))

	.dataa(vcc),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|alu_result_save [3]),
	.datad(\CPU|pc [3]),
	.cin(gnd),
	.combout(\CPU|ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[3]~3 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \CPU|ShiftRight0~127 (
// Equation(s):
// \CPU|ShiftRight0~127_combout  = (\CPU|instr [8] & (((\CPU|ShiftRight0~109_combout )))) # (!\CPU|instr [8] & ((\CPU|ShiftRight0~101_combout ) # ((\CPU|ShiftRight0~102_combout ))))

	.dataa(\CPU|ShiftRight0~101_combout ),
	.datab(\CPU|ShiftRight0~102_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~127 .lut_mask = 16'hFE0E;
defparam \CPU|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \CPU|ShiftRight0~145 (
// Equation(s):
// \CPU|ShiftRight0~145_combout  = (\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~127_combout )))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftRight0~127_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~145 .lut_mask = 16'hF3C0;
defparam \CPU|ShiftRight0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \CPU|alu_result~63 (
// Equation(s):
// \CPU|alu_result~63_combout  = (\CPU|alu_result~22_combout  & (!\CPU|alu_result_save[7]~16_combout  & ((\CPU|ShiftRight0~100_combout )))) # (!\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout ) # ((\CPU|ShiftRight0~145_combout ))))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftRight0~145_combout ),
	.datad(\CPU|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~63 .lut_mask = 16'h7654;
defparam \CPU|alu_result~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \CPU|alu_result~64 (
// Equation(s):
// \CPU|alu_result~64_combout  = (\CPU|alu_result_save[7]~16_combout  & ((\CPU|alu_result~63_combout  & ((\CPU|ShiftRight0~130_combout ))) # (!\CPU|alu_result~63_combout  & (\CPU|ShiftRight0~103_combout )))) # (!\CPU|alu_result_save[7]~16_combout  & 
// (((\CPU|alu_result~63_combout ))))

	.dataa(\CPU|alu_result_save[7]~16_combout ),
	.datab(\CPU|ShiftRight0~103_combout ),
	.datac(\CPU|ShiftRight0~130_combout ),
	.datad(\CPU|alu_result~63_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~64 .lut_mask = 16'hF588;
defparam \CPU|alu_result~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \CPU|alu_result~65 (
// Equation(s):
// \CPU|alu_result~65_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|Add1~43_combout ) # ((\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & (((!\CPU|alu_result_save[7]~17_combout  & \CPU|ShiftLeft0~60_combout ))))

	.dataa(\CPU|Add1~43_combout ),
	.datab(\CPU|alu_result_save[7]~15_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~65 .lut_mask = 16'hCBC8;
defparam \CPU|alu_result~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \CPU|alu_result~67 (
// Equation(s):
// \CPU|alu_result~67_combout  = (\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result~65_combout  & (\CPU|alu_result~66_combout )) # (!\CPU|alu_result~65_combout  & ((\CPU|alu_result~64_combout ))))) # (!\CPU|alu_result_save[7]~17_combout  & 
// (((\CPU|alu_result~65_combout ))))

	.dataa(\CPU|alu_result~66_combout ),
	.datab(\CPU|alu_result_save[7]~17_combout ),
	.datac(\CPU|alu_result~64_combout ),
	.datad(\CPU|alu_result~65_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~67 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \CPU|alu_result_save[7]~3 (
// Equation(s):
// \CPU|alu_result_save[7]~3_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~5_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~67_combout )))

	.dataa(\CPU|alu_result_save[7]~18_combout ),
	.datab(\CPU|Equal12~5_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~67_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[7]~3 .lut_mask = 16'hDD88;
defparam \CPU|alu_result_save[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \CPU|alu_result~68 (
// Equation(s):
// \CPU|alu_result~68_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [7]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|alu_result~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~68 .lut_mask = 16'hFEF2;
defparam \CPU|alu_result~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N25
cycloneii_lcell_ff \CPU|alu_result_save[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[7]~3_combout ),
	.sdata(\CPU|alu_result~68_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[7]~22_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [7]));

// Location: LCCOMB_X39_Y23_N14
cycloneii_lcell_comb \CPU|Add3~14 (
// Equation(s):
// \CPU|Add3~14_combout  = (\CPU|instr [7] & ((\CPU|pc [7] & (\CPU|Add3~13  & VCC)) # (!\CPU|pc [7] & (!\CPU|Add3~13 )))) # (!\CPU|instr [7] & ((\CPU|pc [7] & (!\CPU|Add3~13 )) # (!\CPU|pc [7] & ((\CPU|Add3~13 ) # (GND)))))
// \CPU|Add3~15  = CARRY((\CPU|instr [7] & (!\CPU|pc [7] & !\CPU|Add3~13 )) # (!\CPU|instr [7] & ((!\CPU|Add3~13 ) # (!\CPU|pc [7]))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~13 ),
	.combout(\CPU|Add3~14_combout ),
	.cout(\CPU|Add3~15 ));
// synopsys translate_off
defparam \CPU|Add3~14 .lut_mask = 16'h9617;
defparam \CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \CPU|Add0~14 (
// Equation(s):
// \CPU|Add0~14_combout  = (\CPU|pc [7] & (!\CPU|Add0~13 )) # (!\CPU|pc [7] & ((\CPU|Add0~13 ) # (GND)))
// \CPU|Add0~15  = CARRY((!\CPU|Add0~13 ) # (!\CPU|pc [7]))

	.dataa(\CPU|pc [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~13 ),
	.combout(\CPU|Add0~14_combout ),
	.cout(\CPU|Add0~15 ));
// synopsys translate_off
defparam \CPU|Add0~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \CPU|pc~18 (
// Equation(s):
// \CPU|pc~18_combout  = (\CPU|pc[21]~0_combout  & (\CPU|state.010~regout )) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~14_combout )))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\CPU|Add0~14_combout ),
	.cin(gnd),
	.combout(\CPU|pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~18 .lut_mask = 16'hD9C8;
defparam \CPU|pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \CPU|pc~19 (
// Equation(s):
// \CPU|pc~19_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~18_combout  & (\CPU|Add3~14_combout )) # (!\CPU|pc~18_combout  & ((\CPU|instr [7]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~18_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|Add3~14_combout ),
	.datac(\CPU|instr [7]),
	.datad(\CPU|pc~18_combout ),
	.cin(gnd),
	.combout(\CPU|pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~19 .lut_mask = 16'hDDA0;
defparam \CPU|pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \CPU|pc[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [7]));

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \CPU|ADDR[7]~7 (
// Equation(s):
// \CPU|ADDR[7]~7_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [7])) # (!\CPU|state.000~regout  & ((\CPU|pc [7])))

	.dataa(\CPU|alu_result_save [7]),
	.datab(vcc),
	.datac(\CPU|pc [7]),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[7]~7 .lut_mask = 16'hAAF0;
defparam \CPU|ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \CPU|pc~20 (
// Equation(s):
// \CPU|pc~20_combout  = (\CPU|state.010~regout  & (((\CPU|pc[21]~0_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 )))) # (!\CPU|state.010~regout  & (\CPU|Add0~16_combout  & (!\CPU|pc[21]~0_combout )))

	.dataa(\CPU|Add0~16_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\CPU|pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~20 .lut_mask = 16'hCEC2;
defparam \CPU|pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneii_lcell_comb \CPU|Add3~16 (
// Equation(s):
// \CPU|Add3~16_combout  = ((\CPU|instr [8] $ (\CPU|pc [8] $ (!\CPU|Add3~15 )))) # (GND)
// \CPU|Add3~17  = CARRY((\CPU|instr [8] & ((\CPU|pc [8]) # (!\CPU|Add3~15 ))) # (!\CPU|instr [8] & (\CPU|pc [8] & !\CPU|Add3~15 )))

	.dataa(\CPU|instr [8]),
	.datab(\CPU|pc [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~15 ),
	.combout(\CPU|Add3~16_combout ),
	.cout(\CPU|Add3~17 ));
// synopsys translate_off
defparam \CPU|Add3~16 .lut_mask = 16'h698E;
defparam \CPU|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \CPU|pc~21 (
// Equation(s):
// \CPU|pc~21_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~20_combout  & (\CPU|Add3~16_combout )) # (!\CPU|pc~20_combout  & ((\CPU|instr [8]))))) # (!\CPU|pc[21]~0_combout  & (\CPU|pc~20_combout ))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|pc~20_combout ),
	.datac(\CPU|Add3~16_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~21 .lut_mask = 16'hE6C4;
defparam \CPU|pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N19
cycloneii_lcell_ff \CPU|pc[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [8]));

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \CPU|ADDR[8]~8 (
// Equation(s):
// \CPU|ADDR[8]~8_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [8])) # (!\CPU|state.000~regout  & ((\CPU|pc [8])))

	.dataa(\CPU|alu_result_save [8]),
	.datab(\CPU|state.000~regout ),
	.datac(vcc),
	.datad(\CPU|pc [8]),
	.cin(gnd),
	.combout(\CPU|ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[8]~8 .lut_mask = 16'hBB88;
defparam \CPU|ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \CPU|Add0~18 (
// Equation(s):
// \CPU|Add0~18_combout  = (\CPU|pc [9] & (!\CPU|Add0~17 )) # (!\CPU|pc [9] & ((\CPU|Add0~17 ) # (GND)))
// \CPU|Add0~19  = CARRY((!\CPU|Add0~17 ) # (!\CPU|pc [9]))

	.dataa(vcc),
	.datab(\CPU|pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~17 ),
	.combout(\CPU|Add0~18_combout ),
	.cout(\CPU|Add0~19 ));
// synopsys translate_off
defparam \CPU|Add0~18 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \CPU|pc~22 (
// Equation(s):
// \CPU|pc~22_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~18_combout )))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|Add0~18_combout ),
	.cin(gnd),
	.combout(\CPU|pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~22 .lut_mask = 16'hE5E0;
defparam \CPU|pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneii_lcell_comb \CPU|Add3~18 (
// Equation(s):
// \CPU|Add3~18_combout  = (\CPU|instr [9] & ((\CPU|pc [9] & (\CPU|Add3~17  & VCC)) # (!\CPU|pc [9] & (!\CPU|Add3~17 )))) # (!\CPU|instr [9] & ((\CPU|pc [9] & (!\CPU|Add3~17 )) # (!\CPU|pc [9] & ((\CPU|Add3~17 ) # (GND)))))
// \CPU|Add3~19  = CARRY((\CPU|instr [9] & (!\CPU|pc [9] & !\CPU|Add3~17 )) # (!\CPU|instr [9] & ((!\CPU|Add3~17 ) # (!\CPU|pc [9]))))

	.dataa(\CPU|instr [9]),
	.datab(\CPU|pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~17 ),
	.combout(\CPU|Add3~18_combout ),
	.cout(\CPU|Add3~19 ));
// synopsys translate_off
defparam \CPU|Add3~18 .lut_mask = 16'h9617;
defparam \CPU|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneii_lcell_comb \CPU|pc~23 (
// Equation(s):
// \CPU|pc~23_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~22_combout  & ((\CPU|Add3~18_combout ))) # (!\CPU|pc~22_combout  & (\CPU|instr [9])))) # (!\CPU|pc[21]~0_combout  & (\CPU|pc~22_combout ))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|pc~22_combout ),
	.datac(\CPU|instr [9]),
	.datad(\CPU|Add3~18_combout ),
	.cin(gnd),
	.combout(\CPU|pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~23 .lut_mask = 16'hEC64;
defparam \CPU|pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N29
cycloneii_lcell_ff \CPU|pc[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [9]));

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \CPU|ADDR[9]~9 (
// Equation(s):
// \CPU|ADDR[9]~9_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [9]))) # (!\CPU|state.000~regout  & (\CPU|pc [9]))

	.dataa(\CPU|pc [9]),
	.datab(\CPU|alu_result_save [9]),
	.datac(vcc),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[9]~9 .lut_mask = 16'hCCAA;
defparam \CPU|ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneii_lcell_comb \CPU|Add3~20 (
// Equation(s):
// \CPU|Add3~20_combout  = ((\CPU|instr [10] $ (\CPU|pc [10] $ (!\CPU|Add3~19 )))) # (GND)
// \CPU|Add3~21  = CARRY((\CPU|instr [10] & ((\CPU|pc [10]) # (!\CPU|Add3~19 ))) # (!\CPU|instr [10] & (\CPU|pc [10] & !\CPU|Add3~19 )))

	.dataa(\CPU|instr [10]),
	.datab(\CPU|pc [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~19 ),
	.combout(\CPU|Add3~20_combout ),
	.cout(\CPU|Add3~21 ));
// synopsys translate_off
defparam \CPU|Add3~20 .lut_mask = 16'h698E;
defparam \CPU|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \CPU|pc~25 (
// Equation(s):
// \CPU|pc~25_combout  = (\CPU|pc~24_combout  & (((\CPU|Add3~20_combout ) # (!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~24_combout  & (\CPU|instr [10] & (\CPU|pc[21]~0_combout )))

	.dataa(\CPU|pc~24_combout ),
	.datab(\CPU|instr [10]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add3~20_combout ),
	.cin(gnd),
	.combout(\CPU|pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~25 .lut_mask = 16'hEA4A;
defparam \CPU|pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N31
cycloneii_lcell_ff \CPU|pc[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [10]));

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \CPU|ADDR[10]~10 (
// Equation(s):
// \CPU|ADDR[10]~10_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [10]))) # (!\CPU|state.000~regout  & (\CPU|pc [10]))

	.dataa(\CPU|state.000~regout ),
	.datab(\CPU|pc [10]),
	.datac(\CPU|alu_result_save [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ADDR[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[10]~10 .lut_mask = 16'hE4E4;
defparam \CPU|ADDR[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \CPU|Equal12~11 (
// Equation(s):
// \CPU|Equal12~11_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a11  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [11])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 )))))

	.dataa(\CPU|instr [11]),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|Equal12~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~11 .lut_mask = 16'h47B8;
defparam \CPU|Equal12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \CPU|ShiftRight0~151 (
// Equation(s):
// \CPU|ShiftRight0~151_combout  = (\CPU|ShiftRight0~110_combout ) # ((\CPU|reg_or_imm_save~regout  & \CPU|instr [15]))

	.dataa(vcc),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~151 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftRight0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \CPU|alu_result~93 (
// Equation(s):
// \CPU|alu_result~93_combout  = (\CPU|alu_result~92_combout  & ((\CPU|ShiftRight0~135_combout ) # ((!\CPU|alu_result_save[12]~25_combout )))) # (!\CPU|alu_result~92_combout  & (((\CPU|alu_result_save[12]~25_combout  & \CPU|ShiftRight0~151_combout ))))

	.dataa(\CPU|alu_result~92_combout ),
	.datab(\CPU|ShiftRight0~135_combout ),
	.datac(\CPU|alu_result_save[12]~25_combout ),
	.datad(\CPU|ShiftRight0~151_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~93 .lut_mask = 16'hDA8A;
defparam \CPU|alu_result~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \CPU|alu_result~94 (
// Equation(s):
// \CPU|alu_result~94_combout  = (\CPU|alu_result_save[12]~23_combout  & (((!\CPU|opsave [2])))) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & ((\CPU|alu_result~93_combout ))) # (!\CPU|opsave [2] & (\CPU|alu_result~91_combout ))))

	.dataa(\CPU|alu_result~91_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|alu_result~93_combout ),
	.datad(\CPU|opsave [2]),
	.cin(gnd),
	.combout(\CPU|alu_result~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~94 .lut_mask = 16'h30EE;
defparam \CPU|alu_result~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \CPU|alu_result~95 (
// Equation(s):
// \CPU|alu_result~95_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~94_combout  & ((\CPU|Equal12~11_combout ))) # (!\CPU|alu_result~94_combout  & (\CPU|Add1~55_combout )))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~94_combout ))))

	.dataa(\CPU|Add1~55_combout ),
	.datab(\CPU|alu_result_save[12]~23_combout ),
	.datac(\CPU|Equal12~11_combout ),
	.datad(\CPU|alu_result~94_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~95 .lut_mask = 16'hF388;
defparam \CPU|alu_result~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \CPU|alu_result~96 (
// Equation(s):
// \CPU|alu_result~96_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|alu_result~90_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~95_combout ))))

	.dataa(\CPU|alu_result~90_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~95_combout ),
	.datad(\CPU|alu_result_save[12]~27_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~96 .lut_mask = 16'h00BA;
defparam \CPU|alu_result~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N11
cycloneii_lcell_ff \CPU|alu_result_save[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [11]));

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \CPU|pc~26 (
// Equation(s):
// \CPU|pc~26_combout  = (\CPU|state.010~regout  & (((\CPU|pc[21]~0_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 )))) # (!\CPU|state.010~regout  & (\CPU|Add0~22_combout  & (!\CPU|pc[21]~0_combout )))

	.dataa(\CPU|Add0~22_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\CPU|pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~26 .lut_mask = 16'hCEC2;
defparam \CPU|pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \CPU|pc~27 (
// Equation(s):
// \CPU|pc~27_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~26_combout  & (\CPU|Add3~22_combout )) # (!\CPU|pc~26_combout  & ((\CPU|instr [11]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~26_combout ))))

	.dataa(\CPU|Add3~22_combout ),
	.datab(\CPU|instr [11]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|pc~26_combout ),
	.cin(gnd),
	.combout(\CPU|pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~27 .lut_mask = 16'hAFC0;
defparam \CPU|pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \CPU|pc[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [11]));

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \CPU|ADDR[11]~11 (
// Equation(s):
// \CPU|ADDR[11]~11_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [11])) # (!\CPU|state.000~regout  & ((\CPU|pc [11])))

	.dataa(\CPU|alu_result_save [11]),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|pc [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ADDR[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[11]~11 .lut_mask = 16'hB8B8;
defparam \CPU|ADDR[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneii_lcell_comb \CPU|Add3~24 (
// Equation(s):
// \CPU|Add3~24_combout  = ((\CPU|instr [12] $ (\CPU|pc [12] $ (!\CPU|Add3~23 )))) # (GND)
// \CPU|Add3~25  = CARRY((\CPU|instr [12] & ((\CPU|pc [12]) # (!\CPU|Add3~23 ))) # (!\CPU|instr [12] & (\CPU|pc [12] & !\CPU|Add3~23 )))

	.dataa(\CPU|instr [12]),
	.datab(\CPU|pc [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~23 ),
	.combout(\CPU|Add3~24_combout ),
	.cout(\CPU|Add3~25 ));
// synopsys translate_off
defparam \CPU|Add3~24 .lut_mask = 16'h698E;
defparam \CPU|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \CPU|Add0~24 (
// Equation(s):
// \CPU|Add0~24_combout  = (\CPU|pc [12] & (\CPU|Add0~23  $ (GND))) # (!\CPU|pc [12] & (!\CPU|Add0~23  & VCC))
// \CPU|Add0~25  = CARRY((\CPU|pc [12] & !\CPU|Add0~23 ))

	.dataa(\CPU|pc [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~23 ),
	.combout(\CPU|Add0~24_combout ),
	.cout(\CPU|Add0~25 ));
// synopsys translate_off
defparam \CPU|Add0~24 .lut_mask = 16'hA50A;
defparam \CPU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \CPU|pc~28 (
// Equation(s):
// \CPU|pc~28_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((!\CPU|pc[21]~0_combout  & \CPU|Add0~24_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU|pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~28 .lut_mask = 16'hCBC8;
defparam \CPU|pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \CPU|pc~29 (
// Equation(s):
// \CPU|pc~29_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~28_combout  & ((\CPU|Add3~24_combout ))) # (!\CPU|pc~28_combout  & (\CPU|instr [12])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~28_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|instr [12]),
	.datac(\CPU|Add3~24_combout ),
	.datad(\CPU|pc~28_combout ),
	.cin(gnd),
	.combout(\CPU|pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~29 .lut_mask = 16'hF588;
defparam \CPU|pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N25
cycloneii_lcell_ff \CPU|pc[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [12]));

// Location: LCCOMB_X37_Y23_N24
cycloneii_lcell_comb \CPU|ADDR[12]~12 (
// Equation(s):
// \CPU|ADDR[12]~12_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [12]))) # (!\CPU|state.000~regout  & (\CPU|pc [12]))

	.dataa(\CPU|state.000~regout ),
	.datab(\CPU|pc [12]),
	.datac(vcc),
	.datad(\CPU|alu_result_save [12]),
	.cin(gnd),
	.combout(\CPU|ADDR[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[12]~12 .lut_mask = 16'hEE44;
defparam \CPU|ADDR[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \CPU|Add0~26 (
// Equation(s):
// \CPU|Add0~26_combout  = (\CPU|pc [13] & (!\CPU|Add0~25 )) # (!\CPU|pc [13] & ((\CPU|Add0~25 ) # (GND)))
// \CPU|Add0~27  = CARRY((!\CPU|Add0~25 ) # (!\CPU|pc [13]))

	.dataa(vcc),
	.datab(\CPU|pc [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~25 ),
	.combout(\CPU|Add0~26_combout ),
	.cout(\CPU|Add0~27 ));
// synopsys translate_off
defparam \CPU|Add0~26 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \CPU|pc~30 (
// Equation(s):
// \CPU|pc~30_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~26_combout )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\CPU|pc[21]~0_combout ),
	.datac(\CPU|state.010~regout ),
	.datad(\CPU|Add0~26_combout ),
	.cin(gnd),
	.combout(\CPU|pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~30 .lut_mask = 16'hE3E0;
defparam \CPU|pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \CPU|pc~31 (
// Equation(s):
// \CPU|pc~31_combout  = (\CPU|pc~30_combout  & ((\CPU|Add3~26_combout ) # ((!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~30_combout  & (((\CPU|instr [13] & \CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add3~26_combout ),
	.datab(\CPU|instr [13]),
	.datac(\CPU|pc~30_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~31 .lut_mask = 16'hACF0;
defparam \CPU|pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \CPU|pc[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [13]));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \CPU|ADDR[13]~13 (
// Equation(s):
// \CPU|ADDR[13]~13_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [13]))) # (!\CPU|state.000~regout  & (\CPU|pc [13]))

	.dataa(vcc),
	.datab(\CPU|pc [13]),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|alu_result_save [13]),
	.cin(gnd),
	.combout(\CPU|ADDR[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[13]~13 .lut_mask = 16'hFC0C;
defparam \CPU|ADDR[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneii_lcell_comb \CPU|Add3~28 (
// Equation(s):
// \CPU|Add3~28_combout  = ((\CPU|instr [14] $ (\CPU|pc [14] $ (!\CPU|Add3~27 )))) # (GND)
// \CPU|Add3~29  = CARRY((\CPU|instr [14] & ((\CPU|pc [14]) # (!\CPU|Add3~27 ))) # (!\CPU|instr [14] & (\CPU|pc [14] & !\CPU|Add3~27 )))

	.dataa(\CPU|instr [14]),
	.datab(\CPU|pc [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~27 ),
	.combout(\CPU|Add3~28_combout ),
	.cout(\CPU|Add3~29 ));
// synopsys translate_off
defparam \CPU|Add3~28 .lut_mask = 16'h698E;
defparam \CPU|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \CPU|Add0~28 (
// Equation(s):
// \CPU|Add0~28_combout  = (\CPU|pc [14] & (\CPU|Add0~27  $ (GND))) # (!\CPU|pc [14] & (!\CPU|Add0~27  & VCC))
// \CPU|Add0~29  = CARRY((\CPU|pc [14] & !\CPU|Add0~27 ))

	.dataa(\CPU|pc [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~27 ),
	.combout(\CPU|Add0~28_combout ),
	.cout(\CPU|Add0~29 ));
// synopsys translate_off
defparam \CPU|Add0~28 .lut_mask = 16'hA50A;
defparam \CPU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \CPU|pc~32 (
// Equation(s):
// \CPU|pc~32_combout  = (\CPU|state.010~regout  & (((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ) # (\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (\CPU|Add0~28_combout  & ((!\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~28_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~32 .lut_mask = 16'hAAE4;
defparam \CPU|pc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneii_lcell_comb \CPU|pc~33 (
// Equation(s):
// \CPU|pc~33_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~32_combout  & (\CPU|Add3~28_combout )) # (!\CPU|pc~32_combout  & ((\CPU|instr [14]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~32_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|Add3~28_combout ),
	.datac(\CPU|instr [14]),
	.datad(\CPU|pc~32_combout ),
	.cin(gnd),
	.combout(\CPU|pc~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~33 .lut_mask = 16'hDDA0;
defparam \CPU|pc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N11
cycloneii_lcell_ff \CPU|pc[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [14]));

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \CPU|ADDR[14]~14 (
// Equation(s):
// \CPU|ADDR[14]~14_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [14]))) # (!\CPU|state.000~regout  & (\CPU|pc [14]))

	.dataa(\CPU|pc [14]),
	.datab(\CPU|alu_result_save [14]),
	.datac(vcc),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[14]~14 .lut_mask = 16'hCCAA;
defparam \CPU|ADDR[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \CPU|ShiftRight0~128 (
// Equation(s):
// \CPU|ShiftRight0~128_combout  = (\CPU|instr [8] & ((\CPU|instr [6] & ((\CPU|ShiftRight0~35_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftRight0~91_combout ))))

	.dataa(\CPU|ShiftRight0~91_combout ),
	.datab(\CPU|instr [6]),
	.datac(\CPU|ShiftRight0~35_combout ),
	.datad(\CPU|instr [8]),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~128 .lut_mask = 16'hE200;
defparam \CPU|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \CPU|ShiftRight0~146 (
// Equation(s):
// \CPU|ShiftRight0~146_combout  = (\CPU|reg_or_imm_save~regout  & (((\CPU|instr [15])))) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftRight0~129_combout ) # ((\CPU|ShiftRight0~128_combout ))))

	.dataa(\CPU|ShiftRight0~129_combout ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|ShiftRight0~128_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftRight0~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftRight0~146 .lut_mask = 16'hF3E2;
defparam \CPU|ShiftRight0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \CPU|alu_result~121 (
// Equation(s):
// \CPU|alu_result~121_combout  = (\CPU|alu_result~120_combout  & (((\CPU|ShiftRight0~137_combout )) # (!\CPU|alu_result_save[12]~25_combout ))) # (!\CPU|alu_result~120_combout  & (\CPU|alu_result_save[12]~25_combout  & ((\CPU|ShiftRight0~146_combout ))))

	.dataa(\CPU|alu_result~120_combout ),
	.datab(\CPU|alu_result_save[12]~25_combout ),
	.datac(\CPU|ShiftRight0~137_combout ),
	.datad(\CPU|ShiftRight0~146_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~121 .lut_mask = 16'hE6A2;
defparam \CPU|alu_result~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \CPU|alu_result~119 (
// Equation(s):
// \CPU|alu_result~119_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~119 .lut_mask = 16'hE020;
defparam \CPU|alu_result~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \CPU|alu_result~122 (
// Equation(s):
// \CPU|alu_result~122_combout  = (\CPU|alu_result_save[12]~23_combout  & (!\CPU|opsave [2])) # (!\CPU|alu_result_save[12]~23_combout  & ((\CPU|opsave [2] & (\CPU|alu_result~121_combout )) # (!\CPU|opsave [2] & ((\CPU|alu_result~119_combout )))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result~121_combout ),
	.datad(\CPU|alu_result~119_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~122 .lut_mask = 16'h7362;
defparam \CPU|alu_result~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \CPU|alu_result~123 (
// Equation(s):
// \CPU|alu_result~123_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~122_combout  & (\CPU|Equal12~16_combout )) # (!\CPU|alu_result~122_combout  & ((\CPU|Add1~67_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (\CPU|alu_result~122_combout ))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|alu_result~122_combout ),
	.datac(\CPU|Equal12~16_combout ),
	.datad(\CPU|Add1~67_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~123 .lut_mask = 16'hE6C4;
defparam \CPU|alu_result~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \CPU|alu_result~118 (
// Equation(s):
// \CPU|alu_result~118_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ) # (\CPU|alu_in_B[15]~17_combout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_in_B[15]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu_result~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~118 .lut_mask = 16'hC8C8;
defparam \CPU|alu_result~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \CPU|alu_result~124 (
// Equation(s):
// \CPU|alu_result~124_combout  = (!\CPU|alu_result_save[12]~27_combout  & ((\CPU|alu_result~118_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~123_combout ))))

	.dataa(\CPU|alu_result_save[12]~27_combout ),
	.datab(\CPU|opsave [0]),
	.datac(\CPU|alu_result~123_combout ),
	.datad(\CPU|alu_result~118_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~124 .lut_mask = 16'h5510;
defparam \CPU|alu_result~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N17
cycloneii_lcell_ff \CPU|alu_result_save[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~124_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [15]));

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \CPU|Add0~30 (
// Equation(s):
// \CPU|Add0~30_combout  = (\CPU|pc [15] & (!\CPU|Add0~29 )) # (!\CPU|pc [15] & ((\CPU|Add0~29 ) # (GND)))
// \CPU|Add0~31  = CARRY((!\CPU|Add0~29 ) # (!\CPU|pc [15]))

	.dataa(vcc),
	.datab(\CPU|pc [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~29 ),
	.combout(\CPU|Add0~30_combout ),
	.cout(\CPU|Add0~31 ));
// synopsys translate_off
defparam \CPU|Add0~30 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \CPU|pc~34 (
// Equation(s):
// \CPU|pc~34_combout  = (\CPU|state.010~regout  & (((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ) # (\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (\CPU|Add0~30_combout  & ((!\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~30_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~34 .lut_mask = 16'hAAE4;
defparam \CPU|pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \CPU|pc~35 (
// Equation(s):
// \CPU|pc~35_combout  = (\CPU|pc~34_combout  & ((\CPU|Add3~30_combout ) # ((!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~34_combout  & (((\CPU|instr [15] & \CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add3~30_combout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|pc~34_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~35 .lut_mask = 16'hACF0;
defparam \CPU|pc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \CPU|pc[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [15]));

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \CPU|ADDR[15]~15 (
// Equation(s):
// \CPU|ADDR[15]~15_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [15])) # (!\CPU|state.000~regout  & ((\CPU|pc [15])))

	.dataa(\CPU|alu_result_save [15]),
	.datab(\CPU|pc [15]),
	.datac(vcc),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[15]~15 .lut_mask = 16'hAACC;
defparam \CPU|ADDR[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneii_lcell_comb \CPU|Add3~32 (
// Equation(s):
// \CPU|Add3~32_combout  = ((\CPU|instr [15] $ (\CPU|pc [16] $ (!\CPU|Add3~31 )))) # (GND)
// \CPU|Add3~33  = CARRY((\CPU|instr [15] & ((\CPU|pc [16]) # (!\CPU|Add3~31 ))) # (!\CPU|instr [15] & (\CPU|pc [16] & !\CPU|Add3~31 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~31 ),
	.combout(\CPU|Add3~32_combout ),
	.cout(\CPU|Add3~33 ));
// synopsys translate_off
defparam \CPU|Add3~32 .lut_mask = 16'h698E;
defparam \CPU|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \CPU|Add0~32 (
// Equation(s):
// \CPU|Add0~32_combout  = (\CPU|pc [16] & (\CPU|Add0~31  $ (GND))) # (!\CPU|pc [16] & (!\CPU|Add0~31  & VCC))
// \CPU|Add0~33  = CARRY((\CPU|pc [16] & !\CPU|Add0~31 ))

	.dataa(\CPU|pc [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~31 ),
	.combout(\CPU|Add0~32_combout ),
	.cout(\CPU|Add0~33 ));
// synopsys translate_off
defparam \CPU|Add0~32 .lut_mask = 16'hA50A;
defparam \CPU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \CPU|pc~36 (
// Equation(s):
// \CPU|pc~36_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~32_combout )))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\CPU|Add0~32_combout ),
	.datad(\CPU|state.010~regout ),
	.cin(gnd),
	.combout(\CPU|pc~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~36 .lut_mask = 16'hEE50;
defparam \CPU|pc~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \CPU|pc~37 (
// Equation(s):
// \CPU|pc~37_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~36_combout  & ((\CPU|Add3~32_combout ))) # (!\CPU|pc~36_combout  & (\CPU|instr [16])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~36_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|instr [16]),
	.datac(\CPU|Add3~32_combout ),
	.datad(\CPU|pc~36_combout ),
	.cin(gnd),
	.combout(\CPU|pc~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~37 .lut_mask = 16'hF588;
defparam \CPU|pc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \CPU|pc[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [16]));

// Location: LCCOMB_X37_Y24_N2
cycloneii_lcell_comb \CPU|ADDR[16]~16 (
// Equation(s):
// \CPU|ADDR[16]~16_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [16])) # (!\CPU|state.000~regout  & ((\CPU|pc [16])))

	.dataa(vcc),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|alu_result_save [16]),
	.datad(\CPU|pc [16]),
	.cin(gnd),
	.combout(\CPU|ADDR[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[16]~16 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \CPU|Add0~34 (
// Equation(s):
// \CPU|Add0~34_combout  = (\CPU|pc [17] & (!\CPU|Add0~33 )) # (!\CPU|pc [17] & ((\CPU|Add0~33 ) # (GND)))
// \CPU|Add0~35  = CARRY((!\CPU|Add0~33 ) # (!\CPU|pc [17]))

	.dataa(\CPU|pc [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~33 ),
	.combout(\CPU|Add0~34_combout ),
	.cout(\CPU|Add0~35 ));
// synopsys translate_off
defparam \CPU|Add0~34 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \CPU|pc~38 (
// Equation(s):
// \CPU|pc~38_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((\CPU|Add0~34_combout  & !\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\CPU|Add0~34_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~38 .lut_mask = 16'hAAD8;
defparam \CPU|pc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \CPU|pc~39 (
// Equation(s):
// \CPU|pc~39_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~38_combout  & (\CPU|Add3~34_combout )) # (!\CPU|pc~38_combout  & ((\CPU|instr [17]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~38_combout ))))

	.dataa(\CPU|Add3~34_combout ),
	.datab(\CPU|instr [17]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|pc~38_combout ),
	.cin(gnd),
	.combout(\CPU|pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~39 .lut_mask = 16'hAFC0;
defparam \CPU|pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \CPU|pc[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [17]));

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \CPU|ADDR[17]~17 (
// Equation(s):
// \CPU|ADDR[17]~17_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [17])) # (!\CPU|state.000~regout  & ((\CPU|pc [17])))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [17]),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|pc [17]),
	.cin(gnd),
	.combout(\CPU|ADDR[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[17]~17 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneii_lcell_comb \CPU|Add3~36 (
// Equation(s):
// \CPU|Add3~36_combout  = ((\CPU|instr [15] $ (\CPU|pc [18] $ (!\CPU|Add3~35 )))) # (GND)
// \CPU|Add3~37  = CARRY((\CPU|instr [15] & ((\CPU|pc [18]) # (!\CPU|Add3~35 ))) # (!\CPU|instr [15] & (\CPU|pc [18] & !\CPU|Add3~35 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~35 ),
	.combout(\CPU|Add3~36_combout ),
	.cout(\CPU|Add3~37 ));
// synopsys translate_off
defparam \CPU|Add3~36 .lut_mask = 16'h698E;
defparam \CPU|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \CPU|pc~41 (
// Equation(s):
// \CPU|pc~41_combout  = (\CPU|pc~40_combout  & (((\CPU|Add3~36_combout ) # (!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~40_combout  & (\CPU|instr [18] & ((\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|pc~40_combout ),
	.datab(\CPU|instr [18]),
	.datac(\CPU|Add3~36_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~41 .lut_mask = 16'hE4AA;
defparam \CPU|pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \CPU|pc[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [18]));

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \CPU|ADDR[18]~18 (
// Equation(s):
// \CPU|ADDR[18]~18_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [18])) # (!\CPU|state.000~regout  & ((\CPU|pc [18])))

	.dataa(vcc),
	.datab(\CPU|alu_result_save [18]),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|pc [18]),
	.cin(gnd),
	.combout(\CPU|ADDR[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[18]~18 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneii_lcell_comb \CPU|Add3~38 (
// Equation(s):
// \CPU|Add3~38_combout  = (\CPU|instr [15] & ((\CPU|pc [19] & (\CPU|Add3~37  & VCC)) # (!\CPU|pc [19] & (!\CPU|Add3~37 )))) # (!\CPU|instr [15] & ((\CPU|pc [19] & (!\CPU|Add3~37 )) # (!\CPU|pc [19] & ((\CPU|Add3~37 ) # (GND)))))
// \CPU|Add3~39  = CARRY((\CPU|instr [15] & (!\CPU|pc [19] & !\CPU|Add3~37 )) # (!\CPU|instr [15] & ((!\CPU|Add3~37 ) # (!\CPU|pc [19]))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~37 ),
	.combout(\CPU|Add3~38_combout ),
	.cout(\CPU|Add3~39 ));
// synopsys translate_off
defparam \CPU|Add3~38 .lut_mask = 16'h9617;
defparam \CPU|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \CPU|Add0~38 (
// Equation(s):
// \CPU|Add0~38_combout  = (\CPU|pc [19] & (!\CPU|Add0~37 )) # (!\CPU|pc [19] & ((\CPU|Add0~37 ) # (GND)))
// \CPU|Add0~39  = CARRY((!\CPU|Add0~37 ) # (!\CPU|pc [19]))

	.dataa(vcc),
	.datab(\CPU|pc [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~37 ),
	.combout(\CPU|Add0~38_combout ),
	.cout(\CPU|Add0~39 ));
// synopsys translate_off
defparam \CPU|Add0~38 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \CPU|pc~42 (
// Equation(s):
// \CPU|pc~42_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((\CPU|Add0~38_combout  & !\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|Add0~38_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~42 .lut_mask = 16'hCCB8;
defparam \CPU|pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \CPU|pc~43 (
// Equation(s):
// \CPU|pc~43_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~42_combout  & ((\CPU|Add3~38_combout ))) # (!\CPU|pc~42_combout  & (\CPU|instr [19])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~42_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|instr [19]),
	.datac(\CPU|Add3~38_combout ),
	.datad(\CPU|pc~42_combout ),
	.cin(gnd),
	.combout(\CPU|pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~43 .lut_mask = 16'hF588;
defparam \CPU|pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \CPU|pc[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [19]));

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \CPU|ADDR[19]~19 (
// Equation(s):
// \CPU|ADDR[19]~19_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [19])) # (!\CPU|state.000~regout  & ((\CPU|pc [19])))

	.dataa(\CPU|state.000~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [19]),
	.datad(\CPU|pc [19]),
	.cin(gnd),
	.combout(\CPU|ADDR[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[19]~19 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \CPU|alu_result~153 (
// Equation(s):
// \CPU|alu_result~153_combout  = (\CPU|opsave [0] & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ) # (\CPU|alu_in_B[20]~12_combout )))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.datab(vcc),
	.datac(\CPU|opsave [0]),
	.datad(\CPU|alu_in_B[20]~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~153 .lut_mask = 16'hF0A0;
defparam \CPU|alu_result~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \CPU|Equal12~23 (
// Equation(s):
// \CPU|Equal12~23_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a20  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\CPU|reg_or_imm_save~regout ),
	.datac(\CPU|instr [15]),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\CPU|Equal12~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~23 .lut_mask = 16'h596A;
defparam \CPU|Equal12~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \CPU|ShiftLeft0~114 (
// Equation(s):
// \CPU|ShiftLeft0~114_combout  = (\CPU|instr [8] & (((\CPU|ShiftLeft0~99_combout )))) # (!\CPU|instr [8] & ((\CPU|ShiftLeft0~113_combout ) # ((\CPU|alu_in_B[15]~32_combout ))))

	.dataa(\CPU|ShiftLeft0~113_combout ),
	.datab(\CPU|alu_in_B[15]~32_combout ),
	.datac(\CPU|instr [8]),
	.datad(\CPU|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~114 .lut_mask = 16'hFE0E;
defparam \CPU|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \CPU|alu_result~155 (
// Equation(s):
// \CPU|alu_result~155_combout  = (\CPU|alu_result_save[21]~29_combout  & ((\CPU|ShiftLeft0~79_combout ) # ((\CPU|alu_result_save[21]~28_combout )))) # (!\CPU|alu_result_save[21]~29_combout  & (((!\CPU|alu_result_save[21]~28_combout  & 
// \CPU|ShiftLeft0~114_combout ))))

	.dataa(\CPU|alu_result_save[21]~29_combout ),
	.datab(\CPU|ShiftLeft0~79_combout ),
	.datac(\CPU|alu_result_save[21]~28_combout ),
	.datad(\CPU|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~155 .lut_mask = 16'hADA8;
defparam \CPU|alu_result~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \CPU|alu_result~156 (
// Equation(s):
// \CPU|alu_result~156_combout  = (\CPU|alu_result_save[21]~28_combout  & ((\CPU|alu_result~155_combout  & ((\CPU|ShiftRight0~115_combout ))) # (!\CPU|alu_result~155_combout  & (\CPU|ShiftLeft0~48_combout )))) # (!\CPU|alu_result_save[21]~28_combout  & 
// (((\CPU|alu_result~155_combout ))))

	.dataa(\CPU|alu_result_save[21]~28_combout ),
	.datab(\CPU|ShiftLeft0~48_combout ),
	.datac(\CPU|ShiftRight0~115_combout ),
	.datad(\CPU|alu_result~155_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~156 .lut_mask = 16'hF588;
defparam \CPU|alu_result~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \CPU|alu_result~157 (
// Equation(s):
// \CPU|alu_result~157_combout  = (\CPU|opsave [2] & (((!\CPU|alu_result_save[12]~23_combout  & \CPU|alu_result~156_combout )))) # (!\CPU|opsave [2] & ((\CPU|alu_result~154_combout ) # ((\CPU|alu_result_save[12]~23_combout ))))

	.dataa(\CPU|alu_result~154_combout ),
	.datab(\CPU|opsave [2]),
	.datac(\CPU|alu_result_save[12]~23_combout ),
	.datad(\CPU|alu_result~156_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~157 .lut_mask = 16'h3E32;
defparam \CPU|alu_result~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \CPU|alu_result~158 (
// Equation(s):
// \CPU|alu_result~158_combout  = (\CPU|alu_result_save[12]~23_combout  & ((\CPU|alu_result~157_combout  & (\CPU|Equal12~23_combout )) # (!\CPU|alu_result~157_combout  & ((\CPU|Add1~80_combout ))))) # (!\CPU|alu_result_save[12]~23_combout  & 
// (((\CPU|alu_result~157_combout ))))

	.dataa(\CPU|alu_result_save[12]~23_combout ),
	.datab(\CPU|Equal12~23_combout ),
	.datac(\CPU|alu_result~157_combout ),
	.datad(\CPU|Add1~80_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~158 .lut_mask = 16'hDAD0;
defparam \CPU|alu_result~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \CPU|alu_result~159 (
// Equation(s):
// \CPU|alu_result~159_combout  = (!\CPU|alu_result_save[21]~31_combout  & ((\CPU|alu_result~153_combout ) # ((!\CPU|opsave [0] & \CPU|alu_result~158_combout ))))

	.dataa(\CPU|opsave [0]),
	.datab(\CPU|alu_result_save[21]~31_combout ),
	.datac(\CPU|alu_result~153_combout ),
	.datad(\CPU|alu_result~158_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~159 .lut_mask = 16'h3130;
defparam \CPU|alu_result~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N17
cycloneii_lcell_ff \CPU|alu_result_save[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result~159_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [20]));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \CPU|pc~44 (
// Equation(s):
// \CPU|pc~44_combout  = (\CPU|state.010~regout  & (((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ) # (\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (\CPU|Add0~40_combout  & ((!\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add0~40_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~44 .lut_mask = 16'hCCE2;
defparam \CPU|pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \CPU|pc~45 (
// Equation(s):
// \CPU|pc~45_combout  = (\CPU|pc~44_combout  & ((\CPU|Add3~40_combout ) # ((!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~44_combout  & (((\CPU|instr [20] & \CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add3~40_combout ),
	.datab(\CPU|instr [20]),
	.datac(\CPU|pc~44_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~45 .lut_mask = 16'hACF0;
defparam \CPU|pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \CPU|pc[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [20]));

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \CPU|ADDR[20]~20 (
// Equation(s):
// \CPU|ADDR[20]~20_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [20])) # (!\CPU|state.000~regout  & ((\CPU|pc [20])))

	.dataa(\CPU|state.000~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [20]),
	.datad(\CPU|pc [20]),
	.cin(gnd),
	.combout(\CPU|ADDR[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[20]~20 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \CPU|Add0~42 (
// Equation(s):
// \CPU|Add0~42_combout  = (\CPU|pc [21] & (!\CPU|Add0~41 )) # (!\CPU|pc [21] & ((\CPU|Add0~41 ) # (GND)))
// \CPU|Add0~43  = CARRY((!\CPU|Add0~41 ) # (!\CPU|pc [21]))

	.dataa(vcc),
	.datab(\CPU|pc [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~41 ),
	.combout(\CPU|Add0~42_combout ),
	.cout(\CPU|Add0~43 ));
// synopsys translate_off
defparam \CPU|Add0~42 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \CPU|pc~46 (
// Equation(s):
// \CPU|pc~46_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((!\CPU|pc[21]~0_combout  & \CPU|Add0~42_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add0~42_combout ),
	.cin(gnd),
	.combout(\CPU|pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~46 .lut_mask = 16'hADA8;
defparam \CPU|pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \CPU|pc~47 (
// Equation(s):
// \CPU|pc~47_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~46_combout  & (\CPU|Add3~42_combout )) # (!\CPU|pc~46_combout  & ((\CPU|instr [21]))))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~46_combout ))))

	.dataa(\CPU|Add3~42_combout ),
	.datab(\CPU|instr [21]),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|pc~46_combout ),
	.cin(gnd),
	.combout(\CPU|pc~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~47 .lut_mask = 16'hAFC0;
defparam \CPU|pc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \CPU|pc[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [21]));

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \CPU|ADDR[21]~21 (
// Equation(s):
// \CPU|ADDR[21]~21_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [21]))) # (!\CPU|state.000~regout  & (\CPU|pc [21]))

	.dataa(vcc),
	.datab(\CPU|pc [21]),
	.datac(\CPU|alu_result_save [21]),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[21]~21 .lut_mask = 16'hF0CC;
defparam \CPU|ADDR[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneii_lcell_comb \CPU|Add3~44 (
// Equation(s):
// \CPU|Add3~44_combout  = ((\CPU|pc [22] $ (\CPU|instr [15] $ (!\CPU|Add3~43 )))) # (GND)
// \CPU|Add3~45  = CARRY((\CPU|pc [22] & ((\CPU|instr [15]) # (!\CPU|Add3~43 ))) # (!\CPU|pc [22] & (\CPU|instr [15] & !\CPU|Add3~43 )))

	.dataa(\CPU|pc [22]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~43 ),
	.combout(\CPU|Add3~44_combout ),
	.cout(\CPU|Add3~45 ));
// synopsys translate_off
defparam \CPU|Add3~44 .lut_mask = 16'h698E;
defparam \CPU|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \CPU|Add0~44 (
// Equation(s):
// \CPU|Add0~44_combout  = (\CPU|pc [22] & (\CPU|Add0~43  $ (GND))) # (!\CPU|pc [22] & (!\CPU|Add0~43  & VCC))
// \CPU|Add0~45  = CARRY((\CPU|pc [22] & !\CPU|Add0~43 ))

	.dataa(\CPU|pc [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~43 ),
	.combout(\CPU|Add0~44_combout ),
	.cout(\CPU|Add0~45 ));
// synopsys translate_off
defparam \CPU|Add0~44 .lut_mask = 16'hA50A;
defparam \CPU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \CPU|pc~48 (
// Equation(s):
// \CPU|pc~48_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((!\CPU|pc[21]~0_combout  & \CPU|Add0~44_combout ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add0~44_combout ),
	.cin(gnd),
	.combout(\CPU|pc~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~48 .lut_mask = 16'hADA8;
defparam \CPU|pc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneii_lcell_comb \CPU|pc~49 (
// Equation(s):
// \CPU|pc~49_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~48_combout  & ((\CPU|Add3~44_combout ))) # (!\CPU|pc~48_combout  & (\CPU|instr [22])))) # (!\CPU|pc[21]~0_combout  & (((\CPU|pc~48_combout ))))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|instr [22]),
	.datac(\CPU|Add3~44_combout ),
	.datad(\CPU|pc~48_combout ),
	.cin(gnd),
	.combout(\CPU|pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~49 .lut_mask = 16'hF588;
defparam \CPU|pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N25
cycloneii_lcell_ff \CPU|pc[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [22]));

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \CPU|ADDR[22]~22 (
// Equation(s):
// \CPU|ADDR[22]~22_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [22]))) # (!\CPU|state.000~regout  & (\CPU|pc [22]))

	.dataa(\CPU|state.000~regout ),
	.datab(\CPU|pc [22]),
	.datac(vcc),
	.datad(\CPU|alu_result_save [22]),
	.cin(gnd),
	.combout(\CPU|ADDR[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[22]~22 .lut_mask = 16'hEE44;
defparam \CPU|ADDR[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneii_lcell_comb \CPU|Add3~46 (
// Equation(s):
// \CPU|Add3~46_combout  = (\CPU|pc [23] & ((\CPU|instr [15] & (\CPU|Add3~45  & VCC)) # (!\CPU|instr [15] & (!\CPU|Add3~45 )))) # (!\CPU|pc [23] & ((\CPU|instr [15] & (!\CPU|Add3~45 )) # (!\CPU|instr [15] & ((\CPU|Add3~45 ) # (GND)))))
// \CPU|Add3~47  = CARRY((\CPU|pc [23] & (!\CPU|instr [15] & !\CPU|Add3~45 )) # (!\CPU|pc [23] & ((!\CPU|Add3~45 ) # (!\CPU|instr [15]))))

	.dataa(\CPU|pc [23]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~45 ),
	.combout(\CPU|Add3~46_combout ),
	.cout(\CPU|Add3~47 ));
// synopsys translate_off
defparam \CPU|Add3~46 .lut_mask = 16'h9617;
defparam \CPU|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \CPU|Add0~46 (
// Equation(s):
// \CPU|Add0~46_combout  = (\CPU|pc [23] & (!\CPU|Add0~45 )) # (!\CPU|pc [23] & ((\CPU|Add0~45 ) # (GND)))
// \CPU|Add0~47  = CARRY((!\CPU|Add0~45 ) # (!\CPU|pc [23]))

	.dataa(vcc),
	.datab(\CPU|pc [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~45 ),
	.combout(\CPU|Add0~46_combout ),
	.cout(\CPU|Add0~47 ));
// synopsys translate_off
defparam \CPU|Add0~46 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \CPU|pc~50 (
// Equation(s):
// \CPU|pc~50_combout  = (\CPU|pc[21]~0_combout  & (((\CPU|state.010~regout )))) # (!\CPU|pc[21]~0_combout  & ((\CPU|state.010~regout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 )) # (!\CPU|state.010~regout  & ((\CPU|Add0~46_combout )))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\CPU|Add0~46_combout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|state.010~regout ),
	.cin(gnd),
	.combout(\CPU|pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~50 .lut_mask = 16'hFA0C;
defparam \CPU|pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneii_lcell_comb \CPU|pc~51 (
// Equation(s):
// \CPU|pc~51_combout  = (\CPU|pc~50_combout  & (((\CPU|Add3~46_combout ) # (!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~50_combout  & (\CPU|instr [23] & ((\CPU|pc[21]~0_combout ))))

	.dataa(\CPU|instr [23]),
	.datab(\CPU|Add3~46_combout ),
	.datac(\CPU|pc~50_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~51 .lut_mask = 16'hCAF0;
defparam \CPU|pc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N19
cycloneii_lcell_ff \CPU|pc[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [23]));

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \CPU|ADDR[23]~23 (
// Equation(s):
// \CPU|ADDR[23]~23_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [23]))) # (!\CPU|state.000~regout  & (\CPU|pc [23]))

	.dataa(\CPU|pc [23]),
	.datab(vcc),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|alu_result_save [23]),
	.cin(gnd),
	.combout(\CPU|ADDR[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[23]~23 .lut_mask = 16'hFA0A;
defparam \CPU|ADDR[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneii_lcell_comb \CPU|Equal12~28 (
// Equation(s):
// \CPU|Equal12~28_combout  = \CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  $ (((\CPU|reg_or_imm_save~regout  & (\CPU|instr [15])) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|Equal12~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal12~28 .lut_mask = 16'h27D8;
defparam \CPU|Equal12~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneii_lcell_comb \CPU|alu_result~184 (
// Equation(s):
// \CPU|alu_result~184_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ))))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|alu_result~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~184 .lut_mask = 16'hCA00;
defparam \CPU|alu_result~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \CPU|ShiftLeft0~112 (
// Equation(s):
// \CPU|ShiftLeft0~112_combout  = (\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ))) # (!\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ))

	.dataa(vcc),
	.datab(\CPU|instr [7]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~112 .lut_mask = 16'hFC30;
defparam \CPU|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \CPU|ShiftLeft0~113 (
// Equation(s):
// \CPU|ShiftLeft0~113_combout  = (!\CPU|reg_or_imm_save~regout  & ((\CPU|instr [6] & ((\CPU|ShiftLeft0~109_combout ))) # (!\CPU|instr [6] & (\CPU|ShiftLeft0~112_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|ShiftLeft0~112_combout ),
	.datac(\CPU|instr [6]),
	.datad(\CPU|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~113 .lut_mask = 16'h5404;
defparam \CPU|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \CPU|ShiftLeft0~143 (
// Equation(s):
// \CPU|ShiftLeft0~143_combout  = (\CPU|ShiftLeft0~113_combout ) # ((\CPU|instr [15] & \CPU|reg_or_imm_save~regout ))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~143 .lut_mask = 16'hFFC0;
defparam \CPU|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \CPU|alu_result~181 (
// Equation(s):
// \CPU|alu_result~181_combout  = (\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout  & ((\CPU|ShiftLeft0~143_combout ))) # (!\CPU|alu_result_save[7]~16_combout  & (\CPU|ShiftLeft0~144_combout )))) # (!\CPU|alu_result~22_combout  & 
// (\CPU|alu_result_save[7]~16_combout ))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result_save[7]~16_combout ),
	.datac(\CPU|ShiftLeft0~144_combout ),
	.datad(\CPU|ShiftLeft0~143_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~181 .lut_mask = 16'hEC64;
defparam \CPU|alu_result~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \CPU|alu_result~182 (
// Equation(s):
// \CPU|alu_result~182_combout  = (\CPU|alu_result~22_combout  & (\CPU|alu_result~181_combout )) # (!\CPU|alu_result~22_combout  & ((\CPU|alu_result~181_combout  & ((\CPU|ShiftLeft0~64_combout ))) # (!\CPU|alu_result~181_combout  & 
// (\CPU|ShiftLeft0~100_combout ))))

	.dataa(\CPU|alu_result~22_combout ),
	.datab(\CPU|alu_result~181_combout ),
	.datac(\CPU|ShiftLeft0~100_combout ),
	.datad(\CPU|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~182 .lut_mask = 16'hDC98;
defparam \CPU|alu_result~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneii_lcell_comb \CPU|alu_result~183 (
// Equation(s):
// \CPU|alu_result~183_combout  = (\CPU|alu_result_save[7]~15_combout  & (((\CPU|alu_result_save[7]~17_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result_save[7]~17_combout  & (\CPU|ShiftRight0~148_combout )) # 
// (!\CPU|alu_result_save[7]~17_combout  & ((\CPU|alu_result~182_combout )))))

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|ShiftRight0~148_combout ),
	.datac(\CPU|alu_result_save[7]~17_combout ),
	.datad(\CPU|alu_result~182_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~183 .lut_mask = 16'hE5E0;
defparam \CPU|alu_result~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \CPU|alu_result~185 (
// Equation(s):
// \CPU|alu_result~185_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result~183_combout  & (\CPU|alu_result~184_combout )) # (!\CPU|alu_result~183_combout  & ((\CPU|Add1~88_combout ))))) # (!\CPU|alu_result_save[7]~15_combout  & 
// (((\CPU|alu_result~183_combout ))))

	.dataa(\CPU|alu_result_save[7]~15_combout ),
	.datab(\CPU|alu_result~184_combout ),
	.datac(\CPU|Add1~88_combout ),
	.datad(\CPU|alu_result~183_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~185 .lut_mask = 16'hDDA0;
defparam \CPU|alu_result~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneii_lcell_comb \CPU|alu_result_save[24]~4 (
// Equation(s):
// \CPU|alu_result_save[24]~4_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~28_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~185_combout )))

	.dataa(\CPU|alu_result_save[7]~18_combout ),
	.datab(\CPU|Equal12~28_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~185_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[24]~4 .lut_mask = 16'hDD88;
defparam \CPU|alu_result_save[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \CPU|alu_result~186 (
// Equation(s):
// \CPU|alu_result~186_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\CPU|instr [15]),
	.datac(\CPU|reg_or_imm_save~regout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|alu_result~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~186 .lut_mask = 16'hFFCA;
defparam \CPU|alu_result~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N17
cycloneii_lcell_ff \CPU|alu_result_save[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[24]~4_combout ),
	.sdata(\CPU|alu_result~186_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[27]~32_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [24]));

// Location: LCCOMB_X42_Y18_N10
cycloneii_lcell_comb \CPU|pc~52 (
// Equation(s):
// \CPU|pc~52_combout  = (\CPU|state.010~regout  & (((\CPU|pc[21]~0_combout ) # (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 )))) # (!\CPU|state.010~regout  & (\CPU|Add0~48_combout  & (!\CPU|pc[21]~0_combout )))

	.dataa(\CPU|Add0~48_combout ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\CPU|pc~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~52 .lut_mask = 16'hCEC2;
defparam \CPU|pc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneii_lcell_comb \CPU|pc~53 (
// Equation(s):
// \CPU|pc~53_combout  = (\CPU|pc~52_combout  & ((\CPU|Add3~48_combout ) # ((!\CPU|pc[21]~0_combout )))) # (!\CPU|pc~52_combout  & (((\CPU|instr [24] & \CPU|pc[21]~0_combout ))))

	.dataa(\CPU|Add3~48_combout ),
	.datab(\CPU|instr [24]),
	.datac(\CPU|pc~52_combout ),
	.datad(\CPU|pc[21]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~53 .lut_mask = 16'hACF0;
defparam \CPU|pc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N5
cycloneii_lcell_ff \CPU|pc[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [24]));

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \CPU|ADDR[24]~24 (
// Equation(s):
// \CPU|ADDR[24]~24_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [24])) # (!\CPU|state.000~regout  & ((\CPU|pc [24])))

	.dataa(\CPU|state.000~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [24]),
	.datad(\CPU|pc [24]),
	.cin(gnd),
	.combout(\CPU|ADDR[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[24]~24 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \CPU|Add0~50 (
// Equation(s):
// \CPU|Add0~50_combout  = (\CPU|pc [25] & (!\CPU|Add0~49 )) # (!\CPU|pc [25] & ((\CPU|Add0~49 ) # (GND)))
// \CPU|Add0~51  = CARRY((!\CPU|Add0~49 ) # (!\CPU|pc [25]))

	.dataa(\CPU|pc [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~49 ),
	.combout(\CPU|Add0~50_combout ),
	.cout(\CPU|Add0~51 ));
// synopsys translate_off
defparam \CPU|Add0~50 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \CPU|pc~54 (
// Equation(s):
// \CPU|pc~54_combout  = (\CPU|state.010~regout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ) # ((\CPU|pc[21]~0_combout )))) # (!\CPU|state.010~regout  & (((!\CPU|pc[21]~0_combout  & \CPU|Add0~50_combout ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\CPU|state.010~regout ),
	.datac(\CPU|pc[21]~0_combout ),
	.datad(\CPU|Add0~50_combout ),
	.cin(gnd),
	.combout(\CPU|pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~54 .lut_mask = 16'hCBC8;
defparam \CPU|pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneii_lcell_comb \CPU|Add3~50 (
// Equation(s):
// \CPU|Add3~50_combout  = (\CPU|instr [15] & ((\CPU|pc [25] & (\CPU|Add3~49  & VCC)) # (!\CPU|pc [25] & (!\CPU|Add3~49 )))) # (!\CPU|instr [15] & ((\CPU|pc [25] & (!\CPU|Add3~49 )) # (!\CPU|pc [25] & ((\CPU|Add3~49 ) # (GND)))))
// \CPU|Add3~51  = CARRY((\CPU|instr [15] & (!\CPU|pc [25] & !\CPU|Add3~49 )) # (!\CPU|instr [15] & ((!\CPU|Add3~49 ) # (!\CPU|pc [25]))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~49 ),
	.combout(\CPU|Add3~50_combout ),
	.cout(\CPU|Add3~51 ));
// synopsys translate_off
defparam \CPU|Add3~50 .lut_mask = 16'h9617;
defparam \CPU|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneii_lcell_comb \CPU|pc~55 (
// Equation(s):
// \CPU|pc~55_combout  = (\CPU|pc[21]~0_combout  & ((\CPU|pc~54_combout  & (\CPU|Add3~50_combout )) # (!\CPU|pc~54_combout  & ((\CPU|instr [25]))))) # (!\CPU|pc[21]~0_combout  & (\CPU|pc~54_combout ))

	.dataa(\CPU|pc[21]~0_combout ),
	.datab(\CPU|pc~54_combout ),
	.datac(\CPU|Add3~50_combout ),
	.datad(\CPU|instr [25]),
	.cin(gnd),
	.combout(\CPU|pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~55 .lut_mask = 16'hE6C4;
defparam \CPU|pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N21
cycloneii_lcell_ff \CPU|pc[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[21]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [25]));

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \CPU|ADDR[25]~25 (
// Equation(s):
// \CPU|ADDR[25]~25_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [25]))) # (!\CPU|state.000~regout  & (\CPU|pc [25]))

	.dataa(\CPU|pc [25]),
	.datab(\CPU|state.000~regout ),
	.datac(vcc),
	.datad(\CPU|alu_result_save [25]),
	.cin(gnd),
	.combout(\CPU|ADDR[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[25]~25 .lut_mask = 16'hEE22;
defparam \CPU|ADDR[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \CPU|Add0~52 (
// Equation(s):
// \CPU|Add0~52_combout  = (\CPU|pc [26] & (\CPU|Add0~51  $ (GND))) # (!\CPU|pc [26] & (!\CPU|Add0~51  & VCC))
// \CPU|Add0~53  = CARRY((\CPU|pc [26] & !\CPU|Add0~51 ))

	.dataa(vcc),
	.datab(\CPU|pc [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~51 ),
	.combout(\CPU|Add0~52_combout ),
	.cout(\CPU|Add0~53 ));
// synopsys translate_off
defparam \CPU|Add0~52 .lut_mask = 16'hC30C;
defparam \CPU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneii_lcell_comb \CPU|Add3~52 (
// Equation(s):
// \CPU|Add3~52_combout  = ((\CPU|instr [15] $ (\CPU|pc [26] $ (!\CPU|Add3~51 )))) # (GND)
// \CPU|Add3~53  = CARRY((\CPU|instr [15] & ((\CPU|pc [26]) # (!\CPU|Add3~51 ))) # (!\CPU|instr [15] & (\CPU|pc [26] & !\CPU|Add3~51 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~51 ),
	.combout(\CPU|Add3~52_combout ),
	.cout(\CPU|Add3~53 ));
// synopsys translate_off
defparam \CPU|Add3~52 .lut_mask = 16'h698E;
defparam \CPU|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \CPU|pc~56 (
// Equation(s):
// \CPU|pc~56_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & ((\CPU|Add3~52_combout ))) # (!\CPU|always0~0_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\CPU|always0~0_combout ),
	.datad(\CPU|Add3~52_combout ),
	.cin(gnd),
	.combout(\CPU|pc~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~56 .lut_mask = 16'hA808;
defparam \CPU|pc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \CPU|pc~57 (
// Equation(s):
// \CPU|pc~57_combout  = (\CPU|pc~56_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~52_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(vcc),
	.datac(\CPU|Add0~52_combout ),
	.datad(\CPU|pc~56_combout ),
	.cin(gnd),
	.combout(\CPU|pc~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~57 .lut_mask = 16'hFF50;
defparam \CPU|pc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \CPU|pc[26]~58 (
// Equation(s):
// \CPU|pc[26]~58_combout  = (!\CPU|state.010~regout  & \CPU|state.000~regout )

	.dataa(\CPU|state.010~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|pc[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[26]~58 .lut_mask = 16'h5500;
defparam \CPU|pc[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \CPU|pc[26]~59 (
// Equation(s):
// \CPU|pc[26]~59_combout  = (\RST~combout ) # ((!\CPU|pc[26]~58_combout  & ((\CPU|always0~0_combout ) # (!\CPU|pc[21]~4_combout ))))

	.dataa(\CPU|pc[21]~4_combout ),
	.datab(\CPU|pc[26]~58_combout ),
	.datac(\CPU|always0~0_combout ),
	.datad(\RST~combout ),
	.cin(gnd),
	.combout(\CPU|pc[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc[26]~59 .lut_mask = 16'hFF31;
defparam \CPU|pc[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N11
cycloneii_lcell_ff \CPU|pc[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [26]));

// Location: LCCOMB_X32_Y22_N14
cycloneii_lcell_comb \CPU|alu_result~196 (
// Equation(s):
// \CPU|alu_result~196_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26  & ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~196 .lut_mask = 16'hE040;
defparam \CPU|alu_result~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \CPU|ShiftLeft0~129 (
// Equation(s):
// \CPU|ShiftLeft0~129_combout  = (!\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\CPU|instr [7]),
	.datab(\CPU|instr [6]),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~129 .lut_mask = 16'h3120;
defparam \CPU|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \CPU|ShiftLeft0~128 (
// Equation(s):
// \CPU|ShiftLeft0~128_combout  = (\CPU|instr [6] & ((\CPU|instr [7] & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 )) # (!\CPU|instr [7] & ((\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\CPU|instr [6]),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\CPU|instr [7]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~128 .lut_mask = 16'h88A0;
defparam \CPU|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \CPU|ShiftLeft0~148 (
// Equation(s):
// \CPU|ShiftLeft0~148_combout  = (\CPU|reg_or_imm_save~regout  & (((\CPU|instr [15])))) # (!\CPU|reg_or_imm_save~regout  & ((\CPU|ShiftLeft0~129_combout ) # ((\CPU|ShiftLeft0~128_combout ))))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|ShiftLeft0~129_combout ),
	.datac(\CPU|ShiftLeft0~128_combout ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ShiftLeft0~148 .lut_mask = 16'hFE54;
defparam \CPU|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \CPU|alu_result~193 (
// Equation(s):
// \CPU|alu_result~193_combout  = (\CPU|alu_result~22_combout  & ((\CPU|alu_result_save[7]~16_combout  & (\CPU|ShiftLeft0~147_combout )) # (!\CPU|alu_result_save[7]~16_combout  & ((\CPU|ShiftLeft0~148_combout ))))) # (!\CPU|alu_result~22_combout  & 
// (((\CPU|alu_result_save[7]~16_combout ))))

	.dataa(\CPU|ShiftLeft0~147_combout ),
	.datab(\CPU|alu_result~22_combout ),
	.datac(\CPU|ShiftLeft0~148_combout ),
	.datad(\CPU|alu_result_save[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~193 .lut_mask = 16'hBBC0;
defparam \CPU|alu_result~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \CPU|alu_result~194 (
// Equation(s):
// \CPU|alu_result~194_combout  = (\CPU|alu_result~193_combout  & (((\CPU|alu_result~22_combout ) # (\CPU|ShiftLeft0~72_combout )))) # (!\CPU|alu_result~193_combout  & (\CPU|ShiftLeft0~107_combout  & (!\CPU|alu_result~22_combout )))

	.dataa(\CPU|ShiftLeft0~107_combout ),
	.datab(\CPU|alu_result~193_combout ),
	.datac(\CPU|alu_result~22_combout ),
	.datad(\CPU|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~194 .lut_mask = 16'hCEC2;
defparam \CPU|alu_result~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \CPU|alu_result~195 (
// Equation(s):
// \CPU|alu_result~195_combout  = (\CPU|alu_result_save[7]~17_combout  & ((\CPU|ShiftRight0~134_combout ) # ((\CPU|alu_result_save[7]~15_combout )))) # (!\CPU|alu_result_save[7]~17_combout  & (((!\CPU|alu_result_save[7]~15_combout  & 
// \CPU|alu_result~194_combout ))))

	.dataa(\CPU|alu_result_save[7]~17_combout ),
	.datab(\CPU|ShiftRight0~134_combout ),
	.datac(\CPU|alu_result_save[7]~15_combout ),
	.datad(\CPU|alu_result~194_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~195 .lut_mask = 16'hADA8;
defparam \CPU|alu_result~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \CPU|alu_result~197 (
// Equation(s):
// \CPU|alu_result~197_combout  = (\CPU|alu_result_save[7]~15_combout  & ((\CPU|alu_result~195_combout  & ((\CPU|alu_result~196_combout ))) # (!\CPU|alu_result~195_combout  & (\CPU|Add1~92_combout )))) # (!\CPU|alu_result_save[7]~15_combout  & 
// (((\CPU|alu_result~195_combout ))))

	.dataa(\CPU|Add1~92_combout ),
	.datab(\CPU|alu_result_save[7]~15_combout ),
	.datac(\CPU|alu_result~196_combout ),
	.datad(\CPU|alu_result~195_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~197 .lut_mask = 16'hF388;
defparam \CPU|alu_result~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \CPU|alu_result_save[26]~6 (
// Equation(s):
// \CPU|alu_result_save[26]~6_combout  = (\CPU|alu_result_save[7]~18_combout  & (\CPU|Equal12~30_combout )) # (!\CPU|alu_result_save[7]~18_combout  & ((\CPU|alu_result~197_combout )))

	.dataa(\CPU|Equal12~30_combout ),
	.datab(\CPU|alu_result_save[7]~18_combout ),
	.datac(vcc),
	.datad(\CPU|alu_result~197_combout ),
	.cin(gnd),
	.combout(\CPU|alu_result_save[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result_save[26]~6 .lut_mask = 16'hBB88;
defparam \CPU|alu_result_save[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \CPU|alu_result~198 (
// Equation(s):
// \CPU|alu_result~198_combout  = (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ) # ((\CPU|reg_or_imm_save~regout  & ((\CPU|instr [15]))) # (!\CPU|reg_or_imm_save~regout  & (\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\CPU|reg_or_imm_save~regout ),
	.datab(\CPU|REG|REG_rtl_1|auto_generated|ram_block1a26 ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\CPU|instr [15]),
	.cin(gnd),
	.combout(\CPU|alu_result~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_result~198 .lut_mask = 16'hFEF4;
defparam \CPU|alu_result~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N17
cycloneii_lcell_ff \CPU|alu_result_save[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|alu_result_save[26]~6_combout ),
	.sdata(\CPU|alu_result~198_combout ),
	.aclr(gnd),
	.sclr(\CPU|alu_result_save[27]~32_combout ),
	.sload(\CPU|opsave [0]),
	.ena(\CPU|state.010~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|alu_result_save [26]));

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \CPU|ADDR[26]~26 (
// Equation(s):
// \CPU|ADDR[26]~26_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [26]))) # (!\CPU|state.000~regout  & (\CPU|pc [26]))

	.dataa(\CPU|pc [26]),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|alu_result_save [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ADDR[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[26]~26 .lut_mask = 16'hE2E2;
defparam \CPU|ADDR[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \CPU|Add0~54 (
// Equation(s):
// \CPU|Add0~54_combout  = (\CPU|pc [27] & (!\CPU|Add0~53 )) # (!\CPU|pc [27] & ((\CPU|Add0~53 ) # (GND)))
// \CPU|Add0~55  = CARRY((!\CPU|Add0~53 ) # (!\CPU|pc [27]))

	.dataa(\CPU|pc [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~53 ),
	.combout(\CPU|Add0~54_combout ),
	.cout(\CPU|Add0~55 ));
// synopsys translate_off
defparam \CPU|Add0~54 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneii_lcell_comb \CPU|Add3~54 (
// Equation(s):
// \CPU|Add3~54_combout  = (\CPU|instr [15] & ((\CPU|pc [27] & (\CPU|Add3~53  & VCC)) # (!\CPU|pc [27] & (!\CPU|Add3~53 )))) # (!\CPU|instr [15] & ((\CPU|pc [27] & (!\CPU|Add3~53 )) # (!\CPU|pc [27] & ((\CPU|Add3~53 ) # (GND)))))
// \CPU|Add3~55  = CARRY((\CPU|instr [15] & (!\CPU|pc [27] & !\CPU|Add3~53 )) # (!\CPU|instr [15] & ((!\CPU|Add3~53 ) # (!\CPU|pc [27]))))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~53 ),
	.combout(\CPU|Add3~54_combout ),
	.cout(\CPU|Add3~55 ));
// synopsys translate_off
defparam \CPU|Add3~54 .lut_mask = 16'h9617;
defparam \CPU|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \CPU|pc~60 (
// Equation(s):
// \CPU|pc~60_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & (\CPU|Add3~54_combout )) # (!\CPU|always0~0_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 )))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add3~54_combout ),
	.datac(\CPU|always0~0_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\CPU|pc~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~60 .lut_mask = 16'h8A80;
defparam \CPU|pc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \CPU|pc~61 (
// Equation(s):
// \CPU|pc~61_combout  = (\CPU|pc~60_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~54_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~54_combout ),
	.datac(vcc),
	.datad(\CPU|pc~60_combout ),
	.cin(gnd),
	.combout(\CPU|pc~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~61 .lut_mask = 16'hFF44;
defparam \CPU|pc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N21
cycloneii_lcell_ff \CPU|pc[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [27]));

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \CPU|ADDR[27]~27 (
// Equation(s):
// \CPU|ADDR[27]~27_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [27]))) # (!\CPU|state.000~regout  & (\CPU|pc [27]))

	.dataa(vcc),
	.datab(\CPU|state.000~regout ),
	.datac(\CPU|pc [27]),
	.datad(\CPU|alu_result_save [27]),
	.cin(gnd),
	.combout(\CPU|ADDR[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[27]~27 .lut_mask = 16'hFC30;
defparam \CPU|ADDR[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \CPU|Add0~56 (
// Equation(s):
// \CPU|Add0~56_combout  = (\CPU|pc [28] & (\CPU|Add0~55  $ (GND))) # (!\CPU|pc [28] & (!\CPU|Add0~55  & VCC))
// \CPU|Add0~57  = CARRY((\CPU|pc [28] & !\CPU|Add0~55 ))

	.dataa(vcc),
	.datab(\CPU|pc [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~55 ),
	.combout(\CPU|Add0~56_combout ),
	.cout(\CPU|Add0~57 ));
// synopsys translate_off
defparam \CPU|Add0~56 .lut_mask = 16'hC30C;
defparam \CPU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneii_lcell_comb \CPU|Add3~56 (
// Equation(s):
// \CPU|Add3~56_combout  = ((\CPU|pc [28] $ (\CPU|instr [15] $ (!\CPU|Add3~55 )))) # (GND)
// \CPU|Add3~57  = CARRY((\CPU|pc [28] & ((\CPU|instr [15]) # (!\CPU|Add3~55 ))) # (!\CPU|pc [28] & (\CPU|instr [15] & !\CPU|Add3~55 )))

	.dataa(\CPU|pc [28]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~55 ),
	.combout(\CPU|Add3~56_combout ),
	.cout(\CPU|Add3~57 ));
// synopsys translate_off
defparam \CPU|Add3~56 .lut_mask = 16'h698E;
defparam \CPU|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \CPU|pc~62 (
// Equation(s):
// \CPU|pc~62_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & ((\CPU|Add3~56_combout ))) # (!\CPU|always0~0_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\CPU|Add3~56_combout ),
	.datac(\CPU|always0~0_combout ),
	.datad(\CPU|state.010~regout ),
	.cin(gnd),
	.combout(\CPU|pc~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~62 .lut_mask = 16'hCA00;
defparam \CPU|pc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \CPU|pc~63 (
// Equation(s):
// \CPU|pc~63_combout  = (\CPU|pc~62_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~56_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~56_combout ),
	.datac(\CPU|pc~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|pc~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~63 .lut_mask = 16'hF4F4;
defparam \CPU|pc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N23
cycloneii_lcell_ff \CPU|pc[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [28]));

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \CPU|ADDR[28]~28 (
// Equation(s):
// \CPU|ADDR[28]~28_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [28]))) # (!\CPU|state.000~regout  & (\CPU|pc [28]))

	.dataa(\CPU|pc [28]),
	.datab(vcc),
	.datac(\CPU|state.000~regout ),
	.datad(\CPU|alu_result_save [28]),
	.cin(gnd),
	.combout(\CPU|ADDR[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[28]~28 .lut_mask = 16'hFA0A;
defparam \CPU|ADDR[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \CPU|Add0~58 (
// Equation(s):
// \CPU|Add0~58_combout  = (\CPU|pc [29] & (!\CPU|Add0~57 )) # (!\CPU|pc [29] & ((\CPU|Add0~57 ) # (GND)))
// \CPU|Add0~59  = CARRY((!\CPU|Add0~57 ) # (!\CPU|pc [29]))

	.dataa(vcc),
	.datab(\CPU|pc [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~57 ),
	.combout(\CPU|Add0~58_combout ),
	.cout(\CPU|Add0~59 ));
// synopsys translate_off
defparam \CPU|Add0~58 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneii_lcell_comb \CPU|Add3~58 (
// Equation(s):
// \CPU|Add3~58_combout  = (\CPU|pc [29] & ((\CPU|instr [15] & (\CPU|Add3~57  & VCC)) # (!\CPU|instr [15] & (!\CPU|Add3~57 )))) # (!\CPU|pc [29] & ((\CPU|instr [15] & (!\CPU|Add3~57 )) # (!\CPU|instr [15] & ((\CPU|Add3~57 ) # (GND)))))
// \CPU|Add3~59  = CARRY((\CPU|pc [29] & (!\CPU|instr [15] & !\CPU|Add3~57 )) # (!\CPU|pc [29] & ((!\CPU|Add3~57 ) # (!\CPU|instr [15]))))

	.dataa(\CPU|pc [29]),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~57 ),
	.combout(\CPU|Add3~58_combout ),
	.cout(\CPU|Add3~59 ));
// synopsys translate_off
defparam \CPU|Add3~58 .lut_mask = 16'h9617;
defparam \CPU|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \CPU|pc~64 (
// Equation(s):
// \CPU|pc~64_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & (\CPU|Add3~58_combout )) # (!\CPU|always0~0_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 )))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|always0~0_combout ),
	.datac(\CPU|Add3~58_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\CPU|pc~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~64 .lut_mask = 16'hA280;
defparam \CPU|pc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \CPU|pc~65 (
// Equation(s):
// \CPU|pc~65_combout  = (\CPU|pc~64_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~58_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~58_combout ),
	.datac(vcc),
	.datad(\CPU|pc~64_combout ),
	.cin(gnd),
	.combout(\CPU|pc~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~65 .lut_mask = 16'hFF44;
defparam \CPU|pc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N9
cycloneii_lcell_ff \CPU|pc[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [29]));

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \CPU|ADDR[29]~29 (
// Equation(s):
// \CPU|ADDR[29]~29_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [29]))) # (!\CPU|state.000~regout  & (\CPU|pc [29]))

	.dataa(\CPU|pc [29]),
	.datab(\CPU|state.000~regout ),
	.datac(vcc),
	.datad(\CPU|alu_result_save [29]),
	.cin(gnd),
	.combout(\CPU|ADDR[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[29]~29 .lut_mask = 16'hEE22;
defparam \CPU|ADDR[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \CPU|Add0~60 (
// Equation(s):
// \CPU|Add0~60_combout  = (\CPU|pc [30] & (\CPU|Add0~59  $ (GND))) # (!\CPU|pc [30] & (!\CPU|Add0~59  & VCC))
// \CPU|Add0~61  = CARRY((\CPU|pc [30] & !\CPU|Add0~59 ))

	.dataa(\CPU|pc [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add0~59 ),
	.combout(\CPU|Add0~60_combout ),
	.cout(\CPU|Add0~61 ));
// synopsys translate_off
defparam \CPU|Add0~60 .lut_mask = 16'hA50A;
defparam \CPU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneii_lcell_comb \CPU|Add3~60 (
// Equation(s):
// \CPU|Add3~60_combout  = ((\CPU|instr [15] $ (\CPU|pc [30] $ (!\CPU|Add3~59 )))) # (GND)
// \CPU|Add3~61  = CARRY((\CPU|instr [15] & ((\CPU|pc [30]) # (!\CPU|Add3~59 ))) # (!\CPU|instr [15] & (\CPU|pc [30] & !\CPU|Add3~59 )))

	.dataa(\CPU|instr [15]),
	.datab(\CPU|pc [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CPU|Add3~59 ),
	.combout(\CPU|Add3~60_combout ),
	.cout(\CPU|Add3~61 ));
// synopsys translate_off
defparam \CPU|Add3~60 .lut_mask = 16'h698E;
defparam \CPU|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \CPU|pc~66 (
// Equation(s):
// \CPU|pc~66_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & ((\CPU|Add3~60_combout ))) # (!\CPU|always0~0_combout  & (\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|always0~0_combout ),
	.datac(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\CPU|Add3~60_combout ),
	.cin(gnd),
	.combout(\CPU|pc~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~66 .lut_mask = 16'hA820;
defparam \CPU|pc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \CPU|pc~67 (
// Equation(s):
// \CPU|pc~67_combout  = (\CPU|pc~66_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~60_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add0~60_combout ),
	.datac(vcc),
	.datad(\CPU|pc~66_combout ),
	.cin(gnd),
	.combout(\CPU|pc~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~67 .lut_mask = 16'hFF44;
defparam \CPU|pc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N27
cycloneii_lcell_ff \CPU|pc[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [30]));

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \CPU|ADDR[30]~30 (
// Equation(s):
// \CPU|ADDR[30]~30_combout  = (\CPU|state.000~regout  & ((\CPU|alu_result_save [30]))) # (!\CPU|state.000~regout  & (\CPU|pc [30]))

	.dataa(\CPU|pc [30]),
	.datab(\CPU|alu_result_save [30]),
	.datac(vcc),
	.datad(\CPU|state.000~regout ),
	.cin(gnd),
	.combout(\CPU|ADDR[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[30]~30 .lut_mask = 16'hCCAA;
defparam \CPU|ADDR[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \CPU|Add0~62 (
// Equation(s):
// \CPU|Add0~62_combout  = \CPU|Add0~61  $ (\CPU|pc [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CPU|pc [31]),
	.cin(\CPU|Add0~61 ),
	.combout(\CPU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~62 .lut_mask = 16'h0FF0;
defparam \CPU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneii_lcell_comb \CPU|Add3~62 (
// Equation(s):
// \CPU|Add3~62_combout  = \CPU|instr [15] $ (\CPU|Add3~61  $ (\CPU|pc [31]))

	.dataa(vcc),
	.datab(\CPU|instr [15]),
	.datac(vcc),
	.datad(\CPU|pc [31]),
	.cin(\CPU|Add3~61 ),
	.combout(\CPU|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add3~62 .lut_mask = 16'hC33C;
defparam \CPU|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneii_lcell_comb \CPU|pc~68 (
// Equation(s):
// \CPU|pc~68_combout  = (\CPU|state.010~regout  & ((\CPU|always0~0_combout  & (\CPU|Add3~62_combout )) # (!\CPU|always0~0_combout  & ((\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\CPU|state.010~regout ),
	.datab(\CPU|Add3~62_combout ),
	.datac(\CPU|always0~0_combout ),
	.datad(\CPU|REG|REG_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\CPU|pc~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~68 .lut_mask = 16'h8A80;
defparam \CPU|pc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \CPU|pc~69 (
// Equation(s):
// \CPU|pc~69_combout  = (\CPU|pc~68_combout ) # ((!\CPU|state.010~regout  & \CPU|Add0~62_combout ))

	.dataa(\CPU|state.010~regout ),
	.datab(vcc),
	.datac(\CPU|Add0~62_combout ),
	.datad(\CPU|pc~68_combout ),
	.cin(gnd),
	.combout(\CPU|pc~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~69 .lut_mask = 16'hFF50;
defparam \CPU|pc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N5
cycloneii_lcell_ff \CPU|pc[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\CPU|pc~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\CPU|pc[26]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CPU|pc [31]));

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \CPU|ADDR[31]~31 (
// Equation(s):
// \CPU|ADDR[31]~31_combout  = (\CPU|state.000~regout  & (\CPU|alu_result_save [31])) # (!\CPU|state.000~regout  & ((\CPU|pc [31])))

	.dataa(\CPU|state.000~regout ),
	.datab(vcc),
	.datac(\CPU|alu_result_save [31]),
	.datad(\CPU|pc [31]),
	.cin(gnd),
	.combout(\CPU|ADDR[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR[31]~31 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[0]~I (
	.datain(\CPU|Mem_Bus[0]~32_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[0]));
// synopsys translate_off
defparam \Mem_Out[0]~I .input_async_reset = "none";
defparam \Mem_Out[0]~I .input_power_up = "low";
defparam \Mem_Out[0]~I .input_register_mode = "none";
defparam \Mem_Out[0]~I .input_sync_reset = "none";
defparam \Mem_Out[0]~I .oe_async_reset = "none";
defparam \Mem_Out[0]~I .oe_power_up = "low";
defparam \Mem_Out[0]~I .oe_register_mode = "none";
defparam \Mem_Out[0]~I .oe_sync_reset = "none";
defparam \Mem_Out[0]~I .operation_mode = "output";
defparam \Mem_Out[0]~I .output_async_reset = "none";
defparam \Mem_Out[0]~I .output_power_up = "low";
defparam \Mem_Out[0]~I .output_register_mode = "none";
defparam \Mem_Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[1]~I (
	.datain(\CPU|Mem_Bus[1]~34_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[1]));
// synopsys translate_off
defparam \Mem_Out[1]~I .input_async_reset = "none";
defparam \Mem_Out[1]~I .input_power_up = "low";
defparam \Mem_Out[1]~I .input_register_mode = "none";
defparam \Mem_Out[1]~I .input_sync_reset = "none";
defparam \Mem_Out[1]~I .oe_async_reset = "none";
defparam \Mem_Out[1]~I .oe_power_up = "low";
defparam \Mem_Out[1]~I .oe_register_mode = "none";
defparam \Mem_Out[1]~I .oe_sync_reset = "none";
defparam \Mem_Out[1]~I .operation_mode = "output";
defparam \Mem_Out[1]~I .output_async_reset = "none";
defparam \Mem_Out[1]~I .output_power_up = "low";
defparam \Mem_Out[1]~I .output_register_mode = "none";
defparam \Mem_Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[2]~I (
	.datain(\CPU|Mem_Bus[2]~35_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[2]));
// synopsys translate_off
defparam \Mem_Out[2]~I .input_async_reset = "none";
defparam \Mem_Out[2]~I .input_power_up = "low";
defparam \Mem_Out[2]~I .input_register_mode = "none";
defparam \Mem_Out[2]~I .input_sync_reset = "none";
defparam \Mem_Out[2]~I .oe_async_reset = "none";
defparam \Mem_Out[2]~I .oe_power_up = "low";
defparam \Mem_Out[2]~I .oe_register_mode = "none";
defparam \Mem_Out[2]~I .oe_sync_reset = "none";
defparam \Mem_Out[2]~I .operation_mode = "output";
defparam \Mem_Out[2]~I .output_async_reset = "none";
defparam \Mem_Out[2]~I .output_power_up = "low";
defparam \Mem_Out[2]~I .output_register_mode = "none";
defparam \Mem_Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[3]~I (
	.datain(\CPU|Mem_Bus[3]~36_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[3]));
// synopsys translate_off
defparam \Mem_Out[3]~I .input_async_reset = "none";
defparam \Mem_Out[3]~I .input_power_up = "low";
defparam \Mem_Out[3]~I .input_register_mode = "none";
defparam \Mem_Out[3]~I .input_sync_reset = "none";
defparam \Mem_Out[3]~I .oe_async_reset = "none";
defparam \Mem_Out[3]~I .oe_power_up = "low";
defparam \Mem_Out[3]~I .oe_register_mode = "none";
defparam \Mem_Out[3]~I .oe_sync_reset = "none";
defparam \Mem_Out[3]~I .operation_mode = "output";
defparam \Mem_Out[3]~I .output_async_reset = "none";
defparam \Mem_Out[3]~I .output_power_up = "low";
defparam \Mem_Out[3]~I .output_register_mode = "none";
defparam \Mem_Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[4]~I (
	.datain(\CPU|Mem_Bus[4]~37_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[4]));
// synopsys translate_off
defparam \Mem_Out[4]~I .input_async_reset = "none";
defparam \Mem_Out[4]~I .input_power_up = "low";
defparam \Mem_Out[4]~I .input_register_mode = "none";
defparam \Mem_Out[4]~I .input_sync_reset = "none";
defparam \Mem_Out[4]~I .oe_async_reset = "none";
defparam \Mem_Out[4]~I .oe_power_up = "low";
defparam \Mem_Out[4]~I .oe_register_mode = "none";
defparam \Mem_Out[4]~I .oe_sync_reset = "none";
defparam \Mem_Out[4]~I .operation_mode = "output";
defparam \Mem_Out[4]~I .output_async_reset = "none";
defparam \Mem_Out[4]~I .output_power_up = "low";
defparam \Mem_Out[4]~I .output_register_mode = "none";
defparam \Mem_Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[5]~I (
	.datain(\CPU|Mem_Bus[5]~38_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[5]));
// synopsys translate_off
defparam \Mem_Out[5]~I .input_async_reset = "none";
defparam \Mem_Out[5]~I .input_power_up = "low";
defparam \Mem_Out[5]~I .input_register_mode = "none";
defparam \Mem_Out[5]~I .input_sync_reset = "none";
defparam \Mem_Out[5]~I .oe_async_reset = "none";
defparam \Mem_Out[5]~I .oe_power_up = "low";
defparam \Mem_Out[5]~I .oe_register_mode = "none";
defparam \Mem_Out[5]~I .oe_sync_reset = "none";
defparam \Mem_Out[5]~I .operation_mode = "output";
defparam \Mem_Out[5]~I .output_async_reset = "none";
defparam \Mem_Out[5]~I .output_power_up = "low";
defparam \Mem_Out[5]~I .output_register_mode = "none";
defparam \Mem_Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[6]~I (
	.datain(\CPU|Mem_Bus[6]~39_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[6]));
// synopsys translate_off
defparam \Mem_Out[6]~I .input_async_reset = "none";
defparam \Mem_Out[6]~I .input_power_up = "low";
defparam \Mem_Out[6]~I .input_register_mode = "none";
defparam \Mem_Out[6]~I .input_sync_reset = "none";
defparam \Mem_Out[6]~I .oe_async_reset = "none";
defparam \Mem_Out[6]~I .oe_power_up = "low";
defparam \Mem_Out[6]~I .oe_register_mode = "none";
defparam \Mem_Out[6]~I .oe_sync_reset = "none";
defparam \Mem_Out[6]~I .operation_mode = "output";
defparam \Mem_Out[6]~I .output_async_reset = "none";
defparam \Mem_Out[6]~I .output_power_up = "low";
defparam \Mem_Out[6]~I .output_register_mode = "none";
defparam \Mem_Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[7]~I (
	.datain(\CPU|Mem_Bus[7]~40_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[7]));
// synopsys translate_off
defparam \Mem_Out[7]~I .input_async_reset = "none";
defparam \Mem_Out[7]~I .input_power_up = "low";
defparam \Mem_Out[7]~I .input_register_mode = "none";
defparam \Mem_Out[7]~I .input_sync_reset = "none";
defparam \Mem_Out[7]~I .oe_async_reset = "none";
defparam \Mem_Out[7]~I .oe_power_up = "low";
defparam \Mem_Out[7]~I .oe_register_mode = "none";
defparam \Mem_Out[7]~I .oe_sync_reset = "none";
defparam \Mem_Out[7]~I .operation_mode = "output";
defparam \Mem_Out[7]~I .output_async_reset = "none";
defparam \Mem_Out[7]~I .output_power_up = "low";
defparam \Mem_Out[7]~I .output_register_mode = "none";
defparam \Mem_Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[8]~I (
	.datain(\CPU|Mem_Bus[8]~41_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[8]));
// synopsys translate_off
defparam \Mem_Out[8]~I .input_async_reset = "none";
defparam \Mem_Out[8]~I .input_power_up = "low";
defparam \Mem_Out[8]~I .input_register_mode = "none";
defparam \Mem_Out[8]~I .input_sync_reset = "none";
defparam \Mem_Out[8]~I .oe_async_reset = "none";
defparam \Mem_Out[8]~I .oe_power_up = "low";
defparam \Mem_Out[8]~I .oe_register_mode = "none";
defparam \Mem_Out[8]~I .oe_sync_reset = "none";
defparam \Mem_Out[8]~I .operation_mode = "output";
defparam \Mem_Out[8]~I .output_async_reset = "none";
defparam \Mem_Out[8]~I .output_power_up = "low";
defparam \Mem_Out[8]~I .output_register_mode = "none";
defparam \Mem_Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[9]~I (
	.datain(\CPU|Mem_Bus[9]~42_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[9]));
// synopsys translate_off
defparam \Mem_Out[9]~I .input_async_reset = "none";
defparam \Mem_Out[9]~I .input_power_up = "low";
defparam \Mem_Out[9]~I .input_register_mode = "none";
defparam \Mem_Out[9]~I .input_sync_reset = "none";
defparam \Mem_Out[9]~I .oe_async_reset = "none";
defparam \Mem_Out[9]~I .oe_power_up = "low";
defparam \Mem_Out[9]~I .oe_register_mode = "none";
defparam \Mem_Out[9]~I .oe_sync_reset = "none";
defparam \Mem_Out[9]~I .operation_mode = "output";
defparam \Mem_Out[9]~I .output_async_reset = "none";
defparam \Mem_Out[9]~I .output_power_up = "low";
defparam \Mem_Out[9]~I .output_register_mode = "none";
defparam \Mem_Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[10]~I (
	.datain(\CPU|Mem_Bus[10]~43_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[10]));
// synopsys translate_off
defparam \Mem_Out[10]~I .input_async_reset = "none";
defparam \Mem_Out[10]~I .input_power_up = "low";
defparam \Mem_Out[10]~I .input_register_mode = "none";
defparam \Mem_Out[10]~I .input_sync_reset = "none";
defparam \Mem_Out[10]~I .oe_async_reset = "none";
defparam \Mem_Out[10]~I .oe_power_up = "low";
defparam \Mem_Out[10]~I .oe_register_mode = "none";
defparam \Mem_Out[10]~I .oe_sync_reset = "none";
defparam \Mem_Out[10]~I .operation_mode = "output";
defparam \Mem_Out[10]~I .output_async_reset = "none";
defparam \Mem_Out[10]~I .output_power_up = "low";
defparam \Mem_Out[10]~I .output_register_mode = "none";
defparam \Mem_Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[11]~I (
	.datain(\CPU|Mem_Bus[11]~44_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[11]));
// synopsys translate_off
defparam \Mem_Out[11]~I .input_async_reset = "none";
defparam \Mem_Out[11]~I .input_power_up = "low";
defparam \Mem_Out[11]~I .input_register_mode = "none";
defparam \Mem_Out[11]~I .input_sync_reset = "none";
defparam \Mem_Out[11]~I .oe_async_reset = "none";
defparam \Mem_Out[11]~I .oe_power_up = "low";
defparam \Mem_Out[11]~I .oe_register_mode = "none";
defparam \Mem_Out[11]~I .oe_sync_reset = "none";
defparam \Mem_Out[11]~I .operation_mode = "output";
defparam \Mem_Out[11]~I .output_async_reset = "none";
defparam \Mem_Out[11]~I .output_power_up = "low";
defparam \Mem_Out[11]~I .output_register_mode = "none";
defparam \Mem_Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[12]~I (
	.datain(\CPU|Mem_Bus[12]~45_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[12]));
// synopsys translate_off
defparam \Mem_Out[12]~I .input_async_reset = "none";
defparam \Mem_Out[12]~I .input_power_up = "low";
defparam \Mem_Out[12]~I .input_register_mode = "none";
defparam \Mem_Out[12]~I .input_sync_reset = "none";
defparam \Mem_Out[12]~I .oe_async_reset = "none";
defparam \Mem_Out[12]~I .oe_power_up = "low";
defparam \Mem_Out[12]~I .oe_register_mode = "none";
defparam \Mem_Out[12]~I .oe_sync_reset = "none";
defparam \Mem_Out[12]~I .operation_mode = "output";
defparam \Mem_Out[12]~I .output_async_reset = "none";
defparam \Mem_Out[12]~I .output_power_up = "low";
defparam \Mem_Out[12]~I .output_register_mode = "none";
defparam \Mem_Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[13]~I (
	.datain(\CPU|Mem_Bus[13]~46_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[13]));
// synopsys translate_off
defparam \Mem_Out[13]~I .input_async_reset = "none";
defparam \Mem_Out[13]~I .input_power_up = "low";
defparam \Mem_Out[13]~I .input_register_mode = "none";
defparam \Mem_Out[13]~I .input_sync_reset = "none";
defparam \Mem_Out[13]~I .oe_async_reset = "none";
defparam \Mem_Out[13]~I .oe_power_up = "low";
defparam \Mem_Out[13]~I .oe_register_mode = "none";
defparam \Mem_Out[13]~I .oe_sync_reset = "none";
defparam \Mem_Out[13]~I .operation_mode = "output";
defparam \Mem_Out[13]~I .output_async_reset = "none";
defparam \Mem_Out[13]~I .output_power_up = "low";
defparam \Mem_Out[13]~I .output_register_mode = "none";
defparam \Mem_Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[14]~I (
	.datain(\CPU|Mem_Bus[14]~47_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[14]));
// synopsys translate_off
defparam \Mem_Out[14]~I .input_async_reset = "none";
defparam \Mem_Out[14]~I .input_power_up = "low";
defparam \Mem_Out[14]~I .input_register_mode = "none";
defparam \Mem_Out[14]~I .input_sync_reset = "none";
defparam \Mem_Out[14]~I .oe_async_reset = "none";
defparam \Mem_Out[14]~I .oe_power_up = "low";
defparam \Mem_Out[14]~I .oe_register_mode = "none";
defparam \Mem_Out[14]~I .oe_sync_reset = "none";
defparam \Mem_Out[14]~I .operation_mode = "output";
defparam \Mem_Out[14]~I .output_async_reset = "none";
defparam \Mem_Out[14]~I .output_power_up = "low";
defparam \Mem_Out[14]~I .output_register_mode = "none";
defparam \Mem_Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[15]~I (
	.datain(\CPU|Mem_Bus[15]~48_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[15]));
// synopsys translate_off
defparam \Mem_Out[15]~I .input_async_reset = "none";
defparam \Mem_Out[15]~I .input_power_up = "low";
defparam \Mem_Out[15]~I .input_register_mode = "none";
defparam \Mem_Out[15]~I .input_sync_reset = "none";
defparam \Mem_Out[15]~I .oe_async_reset = "none";
defparam \Mem_Out[15]~I .oe_power_up = "low";
defparam \Mem_Out[15]~I .oe_register_mode = "none";
defparam \Mem_Out[15]~I .oe_sync_reset = "none";
defparam \Mem_Out[15]~I .operation_mode = "output";
defparam \Mem_Out[15]~I .output_async_reset = "none";
defparam \Mem_Out[15]~I .output_power_up = "low";
defparam \Mem_Out[15]~I .output_register_mode = "none";
defparam \Mem_Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[16]~I (
	.datain(\CPU|Mem_Bus[16]~49_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[16]));
// synopsys translate_off
defparam \Mem_Out[16]~I .input_async_reset = "none";
defparam \Mem_Out[16]~I .input_power_up = "low";
defparam \Mem_Out[16]~I .input_register_mode = "none";
defparam \Mem_Out[16]~I .input_sync_reset = "none";
defparam \Mem_Out[16]~I .oe_async_reset = "none";
defparam \Mem_Out[16]~I .oe_power_up = "low";
defparam \Mem_Out[16]~I .oe_register_mode = "none";
defparam \Mem_Out[16]~I .oe_sync_reset = "none";
defparam \Mem_Out[16]~I .operation_mode = "output";
defparam \Mem_Out[16]~I .output_async_reset = "none";
defparam \Mem_Out[16]~I .output_power_up = "low";
defparam \Mem_Out[16]~I .output_register_mode = "none";
defparam \Mem_Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[17]~I (
	.datain(\CPU|Mem_Bus[17]~50_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[17]));
// synopsys translate_off
defparam \Mem_Out[17]~I .input_async_reset = "none";
defparam \Mem_Out[17]~I .input_power_up = "low";
defparam \Mem_Out[17]~I .input_register_mode = "none";
defparam \Mem_Out[17]~I .input_sync_reset = "none";
defparam \Mem_Out[17]~I .oe_async_reset = "none";
defparam \Mem_Out[17]~I .oe_power_up = "low";
defparam \Mem_Out[17]~I .oe_register_mode = "none";
defparam \Mem_Out[17]~I .oe_sync_reset = "none";
defparam \Mem_Out[17]~I .operation_mode = "output";
defparam \Mem_Out[17]~I .output_async_reset = "none";
defparam \Mem_Out[17]~I .output_power_up = "low";
defparam \Mem_Out[17]~I .output_register_mode = "none";
defparam \Mem_Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[18]~I (
	.datain(\CPU|Mem_Bus[18]~51_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[18]));
// synopsys translate_off
defparam \Mem_Out[18]~I .input_async_reset = "none";
defparam \Mem_Out[18]~I .input_power_up = "low";
defparam \Mem_Out[18]~I .input_register_mode = "none";
defparam \Mem_Out[18]~I .input_sync_reset = "none";
defparam \Mem_Out[18]~I .oe_async_reset = "none";
defparam \Mem_Out[18]~I .oe_power_up = "low";
defparam \Mem_Out[18]~I .oe_register_mode = "none";
defparam \Mem_Out[18]~I .oe_sync_reset = "none";
defparam \Mem_Out[18]~I .operation_mode = "output";
defparam \Mem_Out[18]~I .output_async_reset = "none";
defparam \Mem_Out[18]~I .output_power_up = "low";
defparam \Mem_Out[18]~I .output_register_mode = "none";
defparam \Mem_Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[19]~I (
	.datain(\CPU|Mem_Bus[19]~52_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[19]));
// synopsys translate_off
defparam \Mem_Out[19]~I .input_async_reset = "none";
defparam \Mem_Out[19]~I .input_power_up = "low";
defparam \Mem_Out[19]~I .input_register_mode = "none";
defparam \Mem_Out[19]~I .input_sync_reset = "none";
defparam \Mem_Out[19]~I .oe_async_reset = "none";
defparam \Mem_Out[19]~I .oe_power_up = "low";
defparam \Mem_Out[19]~I .oe_register_mode = "none";
defparam \Mem_Out[19]~I .oe_sync_reset = "none";
defparam \Mem_Out[19]~I .operation_mode = "output";
defparam \Mem_Out[19]~I .output_async_reset = "none";
defparam \Mem_Out[19]~I .output_power_up = "low";
defparam \Mem_Out[19]~I .output_register_mode = "none";
defparam \Mem_Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[20]~I (
	.datain(\CPU|Mem_Bus[20]~53_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[20]));
// synopsys translate_off
defparam \Mem_Out[20]~I .input_async_reset = "none";
defparam \Mem_Out[20]~I .input_power_up = "low";
defparam \Mem_Out[20]~I .input_register_mode = "none";
defparam \Mem_Out[20]~I .input_sync_reset = "none";
defparam \Mem_Out[20]~I .oe_async_reset = "none";
defparam \Mem_Out[20]~I .oe_power_up = "low";
defparam \Mem_Out[20]~I .oe_register_mode = "none";
defparam \Mem_Out[20]~I .oe_sync_reset = "none";
defparam \Mem_Out[20]~I .operation_mode = "output";
defparam \Mem_Out[20]~I .output_async_reset = "none";
defparam \Mem_Out[20]~I .output_power_up = "low";
defparam \Mem_Out[20]~I .output_register_mode = "none";
defparam \Mem_Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[21]~I (
	.datain(\CPU|Mem_Bus[21]~54_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[21]));
// synopsys translate_off
defparam \Mem_Out[21]~I .input_async_reset = "none";
defparam \Mem_Out[21]~I .input_power_up = "low";
defparam \Mem_Out[21]~I .input_register_mode = "none";
defparam \Mem_Out[21]~I .input_sync_reset = "none";
defparam \Mem_Out[21]~I .oe_async_reset = "none";
defparam \Mem_Out[21]~I .oe_power_up = "low";
defparam \Mem_Out[21]~I .oe_register_mode = "none";
defparam \Mem_Out[21]~I .oe_sync_reset = "none";
defparam \Mem_Out[21]~I .operation_mode = "output";
defparam \Mem_Out[21]~I .output_async_reset = "none";
defparam \Mem_Out[21]~I .output_power_up = "low";
defparam \Mem_Out[21]~I .output_register_mode = "none";
defparam \Mem_Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[22]~I (
	.datain(\CPU|Mem_Bus[22]~55_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[22]));
// synopsys translate_off
defparam \Mem_Out[22]~I .input_async_reset = "none";
defparam \Mem_Out[22]~I .input_power_up = "low";
defparam \Mem_Out[22]~I .input_register_mode = "none";
defparam \Mem_Out[22]~I .input_sync_reset = "none";
defparam \Mem_Out[22]~I .oe_async_reset = "none";
defparam \Mem_Out[22]~I .oe_power_up = "low";
defparam \Mem_Out[22]~I .oe_register_mode = "none";
defparam \Mem_Out[22]~I .oe_sync_reset = "none";
defparam \Mem_Out[22]~I .operation_mode = "output";
defparam \Mem_Out[22]~I .output_async_reset = "none";
defparam \Mem_Out[22]~I .output_power_up = "low";
defparam \Mem_Out[22]~I .output_register_mode = "none";
defparam \Mem_Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[23]~I (
	.datain(\CPU|Mem_Bus[23]~56_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[23]));
// synopsys translate_off
defparam \Mem_Out[23]~I .input_async_reset = "none";
defparam \Mem_Out[23]~I .input_power_up = "low";
defparam \Mem_Out[23]~I .input_register_mode = "none";
defparam \Mem_Out[23]~I .input_sync_reset = "none";
defparam \Mem_Out[23]~I .oe_async_reset = "none";
defparam \Mem_Out[23]~I .oe_power_up = "low";
defparam \Mem_Out[23]~I .oe_register_mode = "none";
defparam \Mem_Out[23]~I .oe_sync_reset = "none";
defparam \Mem_Out[23]~I .operation_mode = "output";
defparam \Mem_Out[23]~I .output_async_reset = "none";
defparam \Mem_Out[23]~I .output_power_up = "low";
defparam \Mem_Out[23]~I .output_register_mode = "none";
defparam \Mem_Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[24]~I (
	.datain(\CPU|Mem_Bus[24]~57_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[24]));
// synopsys translate_off
defparam \Mem_Out[24]~I .input_async_reset = "none";
defparam \Mem_Out[24]~I .input_power_up = "low";
defparam \Mem_Out[24]~I .input_register_mode = "none";
defparam \Mem_Out[24]~I .input_sync_reset = "none";
defparam \Mem_Out[24]~I .oe_async_reset = "none";
defparam \Mem_Out[24]~I .oe_power_up = "low";
defparam \Mem_Out[24]~I .oe_register_mode = "none";
defparam \Mem_Out[24]~I .oe_sync_reset = "none";
defparam \Mem_Out[24]~I .operation_mode = "output";
defparam \Mem_Out[24]~I .output_async_reset = "none";
defparam \Mem_Out[24]~I .output_power_up = "low";
defparam \Mem_Out[24]~I .output_register_mode = "none";
defparam \Mem_Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[25]~I (
	.datain(\CPU|Mem_Bus[25]~58_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[25]));
// synopsys translate_off
defparam \Mem_Out[25]~I .input_async_reset = "none";
defparam \Mem_Out[25]~I .input_power_up = "low";
defparam \Mem_Out[25]~I .input_register_mode = "none";
defparam \Mem_Out[25]~I .input_sync_reset = "none";
defparam \Mem_Out[25]~I .oe_async_reset = "none";
defparam \Mem_Out[25]~I .oe_power_up = "low";
defparam \Mem_Out[25]~I .oe_register_mode = "none";
defparam \Mem_Out[25]~I .oe_sync_reset = "none";
defparam \Mem_Out[25]~I .operation_mode = "output";
defparam \Mem_Out[25]~I .output_async_reset = "none";
defparam \Mem_Out[25]~I .output_power_up = "low";
defparam \Mem_Out[25]~I .output_register_mode = "none";
defparam \Mem_Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[26]~I (
	.datain(\CPU|Mem_Bus[26]~59_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[26]));
// synopsys translate_off
defparam \Mem_Out[26]~I .input_async_reset = "none";
defparam \Mem_Out[26]~I .input_power_up = "low";
defparam \Mem_Out[26]~I .input_register_mode = "none";
defparam \Mem_Out[26]~I .input_sync_reset = "none";
defparam \Mem_Out[26]~I .oe_async_reset = "none";
defparam \Mem_Out[26]~I .oe_power_up = "low";
defparam \Mem_Out[26]~I .oe_register_mode = "none";
defparam \Mem_Out[26]~I .oe_sync_reset = "none";
defparam \Mem_Out[26]~I .operation_mode = "output";
defparam \Mem_Out[26]~I .output_async_reset = "none";
defparam \Mem_Out[26]~I .output_power_up = "low";
defparam \Mem_Out[26]~I .output_register_mode = "none";
defparam \Mem_Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[27]~I (
	.datain(\CPU|Mem_Bus[27]~60_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[27]));
// synopsys translate_off
defparam \Mem_Out[27]~I .input_async_reset = "none";
defparam \Mem_Out[27]~I .input_power_up = "low";
defparam \Mem_Out[27]~I .input_register_mode = "none";
defparam \Mem_Out[27]~I .input_sync_reset = "none";
defparam \Mem_Out[27]~I .oe_async_reset = "none";
defparam \Mem_Out[27]~I .oe_power_up = "low";
defparam \Mem_Out[27]~I .oe_register_mode = "none";
defparam \Mem_Out[27]~I .oe_sync_reset = "none";
defparam \Mem_Out[27]~I .operation_mode = "output";
defparam \Mem_Out[27]~I .output_async_reset = "none";
defparam \Mem_Out[27]~I .output_power_up = "low";
defparam \Mem_Out[27]~I .output_register_mode = "none";
defparam \Mem_Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[28]~I (
	.datain(\CPU|Mem_Bus[28]~61_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[28]));
// synopsys translate_off
defparam \Mem_Out[28]~I .input_async_reset = "none";
defparam \Mem_Out[28]~I .input_power_up = "low";
defparam \Mem_Out[28]~I .input_register_mode = "none";
defparam \Mem_Out[28]~I .input_sync_reset = "none";
defparam \Mem_Out[28]~I .oe_async_reset = "none";
defparam \Mem_Out[28]~I .oe_power_up = "low";
defparam \Mem_Out[28]~I .oe_register_mode = "none";
defparam \Mem_Out[28]~I .oe_sync_reset = "none";
defparam \Mem_Out[28]~I .operation_mode = "output";
defparam \Mem_Out[28]~I .output_async_reset = "none";
defparam \Mem_Out[28]~I .output_power_up = "low";
defparam \Mem_Out[28]~I .output_register_mode = "none";
defparam \Mem_Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[29]~I (
	.datain(\CPU|Mem_Bus[29]~62_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[29]));
// synopsys translate_off
defparam \Mem_Out[29]~I .input_async_reset = "none";
defparam \Mem_Out[29]~I .input_power_up = "low";
defparam \Mem_Out[29]~I .input_register_mode = "none";
defparam \Mem_Out[29]~I .input_sync_reset = "none";
defparam \Mem_Out[29]~I .oe_async_reset = "none";
defparam \Mem_Out[29]~I .oe_power_up = "low";
defparam \Mem_Out[29]~I .oe_register_mode = "none";
defparam \Mem_Out[29]~I .oe_sync_reset = "none";
defparam \Mem_Out[29]~I .operation_mode = "output";
defparam \Mem_Out[29]~I .output_async_reset = "none";
defparam \Mem_Out[29]~I .output_power_up = "low";
defparam \Mem_Out[29]~I .output_register_mode = "none";
defparam \Mem_Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[30]~I (
	.datain(\CPU|Mem_Bus[30]~63_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[30]));
// synopsys translate_off
defparam \Mem_Out[30]~I .input_async_reset = "none";
defparam \Mem_Out[30]~I .input_power_up = "low";
defparam \Mem_Out[30]~I .input_register_mode = "none";
defparam \Mem_Out[30]~I .input_sync_reset = "none";
defparam \Mem_Out[30]~I .oe_async_reset = "none";
defparam \Mem_Out[30]~I .oe_power_up = "low";
defparam \Mem_Out[30]~I .oe_register_mode = "none";
defparam \Mem_Out[30]~I .oe_sync_reset = "none";
defparam \Mem_Out[30]~I .operation_mode = "output";
defparam \Mem_Out[30]~I .output_async_reset = "none";
defparam \Mem_Out[30]~I .output_power_up = "low";
defparam \Mem_Out[30]~I .output_register_mode = "none";
defparam \Mem_Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Mem_Out[31]~I (
	.datain(\CPU|Mem_Bus[31]~64_combout ),
	.oe(\CPU|Mem_Bus[0]~33_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Mem_Out[31]));
// synopsys translate_off
defparam \Mem_Out[31]~I .input_async_reset = "none";
defparam \Mem_Out[31]~I .input_power_up = "low";
defparam \Mem_Out[31]~I .input_register_mode = "none";
defparam \Mem_Out[31]~I .input_sync_reset = "none";
defparam \Mem_Out[31]~I .oe_async_reset = "none";
defparam \Mem_Out[31]~I .oe_power_up = "low";
defparam \Mem_Out[31]~I .oe_register_mode = "none";
defparam \Mem_Out[31]~I .oe_sync_reset = "none";
defparam \Mem_Out[31]~I .operation_mode = "output";
defparam \Mem_Out[31]~I .output_async_reset = "none";
defparam \Mem_Out[31]~I .output_power_up = "low";
defparam \Mem_Out[31]~I .output_register_mode = "none";
defparam \Mem_Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[7]));
// synopsys translate_off
defparam \AddressTB[7]~I .input_async_reset = "none";
defparam \AddressTB[7]~I .input_power_up = "low";
defparam \AddressTB[7]~I .input_register_mode = "none";
defparam \AddressTB[7]~I .input_sync_reset = "none";
defparam \AddressTB[7]~I .oe_async_reset = "none";
defparam \AddressTB[7]~I .oe_power_up = "low";
defparam \AddressTB[7]~I .oe_register_mode = "none";
defparam \AddressTB[7]~I .oe_sync_reset = "none";
defparam \AddressTB[7]~I .operation_mode = "input";
defparam \AddressTB[7]~I .output_async_reset = "none";
defparam \AddressTB[7]~I .output_power_up = "low";
defparam \AddressTB[7]~I .output_register_mode = "none";
defparam \AddressTB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[8]));
// synopsys translate_off
defparam \AddressTB[8]~I .input_async_reset = "none";
defparam \AddressTB[8]~I .input_power_up = "low";
defparam \AddressTB[8]~I .input_register_mode = "none";
defparam \AddressTB[8]~I .input_sync_reset = "none";
defparam \AddressTB[8]~I .oe_async_reset = "none";
defparam \AddressTB[8]~I .oe_power_up = "low";
defparam \AddressTB[8]~I .oe_register_mode = "none";
defparam \AddressTB[8]~I .oe_sync_reset = "none";
defparam \AddressTB[8]~I .operation_mode = "input";
defparam \AddressTB[8]~I .output_async_reset = "none";
defparam \AddressTB[8]~I .output_power_up = "low";
defparam \AddressTB[8]~I .output_register_mode = "none";
defparam \AddressTB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[9]));
// synopsys translate_off
defparam \AddressTB[9]~I .input_async_reset = "none";
defparam \AddressTB[9]~I .input_power_up = "low";
defparam \AddressTB[9]~I .input_register_mode = "none";
defparam \AddressTB[9]~I .input_sync_reset = "none";
defparam \AddressTB[9]~I .oe_async_reset = "none";
defparam \AddressTB[9]~I .oe_power_up = "low";
defparam \AddressTB[9]~I .oe_register_mode = "none";
defparam \AddressTB[9]~I .oe_sync_reset = "none";
defparam \AddressTB[9]~I .operation_mode = "input";
defparam \AddressTB[9]~I .output_async_reset = "none";
defparam \AddressTB[9]~I .output_power_up = "low";
defparam \AddressTB[9]~I .output_register_mode = "none";
defparam \AddressTB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[10]));
// synopsys translate_off
defparam \AddressTB[10]~I .input_async_reset = "none";
defparam \AddressTB[10]~I .input_power_up = "low";
defparam \AddressTB[10]~I .input_register_mode = "none";
defparam \AddressTB[10]~I .input_sync_reset = "none";
defparam \AddressTB[10]~I .oe_async_reset = "none";
defparam \AddressTB[10]~I .oe_power_up = "low";
defparam \AddressTB[10]~I .oe_register_mode = "none";
defparam \AddressTB[10]~I .oe_sync_reset = "none";
defparam \AddressTB[10]~I .operation_mode = "input";
defparam \AddressTB[10]~I .output_async_reset = "none";
defparam \AddressTB[10]~I .output_power_up = "low";
defparam \AddressTB[10]~I .output_register_mode = "none";
defparam \AddressTB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[11]));
// synopsys translate_off
defparam \AddressTB[11]~I .input_async_reset = "none";
defparam \AddressTB[11]~I .input_power_up = "low";
defparam \AddressTB[11]~I .input_register_mode = "none";
defparam \AddressTB[11]~I .input_sync_reset = "none";
defparam \AddressTB[11]~I .oe_async_reset = "none";
defparam \AddressTB[11]~I .oe_power_up = "low";
defparam \AddressTB[11]~I .oe_register_mode = "none";
defparam \AddressTB[11]~I .oe_sync_reset = "none";
defparam \AddressTB[11]~I .operation_mode = "input";
defparam \AddressTB[11]~I .output_async_reset = "none";
defparam \AddressTB[11]~I .output_power_up = "low";
defparam \AddressTB[11]~I .output_register_mode = "none";
defparam \AddressTB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[12]));
// synopsys translate_off
defparam \AddressTB[12]~I .input_async_reset = "none";
defparam \AddressTB[12]~I .input_power_up = "low";
defparam \AddressTB[12]~I .input_register_mode = "none";
defparam \AddressTB[12]~I .input_sync_reset = "none";
defparam \AddressTB[12]~I .oe_async_reset = "none";
defparam \AddressTB[12]~I .oe_power_up = "low";
defparam \AddressTB[12]~I .oe_register_mode = "none";
defparam \AddressTB[12]~I .oe_sync_reset = "none";
defparam \AddressTB[12]~I .operation_mode = "input";
defparam \AddressTB[12]~I .output_async_reset = "none";
defparam \AddressTB[12]~I .output_power_up = "low";
defparam \AddressTB[12]~I .output_register_mode = "none";
defparam \AddressTB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[13]));
// synopsys translate_off
defparam \AddressTB[13]~I .input_async_reset = "none";
defparam \AddressTB[13]~I .input_power_up = "low";
defparam \AddressTB[13]~I .input_register_mode = "none";
defparam \AddressTB[13]~I .input_sync_reset = "none";
defparam \AddressTB[13]~I .oe_async_reset = "none";
defparam \AddressTB[13]~I .oe_power_up = "low";
defparam \AddressTB[13]~I .oe_register_mode = "none";
defparam \AddressTB[13]~I .oe_sync_reset = "none";
defparam \AddressTB[13]~I .operation_mode = "input";
defparam \AddressTB[13]~I .output_async_reset = "none";
defparam \AddressTB[13]~I .output_power_up = "low";
defparam \AddressTB[13]~I .output_register_mode = "none";
defparam \AddressTB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[14]));
// synopsys translate_off
defparam \AddressTB[14]~I .input_async_reset = "none";
defparam \AddressTB[14]~I .input_power_up = "low";
defparam \AddressTB[14]~I .input_register_mode = "none";
defparam \AddressTB[14]~I .input_sync_reset = "none";
defparam \AddressTB[14]~I .oe_async_reset = "none";
defparam \AddressTB[14]~I .oe_power_up = "low";
defparam \AddressTB[14]~I .oe_register_mode = "none";
defparam \AddressTB[14]~I .oe_sync_reset = "none";
defparam \AddressTB[14]~I .operation_mode = "input";
defparam \AddressTB[14]~I .output_async_reset = "none";
defparam \AddressTB[14]~I .output_power_up = "low";
defparam \AddressTB[14]~I .output_register_mode = "none";
defparam \AddressTB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[15]));
// synopsys translate_off
defparam \AddressTB[15]~I .input_async_reset = "none";
defparam \AddressTB[15]~I .input_power_up = "low";
defparam \AddressTB[15]~I .input_register_mode = "none";
defparam \AddressTB[15]~I .input_sync_reset = "none";
defparam \AddressTB[15]~I .oe_async_reset = "none";
defparam \AddressTB[15]~I .oe_power_up = "low";
defparam \AddressTB[15]~I .oe_register_mode = "none";
defparam \AddressTB[15]~I .oe_sync_reset = "none";
defparam \AddressTB[15]~I .operation_mode = "input";
defparam \AddressTB[15]~I .output_async_reset = "none";
defparam \AddressTB[15]~I .output_power_up = "low";
defparam \AddressTB[15]~I .output_register_mode = "none";
defparam \AddressTB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[16]));
// synopsys translate_off
defparam \AddressTB[16]~I .input_async_reset = "none";
defparam \AddressTB[16]~I .input_power_up = "low";
defparam \AddressTB[16]~I .input_register_mode = "none";
defparam \AddressTB[16]~I .input_sync_reset = "none";
defparam \AddressTB[16]~I .oe_async_reset = "none";
defparam \AddressTB[16]~I .oe_power_up = "low";
defparam \AddressTB[16]~I .oe_register_mode = "none";
defparam \AddressTB[16]~I .oe_sync_reset = "none";
defparam \AddressTB[16]~I .operation_mode = "input";
defparam \AddressTB[16]~I .output_async_reset = "none";
defparam \AddressTB[16]~I .output_power_up = "low";
defparam \AddressTB[16]~I .output_register_mode = "none";
defparam \AddressTB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[17]));
// synopsys translate_off
defparam \AddressTB[17]~I .input_async_reset = "none";
defparam \AddressTB[17]~I .input_power_up = "low";
defparam \AddressTB[17]~I .input_register_mode = "none";
defparam \AddressTB[17]~I .input_sync_reset = "none";
defparam \AddressTB[17]~I .oe_async_reset = "none";
defparam \AddressTB[17]~I .oe_power_up = "low";
defparam \AddressTB[17]~I .oe_register_mode = "none";
defparam \AddressTB[17]~I .oe_sync_reset = "none";
defparam \AddressTB[17]~I .operation_mode = "input";
defparam \AddressTB[17]~I .output_async_reset = "none";
defparam \AddressTB[17]~I .output_power_up = "low";
defparam \AddressTB[17]~I .output_register_mode = "none";
defparam \AddressTB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[18]));
// synopsys translate_off
defparam \AddressTB[18]~I .input_async_reset = "none";
defparam \AddressTB[18]~I .input_power_up = "low";
defparam \AddressTB[18]~I .input_register_mode = "none";
defparam \AddressTB[18]~I .input_sync_reset = "none";
defparam \AddressTB[18]~I .oe_async_reset = "none";
defparam \AddressTB[18]~I .oe_power_up = "low";
defparam \AddressTB[18]~I .oe_register_mode = "none";
defparam \AddressTB[18]~I .oe_sync_reset = "none";
defparam \AddressTB[18]~I .operation_mode = "input";
defparam \AddressTB[18]~I .output_async_reset = "none";
defparam \AddressTB[18]~I .output_power_up = "low";
defparam \AddressTB[18]~I .output_register_mode = "none";
defparam \AddressTB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[19]));
// synopsys translate_off
defparam \AddressTB[19]~I .input_async_reset = "none";
defparam \AddressTB[19]~I .input_power_up = "low";
defparam \AddressTB[19]~I .input_register_mode = "none";
defparam \AddressTB[19]~I .input_sync_reset = "none";
defparam \AddressTB[19]~I .oe_async_reset = "none";
defparam \AddressTB[19]~I .oe_power_up = "low";
defparam \AddressTB[19]~I .oe_register_mode = "none";
defparam \AddressTB[19]~I .oe_sync_reset = "none";
defparam \AddressTB[19]~I .operation_mode = "input";
defparam \AddressTB[19]~I .output_async_reset = "none";
defparam \AddressTB[19]~I .output_power_up = "low";
defparam \AddressTB[19]~I .output_register_mode = "none";
defparam \AddressTB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[20]));
// synopsys translate_off
defparam \AddressTB[20]~I .input_async_reset = "none";
defparam \AddressTB[20]~I .input_power_up = "low";
defparam \AddressTB[20]~I .input_register_mode = "none";
defparam \AddressTB[20]~I .input_sync_reset = "none";
defparam \AddressTB[20]~I .oe_async_reset = "none";
defparam \AddressTB[20]~I .oe_power_up = "low";
defparam \AddressTB[20]~I .oe_register_mode = "none";
defparam \AddressTB[20]~I .oe_sync_reset = "none";
defparam \AddressTB[20]~I .operation_mode = "input";
defparam \AddressTB[20]~I .output_async_reset = "none";
defparam \AddressTB[20]~I .output_power_up = "low";
defparam \AddressTB[20]~I .output_register_mode = "none";
defparam \AddressTB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[21]));
// synopsys translate_off
defparam \AddressTB[21]~I .input_async_reset = "none";
defparam \AddressTB[21]~I .input_power_up = "low";
defparam \AddressTB[21]~I .input_register_mode = "none";
defparam \AddressTB[21]~I .input_sync_reset = "none";
defparam \AddressTB[21]~I .oe_async_reset = "none";
defparam \AddressTB[21]~I .oe_power_up = "low";
defparam \AddressTB[21]~I .oe_register_mode = "none";
defparam \AddressTB[21]~I .oe_sync_reset = "none";
defparam \AddressTB[21]~I .operation_mode = "input";
defparam \AddressTB[21]~I .output_async_reset = "none";
defparam \AddressTB[21]~I .output_power_up = "low";
defparam \AddressTB[21]~I .output_register_mode = "none";
defparam \AddressTB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[22]));
// synopsys translate_off
defparam \AddressTB[22]~I .input_async_reset = "none";
defparam \AddressTB[22]~I .input_power_up = "low";
defparam \AddressTB[22]~I .input_register_mode = "none";
defparam \AddressTB[22]~I .input_sync_reset = "none";
defparam \AddressTB[22]~I .oe_async_reset = "none";
defparam \AddressTB[22]~I .oe_power_up = "low";
defparam \AddressTB[22]~I .oe_register_mode = "none";
defparam \AddressTB[22]~I .oe_sync_reset = "none";
defparam \AddressTB[22]~I .operation_mode = "input";
defparam \AddressTB[22]~I .output_async_reset = "none";
defparam \AddressTB[22]~I .output_power_up = "low";
defparam \AddressTB[22]~I .output_register_mode = "none";
defparam \AddressTB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[23]));
// synopsys translate_off
defparam \AddressTB[23]~I .input_async_reset = "none";
defparam \AddressTB[23]~I .input_power_up = "low";
defparam \AddressTB[23]~I .input_register_mode = "none";
defparam \AddressTB[23]~I .input_sync_reset = "none";
defparam \AddressTB[23]~I .oe_async_reset = "none";
defparam \AddressTB[23]~I .oe_power_up = "low";
defparam \AddressTB[23]~I .oe_register_mode = "none";
defparam \AddressTB[23]~I .oe_sync_reset = "none";
defparam \AddressTB[23]~I .operation_mode = "input";
defparam \AddressTB[23]~I .output_async_reset = "none";
defparam \AddressTB[23]~I .output_power_up = "low";
defparam \AddressTB[23]~I .output_register_mode = "none";
defparam \AddressTB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[24]));
// synopsys translate_off
defparam \AddressTB[24]~I .input_async_reset = "none";
defparam \AddressTB[24]~I .input_power_up = "low";
defparam \AddressTB[24]~I .input_register_mode = "none";
defparam \AddressTB[24]~I .input_sync_reset = "none";
defparam \AddressTB[24]~I .oe_async_reset = "none";
defparam \AddressTB[24]~I .oe_power_up = "low";
defparam \AddressTB[24]~I .oe_register_mode = "none";
defparam \AddressTB[24]~I .oe_sync_reset = "none";
defparam \AddressTB[24]~I .operation_mode = "input";
defparam \AddressTB[24]~I .output_async_reset = "none";
defparam \AddressTB[24]~I .output_power_up = "low";
defparam \AddressTB[24]~I .output_register_mode = "none";
defparam \AddressTB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[25]));
// synopsys translate_off
defparam \AddressTB[25]~I .input_async_reset = "none";
defparam \AddressTB[25]~I .input_power_up = "low";
defparam \AddressTB[25]~I .input_register_mode = "none";
defparam \AddressTB[25]~I .input_sync_reset = "none";
defparam \AddressTB[25]~I .oe_async_reset = "none";
defparam \AddressTB[25]~I .oe_power_up = "low";
defparam \AddressTB[25]~I .oe_register_mode = "none";
defparam \AddressTB[25]~I .oe_sync_reset = "none";
defparam \AddressTB[25]~I .operation_mode = "input";
defparam \AddressTB[25]~I .output_async_reset = "none";
defparam \AddressTB[25]~I .output_power_up = "low";
defparam \AddressTB[25]~I .output_register_mode = "none";
defparam \AddressTB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[26]));
// synopsys translate_off
defparam \AddressTB[26]~I .input_async_reset = "none";
defparam \AddressTB[26]~I .input_power_up = "low";
defparam \AddressTB[26]~I .input_register_mode = "none";
defparam \AddressTB[26]~I .input_sync_reset = "none";
defparam \AddressTB[26]~I .oe_async_reset = "none";
defparam \AddressTB[26]~I .oe_power_up = "low";
defparam \AddressTB[26]~I .oe_register_mode = "none";
defparam \AddressTB[26]~I .oe_sync_reset = "none";
defparam \AddressTB[26]~I .operation_mode = "input";
defparam \AddressTB[26]~I .output_async_reset = "none";
defparam \AddressTB[26]~I .output_power_up = "low";
defparam \AddressTB[26]~I .output_register_mode = "none";
defparam \AddressTB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[27]));
// synopsys translate_off
defparam \AddressTB[27]~I .input_async_reset = "none";
defparam \AddressTB[27]~I .input_power_up = "low";
defparam \AddressTB[27]~I .input_register_mode = "none";
defparam \AddressTB[27]~I .input_sync_reset = "none";
defparam \AddressTB[27]~I .oe_async_reset = "none";
defparam \AddressTB[27]~I .oe_power_up = "low";
defparam \AddressTB[27]~I .oe_register_mode = "none";
defparam \AddressTB[27]~I .oe_sync_reset = "none";
defparam \AddressTB[27]~I .operation_mode = "input";
defparam \AddressTB[27]~I .output_async_reset = "none";
defparam \AddressTB[27]~I .output_power_up = "low";
defparam \AddressTB[27]~I .output_register_mode = "none";
defparam \AddressTB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[28]));
// synopsys translate_off
defparam \AddressTB[28]~I .input_async_reset = "none";
defparam \AddressTB[28]~I .input_power_up = "low";
defparam \AddressTB[28]~I .input_register_mode = "none";
defparam \AddressTB[28]~I .input_sync_reset = "none";
defparam \AddressTB[28]~I .oe_async_reset = "none";
defparam \AddressTB[28]~I .oe_power_up = "low";
defparam \AddressTB[28]~I .oe_register_mode = "none";
defparam \AddressTB[28]~I .oe_sync_reset = "none";
defparam \AddressTB[28]~I .operation_mode = "input";
defparam \AddressTB[28]~I .output_async_reset = "none";
defparam \AddressTB[28]~I .output_power_up = "low";
defparam \AddressTB[28]~I .output_register_mode = "none";
defparam \AddressTB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[29]));
// synopsys translate_off
defparam \AddressTB[29]~I .input_async_reset = "none";
defparam \AddressTB[29]~I .input_power_up = "low";
defparam \AddressTB[29]~I .input_register_mode = "none";
defparam \AddressTB[29]~I .input_sync_reset = "none";
defparam \AddressTB[29]~I .oe_async_reset = "none";
defparam \AddressTB[29]~I .oe_power_up = "low";
defparam \AddressTB[29]~I .oe_register_mode = "none";
defparam \AddressTB[29]~I .oe_sync_reset = "none";
defparam \AddressTB[29]~I .operation_mode = "input";
defparam \AddressTB[29]~I .output_async_reset = "none";
defparam \AddressTB[29]~I .output_power_up = "low";
defparam \AddressTB[29]~I .output_register_mode = "none";
defparam \AddressTB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[30]));
// synopsys translate_off
defparam \AddressTB[30]~I .input_async_reset = "none";
defparam \AddressTB[30]~I .input_power_up = "low";
defparam \AddressTB[30]~I .input_register_mode = "none";
defparam \AddressTB[30]~I .input_sync_reset = "none";
defparam \AddressTB[30]~I .oe_async_reset = "none";
defparam \AddressTB[30]~I .oe_power_up = "low";
defparam \AddressTB[30]~I .oe_register_mode = "none";
defparam \AddressTB[30]~I .oe_sync_reset = "none";
defparam \AddressTB[30]~I .operation_mode = "input";
defparam \AddressTB[30]~I .output_async_reset = "none";
defparam \AddressTB[30]~I .output_power_up = "low";
defparam \AddressTB[30]~I .output_register_mode = "none";
defparam \AddressTB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AddressTB[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AddressTB[31]));
// synopsys translate_off
defparam \AddressTB[31]~I .input_async_reset = "none";
defparam \AddressTB[31]~I .input_power_up = "low";
defparam \AddressTB[31]~I .input_register_mode = "none";
defparam \AddressTB[31]~I .input_sync_reset = "none";
defparam \AddressTB[31]~I .oe_async_reset = "none";
defparam \AddressTB[31]~I .oe_power_up = "low";
defparam \AddressTB[31]~I .oe_register_mode = "none";
defparam \AddressTB[31]~I .oe_sync_reset = "none";
defparam \AddressTB[31]~I .operation_mode = "input";
defparam \AddressTB[31]~I .output_async_reset = "none";
defparam \AddressTB[31]~I .output_power_up = "low";
defparam \AddressTB[31]~I .output_register_mode = "none";
defparam \AddressTB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[0]~I (
	.datain(\CPU|ADDR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[0]));
// synopsys translate_off
defparam \Addr_Out[0]~I .input_async_reset = "none";
defparam \Addr_Out[0]~I .input_power_up = "low";
defparam \Addr_Out[0]~I .input_register_mode = "none";
defparam \Addr_Out[0]~I .input_sync_reset = "none";
defparam \Addr_Out[0]~I .oe_async_reset = "none";
defparam \Addr_Out[0]~I .oe_power_up = "low";
defparam \Addr_Out[0]~I .oe_register_mode = "none";
defparam \Addr_Out[0]~I .oe_sync_reset = "none";
defparam \Addr_Out[0]~I .operation_mode = "output";
defparam \Addr_Out[0]~I .output_async_reset = "none";
defparam \Addr_Out[0]~I .output_power_up = "low";
defparam \Addr_Out[0]~I .output_register_mode = "none";
defparam \Addr_Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[1]~I (
	.datain(\CPU|ADDR[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[1]));
// synopsys translate_off
defparam \Addr_Out[1]~I .input_async_reset = "none";
defparam \Addr_Out[1]~I .input_power_up = "low";
defparam \Addr_Out[1]~I .input_register_mode = "none";
defparam \Addr_Out[1]~I .input_sync_reset = "none";
defparam \Addr_Out[1]~I .oe_async_reset = "none";
defparam \Addr_Out[1]~I .oe_power_up = "low";
defparam \Addr_Out[1]~I .oe_register_mode = "none";
defparam \Addr_Out[1]~I .oe_sync_reset = "none";
defparam \Addr_Out[1]~I .operation_mode = "output";
defparam \Addr_Out[1]~I .output_async_reset = "none";
defparam \Addr_Out[1]~I .output_power_up = "low";
defparam \Addr_Out[1]~I .output_register_mode = "none";
defparam \Addr_Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[2]~I (
	.datain(\CPU|ADDR[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[2]));
// synopsys translate_off
defparam \Addr_Out[2]~I .input_async_reset = "none";
defparam \Addr_Out[2]~I .input_power_up = "low";
defparam \Addr_Out[2]~I .input_register_mode = "none";
defparam \Addr_Out[2]~I .input_sync_reset = "none";
defparam \Addr_Out[2]~I .oe_async_reset = "none";
defparam \Addr_Out[2]~I .oe_power_up = "low";
defparam \Addr_Out[2]~I .oe_register_mode = "none";
defparam \Addr_Out[2]~I .oe_sync_reset = "none";
defparam \Addr_Out[2]~I .operation_mode = "output";
defparam \Addr_Out[2]~I .output_async_reset = "none";
defparam \Addr_Out[2]~I .output_power_up = "low";
defparam \Addr_Out[2]~I .output_register_mode = "none";
defparam \Addr_Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[3]~I (
	.datain(\CPU|ADDR[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[3]));
// synopsys translate_off
defparam \Addr_Out[3]~I .input_async_reset = "none";
defparam \Addr_Out[3]~I .input_power_up = "low";
defparam \Addr_Out[3]~I .input_register_mode = "none";
defparam \Addr_Out[3]~I .input_sync_reset = "none";
defparam \Addr_Out[3]~I .oe_async_reset = "none";
defparam \Addr_Out[3]~I .oe_power_up = "low";
defparam \Addr_Out[3]~I .oe_register_mode = "none";
defparam \Addr_Out[3]~I .oe_sync_reset = "none";
defparam \Addr_Out[3]~I .operation_mode = "output";
defparam \Addr_Out[3]~I .output_async_reset = "none";
defparam \Addr_Out[3]~I .output_power_up = "low";
defparam \Addr_Out[3]~I .output_register_mode = "none";
defparam \Addr_Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[4]~I (
	.datain(\CPU|ADDR[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[4]));
// synopsys translate_off
defparam \Addr_Out[4]~I .input_async_reset = "none";
defparam \Addr_Out[4]~I .input_power_up = "low";
defparam \Addr_Out[4]~I .input_register_mode = "none";
defparam \Addr_Out[4]~I .input_sync_reset = "none";
defparam \Addr_Out[4]~I .oe_async_reset = "none";
defparam \Addr_Out[4]~I .oe_power_up = "low";
defparam \Addr_Out[4]~I .oe_register_mode = "none";
defparam \Addr_Out[4]~I .oe_sync_reset = "none";
defparam \Addr_Out[4]~I .operation_mode = "output";
defparam \Addr_Out[4]~I .output_async_reset = "none";
defparam \Addr_Out[4]~I .output_power_up = "low";
defparam \Addr_Out[4]~I .output_register_mode = "none";
defparam \Addr_Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[5]~I (
	.datain(\CPU|ADDR[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[5]));
// synopsys translate_off
defparam \Addr_Out[5]~I .input_async_reset = "none";
defparam \Addr_Out[5]~I .input_power_up = "low";
defparam \Addr_Out[5]~I .input_register_mode = "none";
defparam \Addr_Out[5]~I .input_sync_reset = "none";
defparam \Addr_Out[5]~I .oe_async_reset = "none";
defparam \Addr_Out[5]~I .oe_power_up = "low";
defparam \Addr_Out[5]~I .oe_register_mode = "none";
defparam \Addr_Out[5]~I .oe_sync_reset = "none";
defparam \Addr_Out[5]~I .operation_mode = "output";
defparam \Addr_Out[5]~I .output_async_reset = "none";
defparam \Addr_Out[5]~I .output_power_up = "low";
defparam \Addr_Out[5]~I .output_register_mode = "none";
defparam \Addr_Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[6]~I (
	.datain(\CPU|ADDR[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[6]));
// synopsys translate_off
defparam \Addr_Out[6]~I .input_async_reset = "none";
defparam \Addr_Out[6]~I .input_power_up = "low";
defparam \Addr_Out[6]~I .input_register_mode = "none";
defparam \Addr_Out[6]~I .input_sync_reset = "none";
defparam \Addr_Out[6]~I .oe_async_reset = "none";
defparam \Addr_Out[6]~I .oe_power_up = "low";
defparam \Addr_Out[6]~I .oe_register_mode = "none";
defparam \Addr_Out[6]~I .oe_sync_reset = "none";
defparam \Addr_Out[6]~I .operation_mode = "output";
defparam \Addr_Out[6]~I .output_async_reset = "none";
defparam \Addr_Out[6]~I .output_power_up = "low";
defparam \Addr_Out[6]~I .output_register_mode = "none";
defparam \Addr_Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[7]~I (
	.datain(\CPU|ADDR[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[7]));
// synopsys translate_off
defparam \Addr_Out[7]~I .input_async_reset = "none";
defparam \Addr_Out[7]~I .input_power_up = "low";
defparam \Addr_Out[7]~I .input_register_mode = "none";
defparam \Addr_Out[7]~I .input_sync_reset = "none";
defparam \Addr_Out[7]~I .oe_async_reset = "none";
defparam \Addr_Out[7]~I .oe_power_up = "low";
defparam \Addr_Out[7]~I .oe_register_mode = "none";
defparam \Addr_Out[7]~I .oe_sync_reset = "none";
defparam \Addr_Out[7]~I .operation_mode = "output";
defparam \Addr_Out[7]~I .output_async_reset = "none";
defparam \Addr_Out[7]~I .output_power_up = "low";
defparam \Addr_Out[7]~I .output_register_mode = "none";
defparam \Addr_Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[8]~I (
	.datain(\CPU|ADDR[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[8]));
// synopsys translate_off
defparam \Addr_Out[8]~I .input_async_reset = "none";
defparam \Addr_Out[8]~I .input_power_up = "low";
defparam \Addr_Out[8]~I .input_register_mode = "none";
defparam \Addr_Out[8]~I .input_sync_reset = "none";
defparam \Addr_Out[8]~I .oe_async_reset = "none";
defparam \Addr_Out[8]~I .oe_power_up = "low";
defparam \Addr_Out[8]~I .oe_register_mode = "none";
defparam \Addr_Out[8]~I .oe_sync_reset = "none";
defparam \Addr_Out[8]~I .operation_mode = "output";
defparam \Addr_Out[8]~I .output_async_reset = "none";
defparam \Addr_Out[8]~I .output_power_up = "low";
defparam \Addr_Out[8]~I .output_register_mode = "none";
defparam \Addr_Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[9]~I (
	.datain(\CPU|ADDR[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[9]));
// synopsys translate_off
defparam \Addr_Out[9]~I .input_async_reset = "none";
defparam \Addr_Out[9]~I .input_power_up = "low";
defparam \Addr_Out[9]~I .input_register_mode = "none";
defparam \Addr_Out[9]~I .input_sync_reset = "none";
defparam \Addr_Out[9]~I .oe_async_reset = "none";
defparam \Addr_Out[9]~I .oe_power_up = "low";
defparam \Addr_Out[9]~I .oe_register_mode = "none";
defparam \Addr_Out[9]~I .oe_sync_reset = "none";
defparam \Addr_Out[9]~I .operation_mode = "output";
defparam \Addr_Out[9]~I .output_async_reset = "none";
defparam \Addr_Out[9]~I .output_power_up = "low";
defparam \Addr_Out[9]~I .output_register_mode = "none";
defparam \Addr_Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[10]~I (
	.datain(\CPU|ADDR[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[10]));
// synopsys translate_off
defparam \Addr_Out[10]~I .input_async_reset = "none";
defparam \Addr_Out[10]~I .input_power_up = "low";
defparam \Addr_Out[10]~I .input_register_mode = "none";
defparam \Addr_Out[10]~I .input_sync_reset = "none";
defparam \Addr_Out[10]~I .oe_async_reset = "none";
defparam \Addr_Out[10]~I .oe_power_up = "low";
defparam \Addr_Out[10]~I .oe_register_mode = "none";
defparam \Addr_Out[10]~I .oe_sync_reset = "none";
defparam \Addr_Out[10]~I .operation_mode = "output";
defparam \Addr_Out[10]~I .output_async_reset = "none";
defparam \Addr_Out[10]~I .output_power_up = "low";
defparam \Addr_Out[10]~I .output_register_mode = "none";
defparam \Addr_Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[11]~I (
	.datain(\CPU|ADDR[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[11]));
// synopsys translate_off
defparam \Addr_Out[11]~I .input_async_reset = "none";
defparam \Addr_Out[11]~I .input_power_up = "low";
defparam \Addr_Out[11]~I .input_register_mode = "none";
defparam \Addr_Out[11]~I .input_sync_reset = "none";
defparam \Addr_Out[11]~I .oe_async_reset = "none";
defparam \Addr_Out[11]~I .oe_power_up = "low";
defparam \Addr_Out[11]~I .oe_register_mode = "none";
defparam \Addr_Out[11]~I .oe_sync_reset = "none";
defparam \Addr_Out[11]~I .operation_mode = "output";
defparam \Addr_Out[11]~I .output_async_reset = "none";
defparam \Addr_Out[11]~I .output_power_up = "low";
defparam \Addr_Out[11]~I .output_register_mode = "none";
defparam \Addr_Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[12]~I (
	.datain(\CPU|ADDR[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[12]));
// synopsys translate_off
defparam \Addr_Out[12]~I .input_async_reset = "none";
defparam \Addr_Out[12]~I .input_power_up = "low";
defparam \Addr_Out[12]~I .input_register_mode = "none";
defparam \Addr_Out[12]~I .input_sync_reset = "none";
defparam \Addr_Out[12]~I .oe_async_reset = "none";
defparam \Addr_Out[12]~I .oe_power_up = "low";
defparam \Addr_Out[12]~I .oe_register_mode = "none";
defparam \Addr_Out[12]~I .oe_sync_reset = "none";
defparam \Addr_Out[12]~I .operation_mode = "output";
defparam \Addr_Out[12]~I .output_async_reset = "none";
defparam \Addr_Out[12]~I .output_power_up = "low";
defparam \Addr_Out[12]~I .output_register_mode = "none";
defparam \Addr_Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[13]~I (
	.datain(\CPU|ADDR[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[13]));
// synopsys translate_off
defparam \Addr_Out[13]~I .input_async_reset = "none";
defparam \Addr_Out[13]~I .input_power_up = "low";
defparam \Addr_Out[13]~I .input_register_mode = "none";
defparam \Addr_Out[13]~I .input_sync_reset = "none";
defparam \Addr_Out[13]~I .oe_async_reset = "none";
defparam \Addr_Out[13]~I .oe_power_up = "low";
defparam \Addr_Out[13]~I .oe_register_mode = "none";
defparam \Addr_Out[13]~I .oe_sync_reset = "none";
defparam \Addr_Out[13]~I .operation_mode = "output";
defparam \Addr_Out[13]~I .output_async_reset = "none";
defparam \Addr_Out[13]~I .output_power_up = "low";
defparam \Addr_Out[13]~I .output_register_mode = "none";
defparam \Addr_Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[14]~I (
	.datain(\CPU|ADDR[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[14]));
// synopsys translate_off
defparam \Addr_Out[14]~I .input_async_reset = "none";
defparam \Addr_Out[14]~I .input_power_up = "low";
defparam \Addr_Out[14]~I .input_register_mode = "none";
defparam \Addr_Out[14]~I .input_sync_reset = "none";
defparam \Addr_Out[14]~I .oe_async_reset = "none";
defparam \Addr_Out[14]~I .oe_power_up = "low";
defparam \Addr_Out[14]~I .oe_register_mode = "none";
defparam \Addr_Out[14]~I .oe_sync_reset = "none";
defparam \Addr_Out[14]~I .operation_mode = "output";
defparam \Addr_Out[14]~I .output_async_reset = "none";
defparam \Addr_Out[14]~I .output_power_up = "low";
defparam \Addr_Out[14]~I .output_register_mode = "none";
defparam \Addr_Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[15]~I (
	.datain(\CPU|ADDR[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[15]));
// synopsys translate_off
defparam \Addr_Out[15]~I .input_async_reset = "none";
defparam \Addr_Out[15]~I .input_power_up = "low";
defparam \Addr_Out[15]~I .input_register_mode = "none";
defparam \Addr_Out[15]~I .input_sync_reset = "none";
defparam \Addr_Out[15]~I .oe_async_reset = "none";
defparam \Addr_Out[15]~I .oe_power_up = "low";
defparam \Addr_Out[15]~I .oe_register_mode = "none";
defparam \Addr_Out[15]~I .oe_sync_reset = "none";
defparam \Addr_Out[15]~I .operation_mode = "output";
defparam \Addr_Out[15]~I .output_async_reset = "none";
defparam \Addr_Out[15]~I .output_power_up = "low";
defparam \Addr_Out[15]~I .output_register_mode = "none";
defparam \Addr_Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[16]~I (
	.datain(\CPU|ADDR[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[16]));
// synopsys translate_off
defparam \Addr_Out[16]~I .input_async_reset = "none";
defparam \Addr_Out[16]~I .input_power_up = "low";
defparam \Addr_Out[16]~I .input_register_mode = "none";
defparam \Addr_Out[16]~I .input_sync_reset = "none";
defparam \Addr_Out[16]~I .oe_async_reset = "none";
defparam \Addr_Out[16]~I .oe_power_up = "low";
defparam \Addr_Out[16]~I .oe_register_mode = "none";
defparam \Addr_Out[16]~I .oe_sync_reset = "none";
defparam \Addr_Out[16]~I .operation_mode = "output";
defparam \Addr_Out[16]~I .output_async_reset = "none";
defparam \Addr_Out[16]~I .output_power_up = "low";
defparam \Addr_Out[16]~I .output_register_mode = "none";
defparam \Addr_Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[17]~I (
	.datain(\CPU|ADDR[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[17]));
// synopsys translate_off
defparam \Addr_Out[17]~I .input_async_reset = "none";
defparam \Addr_Out[17]~I .input_power_up = "low";
defparam \Addr_Out[17]~I .input_register_mode = "none";
defparam \Addr_Out[17]~I .input_sync_reset = "none";
defparam \Addr_Out[17]~I .oe_async_reset = "none";
defparam \Addr_Out[17]~I .oe_power_up = "low";
defparam \Addr_Out[17]~I .oe_register_mode = "none";
defparam \Addr_Out[17]~I .oe_sync_reset = "none";
defparam \Addr_Out[17]~I .operation_mode = "output";
defparam \Addr_Out[17]~I .output_async_reset = "none";
defparam \Addr_Out[17]~I .output_power_up = "low";
defparam \Addr_Out[17]~I .output_register_mode = "none";
defparam \Addr_Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[18]~I (
	.datain(\CPU|ADDR[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[18]));
// synopsys translate_off
defparam \Addr_Out[18]~I .input_async_reset = "none";
defparam \Addr_Out[18]~I .input_power_up = "low";
defparam \Addr_Out[18]~I .input_register_mode = "none";
defparam \Addr_Out[18]~I .input_sync_reset = "none";
defparam \Addr_Out[18]~I .oe_async_reset = "none";
defparam \Addr_Out[18]~I .oe_power_up = "low";
defparam \Addr_Out[18]~I .oe_register_mode = "none";
defparam \Addr_Out[18]~I .oe_sync_reset = "none";
defparam \Addr_Out[18]~I .operation_mode = "output";
defparam \Addr_Out[18]~I .output_async_reset = "none";
defparam \Addr_Out[18]~I .output_power_up = "low";
defparam \Addr_Out[18]~I .output_register_mode = "none";
defparam \Addr_Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[19]~I (
	.datain(\CPU|ADDR[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[19]));
// synopsys translate_off
defparam \Addr_Out[19]~I .input_async_reset = "none";
defparam \Addr_Out[19]~I .input_power_up = "low";
defparam \Addr_Out[19]~I .input_register_mode = "none";
defparam \Addr_Out[19]~I .input_sync_reset = "none";
defparam \Addr_Out[19]~I .oe_async_reset = "none";
defparam \Addr_Out[19]~I .oe_power_up = "low";
defparam \Addr_Out[19]~I .oe_register_mode = "none";
defparam \Addr_Out[19]~I .oe_sync_reset = "none";
defparam \Addr_Out[19]~I .operation_mode = "output";
defparam \Addr_Out[19]~I .output_async_reset = "none";
defparam \Addr_Out[19]~I .output_power_up = "low";
defparam \Addr_Out[19]~I .output_register_mode = "none";
defparam \Addr_Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[20]~I (
	.datain(\CPU|ADDR[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[20]));
// synopsys translate_off
defparam \Addr_Out[20]~I .input_async_reset = "none";
defparam \Addr_Out[20]~I .input_power_up = "low";
defparam \Addr_Out[20]~I .input_register_mode = "none";
defparam \Addr_Out[20]~I .input_sync_reset = "none";
defparam \Addr_Out[20]~I .oe_async_reset = "none";
defparam \Addr_Out[20]~I .oe_power_up = "low";
defparam \Addr_Out[20]~I .oe_register_mode = "none";
defparam \Addr_Out[20]~I .oe_sync_reset = "none";
defparam \Addr_Out[20]~I .operation_mode = "output";
defparam \Addr_Out[20]~I .output_async_reset = "none";
defparam \Addr_Out[20]~I .output_power_up = "low";
defparam \Addr_Out[20]~I .output_register_mode = "none";
defparam \Addr_Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[21]~I (
	.datain(\CPU|ADDR[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[21]));
// synopsys translate_off
defparam \Addr_Out[21]~I .input_async_reset = "none";
defparam \Addr_Out[21]~I .input_power_up = "low";
defparam \Addr_Out[21]~I .input_register_mode = "none";
defparam \Addr_Out[21]~I .input_sync_reset = "none";
defparam \Addr_Out[21]~I .oe_async_reset = "none";
defparam \Addr_Out[21]~I .oe_power_up = "low";
defparam \Addr_Out[21]~I .oe_register_mode = "none";
defparam \Addr_Out[21]~I .oe_sync_reset = "none";
defparam \Addr_Out[21]~I .operation_mode = "output";
defparam \Addr_Out[21]~I .output_async_reset = "none";
defparam \Addr_Out[21]~I .output_power_up = "low";
defparam \Addr_Out[21]~I .output_register_mode = "none";
defparam \Addr_Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[22]~I (
	.datain(\CPU|ADDR[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[22]));
// synopsys translate_off
defparam \Addr_Out[22]~I .input_async_reset = "none";
defparam \Addr_Out[22]~I .input_power_up = "low";
defparam \Addr_Out[22]~I .input_register_mode = "none";
defparam \Addr_Out[22]~I .input_sync_reset = "none";
defparam \Addr_Out[22]~I .oe_async_reset = "none";
defparam \Addr_Out[22]~I .oe_power_up = "low";
defparam \Addr_Out[22]~I .oe_register_mode = "none";
defparam \Addr_Out[22]~I .oe_sync_reset = "none";
defparam \Addr_Out[22]~I .operation_mode = "output";
defparam \Addr_Out[22]~I .output_async_reset = "none";
defparam \Addr_Out[22]~I .output_power_up = "low";
defparam \Addr_Out[22]~I .output_register_mode = "none";
defparam \Addr_Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[23]~I (
	.datain(\CPU|ADDR[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[23]));
// synopsys translate_off
defparam \Addr_Out[23]~I .input_async_reset = "none";
defparam \Addr_Out[23]~I .input_power_up = "low";
defparam \Addr_Out[23]~I .input_register_mode = "none";
defparam \Addr_Out[23]~I .input_sync_reset = "none";
defparam \Addr_Out[23]~I .oe_async_reset = "none";
defparam \Addr_Out[23]~I .oe_power_up = "low";
defparam \Addr_Out[23]~I .oe_register_mode = "none";
defparam \Addr_Out[23]~I .oe_sync_reset = "none";
defparam \Addr_Out[23]~I .operation_mode = "output";
defparam \Addr_Out[23]~I .output_async_reset = "none";
defparam \Addr_Out[23]~I .output_power_up = "low";
defparam \Addr_Out[23]~I .output_register_mode = "none";
defparam \Addr_Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[24]~I (
	.datain(\CPU|ADDR[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[24]));
// synopsys translate_off
defparam \Addr_Out[24]~I .input_async_reset = "none";
defparam \Addr_Out[24]~I .input_power_up = "low";
defparam \Addr_Out[24]~I .input_register_mode = "none";
defparam \Addr_Out[24]~I .input_sync_reset = "none";
defparam \Addr_Out[24]~I .oe_async_reset = "none";
defparam \Addr_Out[24]~I .oe_power_up = "low";
defparam \Addr_Out[24]~I .oe_register_mode = "none";
defparam \Addr_Out[24]~I .oe_sync_reset = "none";
defparam \Addr_Out[24]~I .operation_mode = "output";
defparam \Addr_Out[24]~I .output_async_reset = "none";
defparam \Addr_Out[24]~I .output_power_up = "low";
defparam \Addr_Out[24]~I .output_register_mode = "none";
defparam \Addr_Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[25]~I (
	.datain(\CPU|ADDR[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[25]));
// synopsys translate_off
defparam \Addr_Out[25]~I .input_async_reset = "none";
defparam \Addr_Out[25]~I .input_power_up = "low";
defparam \Addr_Out[25]~I .input_register_mode = "none";
defparam \Addr_Out[25]~I .input_sync_reset = "none";
defparam \Addr_Out[25]~I .oe_async_reset = "none";
defparam \Addr_Out[25]~I .oe_power_up = "low";
defparam \Addr_Out[25]~I .oe_register_mode = "none";
defparam \Addr_Out[25]~I .oe_sync_reset = "none";
defparam \Addr_Out[25]~I .operation_mode = "output";
defparam \Addr_Out[25]~I .output_async_reset = "none";
defparam \Addr_Out[25]~I .output_power_up = "low";
defparam \Addr_Out[25]~I .output_register_mode = "none";
defparam \Addr_Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[26]~I (
	.datain(\CPU|ADDR[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[26]));
// synopsys translate_off
defparam \Addr_Out[26]~I .input_async_reset = "none";
defparam \Addr_Out[26]~I .input_power_up = "low";
defparam \Addr_Out[26]~I .input_register_mode = "none";
defparam \Addr_Out[26]~I .input_sync_reset = "none";
defparam \Addr_Out[26]~I .oe_async_reset = "none";
defparam \Addr_Out[26]~I .oe_power_up = "low";
defparam \Addr_Out[26]~I .oe_register_mode = "none";
defparam \Addr_Out[26]~I .oe_sync_reset = "none";
defparam \Addr_Out[26]~I .operation_mode = "output";
defparam \Addr_Out[26]~I .output_async_reset = "none";
defparam \Addr_Out[26]~I .output_power_up = "low";
defparam \Addr_Out[26]~I .output_register_mode = "none";
defparam \Addr_Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[27]~I (
	.datain(\CPU|ADDR[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[27]));
// synopsys translate_off
defparam \Addr_Out[27]~I .input_async_reset = "none";
defparam \Addr_Out[27]~I .input_power_up = "low";
defparam \Addr_Out[27]~I .input_register_mode = "none";
defparam \Addr_Out[27]~I .input_sync_reset = "none";
defparam \Addr_Out[27]~I .oe_async_reset = "none";
defparam \Addr_Out[27]~I .oe_power_up = "low";
defparam \Addr_Out[27]~I .oe_register_mode = "none";
defparam \Addr_Out[27]~I .oe_sync_reset = "none";
defparam \Addr_Out[27]~I .operation_mode = "output";
defparam \Addr_Out[27]~I .output_async_reset = "none";
defparam \Addr_Out[27]~I .output_power_up = "low";
defparam \Addr_Out[27]~I .output_register_mode = "none";
defparam \Addr_Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[28]~I (
	.datain(\CPU|ADDR[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[28]));
// synopsys translate_off
defparam \Addr_Out[28]~I .input_async_reset = "none";
defparam \Addr_Out[28]~I .input_power_up = "low";
defparam \Addr_Out[28]~I .input_register_mode = "none";
defparam \Addr_Out[28]~I .input_sync_reset = "none";
defparam \Addr_Out[28]~I .oe_async_reset = "none";
defparam \Addr_Out[28]~I .oe_power_up = "low";
defparam \Addr_Out[28]~I .oe_register_mode = "none";
defparam \Addr_Out[28]~I .oe_sync_reset = "none";
defparam \Addr_Out[28]~I .operation_mode = "output";
defparam \Addr_Out[28]~I .output_async_reset = "none";
defparam \Addr_Out[28]~I .output_power_up = "low";
defparam \Addr_Out[28]~I .output_register_mode = "none";
defparam \Addr_Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[29]~I (
	.datain(\CPU|ADDR[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[29]));
// synopsys translate_off
defparam \Addr_Out[29]~I .input_async_reset = "none";
defparam \Addr_Out[29]~I .input_power_up = "low";
defparam \Addr_Out[29]~I .input_register_mode = "none";
defparam \Addr_Out[29]~I .input_sync_reset = "none";
defparam \Addr_Out[29]~I .oe_async_reset = "none";
defparam \Addr_Out[29]~I .oe_power_up = "low";
defparam \Addr_Out[29]~I .oe_register_mode = "none";
defparam \Addr_Out[29]~I .oe_sync_reset = "none";
defparam \Addr_Out[29]~I .operation_mode = "output";
defparam \Addr_Out[29]~I .output_async_reset = "none";
defparam \Addr_Out[29]~I .output_power_up = "low";
defparam \Addr_Out[29]~I .output_register_mode = "none";
defparam \Addr_Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[30]~I (
	.datain(\CPU|ADDR[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[30]));
// synopsys translate_off
defparam \Addr_Out[30]~I .input_async_reset = "none";
defparam \Addr_Out[30]~I .input_power_up = "low";
defparam \Addr_Out[30]~I .input_register_mode = "none";
defparam \Addr_Out[30]~I .input_sync_reset = "none";
defparam \Addr_Out[30]~I .oe_async_reset = "none";
defparam \Addr_Out[30]~I .oe_power_up = "low";
defparam \Addr_Out[30]~I .oe_register_mode = "none";
defparam \Addr_Out[30]~I .oe_sync_reset = "none";
defparam \Addr_Out[30]~I .operation_mode = "output";
defparam \Addr_Out[30]~I .output_async_reset = "none";
defparam \Addr_Out[30]~I .output_power_up = "low";
defparam \Addr_Out[30]~I .output_register_mode = "none";
defparam \Addr_Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr_Out[31]~I (
	.datain(\CPU|ADDR[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr_Out[31]));
// synopsys translate_off
defparam \Addr_Out[31]~I .input_async_reset = "none";
defparam \Addr_Out[31]~I .input_power_up = "low";
defparam \Addr_Out[31]~I .input_register_mode = "none";
defparam \Addr_Out[31]~I .input_sync_reset = "none";
defparam \Addr_Out[31]~I .oe_async_reset = "none";
defparam \Addr_Out[31]~I .oe_power_up = "low";
defparam \Addr_Out[31]~I .oe_register_mode = "none";
defparam \Addr_Out[31]~I .oe_sync_reset = "none";
defparam \Addr_Out[31]~I .operation_mode = "output";
defparam \Addr_Out[31]~I .output_async_reset = "none";
defparam \Addr_Out[31]~I .output_power_up = "low";
defparam \Addr_Out[31]~I .output_register_mode = "none";
defparam \Addr_Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
