INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/lab3_project/lab3_project.sim/sim_1/impl/timing/xsim/VGA_tb_2_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_BRAM
INFO: [VRFC 10-311] analyzing module ClockGenerator
INFO: [VRFC 10-311] analyzing module GUCounter
INFO: [VRFC 10-311] analyzing module GUCounter__parameterized0
INFO: [VRFC 10-311] analyzing module GUCounter__parameterized1
INFO: [VRFC 10-311] analyzing module GUCounter__parameterized2
INFO: [VRFC 10-311] analyzing module GUCounter__parameterized3
INFO: [VRFC 10-311] analyzing module GUCounter__parameterized3_0
INFO: [VRFC 10-311] analyzing module G_BRAM
INFO: [VRFC 10-311] analyzing module Hold_to_step
INFO: [VRFC 10-311] analyzing module PAPUnit
INFO: [VRFC 10-311] analyzing module PixelAddrGen
INFO: [VRFC 10-311] analyzing module R_BRAM
INFO: [VRFC 10-311] analyzing module SSyncFSM
INFO: [VRFC 10-311] analyzing module SSyncFSM__parameterized0
INFO: [VRFC 10-311] analyzing module UpscallingUnit
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/Testbenches/VGA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_tb_2
