// Seed: 110393557
module module_0 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd29
) ();
  if (1) string _id_1 = "";
  else begin : LABEL_0
    wire _id_2[id_1  *  id_1 : (  1  )];
    logic [7:0][id_2] id_3;
    ;
  end
  assign id_1 = id_1;
  initial
    if (1)
      `define pp_4 0
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input logic [7:0] id_1;
  logic [7:0] id_3;
  ;
  module_0 modCall_1 ();
  assign id_3['h0 :-1'b0] = 1 < id_1[-1 : 1] - id_3;
endmodule
