module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    input logic [id_2 : id_1] id_4,
    output [id_1 : id_2] id_5,
    input id_6,
    input logic [id_6 : id_3] id_7,
    output [id_4 : 1] id_8,
    output logic id_9,
    input logic [id_4 : id_5] id_10,
    output [id_10 : id_1] id_11,
    input logic [id_4 : id_7] id_12,
    inout [id_12 : 1] id_13,
    input id_14,
    input id_15
);
  id_16 id_17 (
      .id_14(id_12),
      .id_8 (id_5),
      .id_8 (id_9),
      .id_3 (id_10),
      .id_6 (1),
      .id_2 (id_13),
      .id_13(id_1)
  );
endmodule
