$date
	Tue Jul 18 12:12:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nBlocking $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ clock $end
$var reg 1 % d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
x#
x"
x!
$end
#3
0%
1#
0"
1!
1$
#6
0$
#9
1$
#12
0$
#13
0!
1%
0#
1"
#15
1$
#18
0$
#21
1$
#23
