Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read = 0, Write = 0, In = 00
TIME =                    7, Read = 0, Write = 1, In = 24
TIME =                   14, Read = 0, Write = 1, In = 81
TIME =                   17, Read = 0, Write = 1, In = 09
TIME =                   23, Read = 0, Write = 1, In = 63
TIME =                   28, Read = 0, Write = 1, In = 0d
TIME =                   31, Read = 0, Write = 1, In = 8d
TIME =                   37, Read = 0, Write = 1, In = 65
TIME =                   41, Read = 0, Write = 1, In = 12
TIME =                   43, Read = 0, Write = 1, In = 01
TIME =                   44, Read = 0, Write = 1, In = 0d
TIME =                   51, Read = 1, Write = 0, In = 0d
TIME =                   97, Read = 0, Write = 0, In = 0d
TIME =                  110, Read = 0, Write = 1, In = 76
TIME =                  112, Read = 0, Write = 1, In = 3d
TIME =                  113, Read = 0, Write = 1, In = ed
TIME =                  121, Read = 1, Write = 0, In = ed
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1434 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1454 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1464 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1464 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1474 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1494 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1504 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1504 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1514 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1534 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1544 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1544 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1554 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1574 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1584 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1584 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1594 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1614 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1624 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1624 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1634 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  164, Read = 0, Write = 0, In = ed
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1654 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1664 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1664 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  167, Read = 0, Write = 1, In = ed
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1674 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1694 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1704 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1704 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  171, Read = 0, Write = 0, In = ed
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1714 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1734 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1744 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1744 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1754 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1764 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  177, Read = 0, Write = 0, In = 8c
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1774 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  178, Read = 0, Write = 1, In = 8c
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1784 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1784 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1794 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1814 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  182, Read = 0, Write = 0, In = 8c
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1824 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1824 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1834 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1854 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1864 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1864 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1874 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  188, Read = 0, Write = 0, In = f9
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1884 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  189, Read = 0, Write = 1, In = f9
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1894 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1904 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1904 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1914 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  192, Read = 0, Write = 0, In = f9
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1934 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1944 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1944 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1954 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 1964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1974 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 1984 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 1984 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 1994 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2004 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2004 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  200, Read = 0, Write = 0, In = c6
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2014 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2024 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2024 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2034 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2044 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2044 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  205, Read = 0, Write = 1, In = c6
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2054 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  206, Read = 0, Write = 0, In = c6
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2064 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2064 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2074 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2094 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2104 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2104 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2114 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  212, Read = 0, Write = 0, In = c5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2124 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2124 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2134 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2144 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2144 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  214, Read = 0, Write = 1, In = c5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2154 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2174 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2184 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2184 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  219, Read = 0, Write = 0, In = c5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2194 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2204 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2204 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2214 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2224 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2224 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  223, Read = 0, Write = 0, In = aa
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2234 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2244 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2244 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2254 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  226, Read = 0, Write = 1, In = aa
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2264 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2264 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2274 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2284 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2284 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  228, Read = 0, Write = 0, In = aa
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2294 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2304 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2304 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2314 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2324 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2324 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2334 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2344 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2344 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2354 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  235, Read = 0, Write = 0, In = e5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2374 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2384 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2384 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2394 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  240, Read = 0, Write = 1, In = e5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2404 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2404 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2414 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2424 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  242, Read = 0, Write = 0, In = e5
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2434 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2454 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2464 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2464 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2474 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  248, Read = 0, Write = 0, In = 77
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2494 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2504 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2504 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  251, Read = 0, Write = 1, In = 77
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2514 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2534 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2544 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2544 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  255, Read = 0, Write = 0, In = 77
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2554 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2574 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2584 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2584 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2594 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2614 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  262, Read = 0, Write = 0, In = 12
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2624 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2624 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2634 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  263, Read = 0, Write = 1, In = 12
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2644 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  265, Read = 0, Write = 0, In = 12
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2654 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2664 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2664 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2674 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2684 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  269, Read = 0, Write = 0, In = 8f
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2694 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2704 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2704 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2714 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  272, Read = 0, Write = 1, In = 8f
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2724 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  273, Read = 0, Write = 0, In = 8f
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2734 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2744 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2744 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2754 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2774 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  277, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2784 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2784 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2794 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2814 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2824 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2824 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2834 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2854 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2864 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2864 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  287, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2874 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2894 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  290, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2904 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2904 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2914 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2934 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2944 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2944 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2954 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 2964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2964 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  297, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2974 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 2984 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 2984 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 2994 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3004 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3004 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  301, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3014 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3024 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3024 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3034 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3044 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3044 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3054 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3064 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3064 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3074 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3094 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  310, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3104 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3104 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3114 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3124 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3124 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  313, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3134 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3144 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3144 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3154 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3174 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  318, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3184 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3184 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3194 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3204 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3204 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  321, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3214 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3224 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3224 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3234 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3244 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3244 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  325, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3254 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3264 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3264 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  327, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3274 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3284 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3284 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  329, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3294 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3304 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3304 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3314 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3324 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3324 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3334 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  334, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3344 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3344 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3354 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3374 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3384 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3384 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3394 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3404 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3404 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  341, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3414 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3424 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  343, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3434 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3454 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3464 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3464 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3474 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3494 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3504 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3504 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3514 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  352, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3534 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3544 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3544 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3554 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  356, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3574 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3584 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3584 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3594 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3614 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  362, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3624 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3624 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3634 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3654 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  366, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3664 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3664 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3674 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3694 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3704 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3704 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3714 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3724 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  373, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3734 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  374, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3744 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3744 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3754 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3774 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3784 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3784 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3794 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3814 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3824 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3824 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  383, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3834 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3844 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  385, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3854 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3864 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3864 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3874 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3894 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3904 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3904 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3914 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  392, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3934 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3944 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3944 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  395, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3954 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 3964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3974 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 3984 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 3984 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  399, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 3994 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4004 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4004 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4014 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  402, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4024 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4024 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4034 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4044 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4044 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4054 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  406, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4064 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4064 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4074 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  408, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4084 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4094 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4104 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4104 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4114 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4124 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4124 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4134 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4144 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4144 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  415, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4154 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4164 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4174 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  418, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4184 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4184 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4194 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4204 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4204 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4214 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4224 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4224 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  423, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4234 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4244 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4244 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  425, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4254 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4264 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4264 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4274 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4284 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4284 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  429, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4294 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4304 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4304 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4314 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4324 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4324 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  433, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4334 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4344 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4344 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4354 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4364 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4374 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4384 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4384 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  439, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4394 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  440, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4404 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4404 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4414 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4434 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4444 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4454 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  446, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4464 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4464 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  447, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4474 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4484 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4494 ps $period (posedge I,(0:0:0),notifier) 
TIME =                  450, Read = 1, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4504 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4504 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4514 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4524 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4524 ps $period (negedge I,(0:0:0),notifier) 
TIME =                  453, Read = 0, Write = 0, In = f2
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4534 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4544 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4544 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4554 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4564 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4574 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4584 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4584 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4594 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4604 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4614 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4624 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4624 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4634 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4644 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4654 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4664 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4664 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4674 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4684 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4694 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4704 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4704 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4714 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4724 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4734 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4744 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4744 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4754 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4764 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4774 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4784 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4784 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4794 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4804 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4814 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4824 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4824 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4834 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4844 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4854 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4864 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4864 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4874 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4884 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4894 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4904 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4904 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4914 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4924 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4934 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4944 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4944 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4954 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk326_466 at time 4964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4964 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4974 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/RD_CLK_IBUF_BUFG_inst/TChk327_467 at time 4984 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 326: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk326_466 at time 4984 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFGCE.v" Line 327: Timing violation in scope /testbench/tb/WR_CLK_IBUF_BUFG_inst/TChk327_467 at time 4994 ps $period (posedge I,(0:0:0),notifier) 
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 5 ns : File "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v" Line 179
