\hypertarget{struct_s_y_s_c_f_g___type_def}{}\section{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}


Sys\+Tem Configuration.  




{\ttfamily \#include $<$stm32f030x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{C\+F\+G\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}{R\+E\+S\+E\+R\+V\+ED}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}{E\+X\+T\+I\+CR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{C\+F\+G\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_af255aae9744713ab5aa5bd3951f22a05}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}25\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a36d57c94f151100a15485a6cbbdf60e8}{I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Sys\+Tem Configuration. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+F\+G\+R1@{C\+F\+G\+R1}}
\index{C\+F\+G\+R1@{C\+F\+G\+R1}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+G\+R1}{CFGR1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+G\+R1}

S\+Y\+S\+C\+FG configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+F\+G\+R2@{C\+F\+G\+R2}}
\index{C\+F\+G\+R2@{C\+F\+G\+R2}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+G\+R2}{CFGR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+G\+R2}

S\+Y\+S\+C\+FG configuration register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}\label{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}}
\index{E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+X\+T\+I\+CR}{EXTICR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+X\+T\+I\+CR}

S\+Y\+S\+C\+FG external interrupt configuration register, Address offset\+: 0x14-\/0x08 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a36d57c94f151100a15485a6cbbdf60e8}\label{struct_s_y_s_c_f_g___type_def_a36d57c94f151100a15485a6cbbdf60e8}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR@{I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR}}
\index{I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR@{I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR}{IT\_LINE\_SR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+T\+\_\+\+L\+I\+N\+E\+\_\+\+SR}

S\+Y\+S\+C\+FG configuration I\+T\+\_\+\+L\+I\+NE register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_s_y_s_c_f_g___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED}

Reserved, 0x04 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_af255aae9744713ab5aa5bd3951f22a05}\label{struct_s_y_s_c_f_g___type_def_af255aae9744713ab5aa5bd3951f22a05}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved + C\+O\+MP, 0x1C 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
