Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jul 20 13:02:38 2023
| Host         : PORTATIL-JAVIER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     8           
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.322       -9.782                      8                  122        0.132        0.000                      0                  122        3.500        0.000                       0                    60  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_pin        {0.000 4.000}        8.000           125.000         
virtual_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             4.178        0.000                      0                  112        0.132        0.000                      0                  112        3.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              5.613        0.000                      0                    2        0.257        0.000                      0                    2  
clk_pin        virtual_clock       -1.322       -9.782                      8                    8        1.187        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.056ns (28.430%)  route 2.658ns (71.570%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.990     7.087    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X111Y46        LUT4 (Prop_lut4_I3_O)        0.150     7.237 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.587     7.824    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X111Y45        LUT4 (Prop_lut4_I3_O)        0.326     8.150 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.508     8.658    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X110Y45        LUT4 (Prop_lut4_I0_O)        0.124     8.782 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.574     9.356    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y45        FDRE (Setup_fdre_C_D)       -0.047    13.534    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.064ns (29.966%)  route 2.487ns (70.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.990     7.087    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X111Y46        LUT5 (Prop_lut5_I0_O)        0.124     7.211 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.901     8.112    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X110Y45        LUT4 (Prop_lut4_I1_O)        0.152     8.264 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.596     8.860    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I5_O)        0.332     9.192 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.192    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y46        FDRE (Setup_fdre_C_D)        0.031    13.612    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.064ns (32.521%)  route 2.208ns (67.479%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.990     7.087    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X111Y46        LUT5 (Prop_lut5_I0_O)        0.124     7.211 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.901     8.112    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X110Y45        LUT4 (Prop_lut4_I1_O)        0.152     8.264 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.317     8.581    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I5_O)        0.332     8.913 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.913    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y46        FDRE (Setup_fdre_C_D)        0.031    13.612    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.056ns (33.543%)  route 2.092ns (66.457%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.990     7.087    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X111Y46        LUT4 (Prop_lut4_I3_O)        0.150     7.237 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.587     7.824    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X111Y45        LUT4 (Prop_lut4_I3_O)        0.326     8.150 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.516     8.666    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X110Y45        LUT4 (Prop_lut4_I0_O)        0.124     8.790 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     8.790    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state__1[1]
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y45        FDRE (Setup_fdre_C_D)        0.029    13.610    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.994ns (34.223%)  route 1.911ns (65.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y43        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.849     7.008    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.150     7.158 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.683     7.841    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.326     8.167 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.546    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X111Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X111Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X111Y45        FDRE (Setup_fdre_C_CE)      -0.205    13.376    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.994ns (34.223%)  route 1.911ns (65.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y43        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.849     7.008    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.150     7.158 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.683     7.841    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.326     8.167 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.546    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X111Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X111Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X111Y45        FDRE (Setup_fdre_C_CE)      -0.205    13.376    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.828ns (28.005%)  route 2.129ns (71.995%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.990     7.087    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X111Y46        LUT5 (Prop_lut5_I0_O)        0.124     7.211 f  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.447     7.658    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X113Y45        LUT3 (Prop_lut3_I2_O)        0.124     7.782 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2/O
                         net (fo=8, routed)           0.692     8.474    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_2_n_0
    SLICE_X113Y44        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.598    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[3]_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y44        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X113Y44        FDRE (Setup_fdre_C_D)        0.031    13.612    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.994ns (36.608%)  route 1.721ns (63.392%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y43        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.849     7.008    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.150     7.158 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.683     7.841    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.326     8.167 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.190     8.357    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y45        FDRE (Setup_fdre_C_CE)      -0.205    13.376    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.994ns (36.608%)  route 1.721ns (63.392%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y43        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.849     7.008    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X111Y45        LUT3 (Prop_lut3_I0_O)        0.150     7.158 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.683     7.841    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.326     8.167 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.190     8.357    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699    13.182    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.434    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X110Y45        FDRE (Setup_fdre_C_CE)      -0.205    13.376    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.842ns (34.323%)  route 1.611ns (65.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 13.183 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.880     5.642    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X111Y47        FDSE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDSE (Prop_fdse_C_Q)         0.419     6.061 f  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/Q
                         net (fo=7, routed)           0.704     6.766    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.299     7.065 f  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_3/O
                         net (fo=2, routed)           0.506     7.571    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_3_n_0
    SLICE_X111Y47        LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=7, routed)           0.401     8.096    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.700    13.183    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X110Y47        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism              0.437    13.620    
                         clock uncertainty           -0.035    13.585    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429    13.156    system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  5.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=2, routed)           0.087     1.815    system_i/uart_led_0/inst/led_ctl_i0/char_data[0]
    SLICE_X112Y46        LUT3 (Prop_lut3_I0_O)        0.048     1.863 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[4]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.131     1.731    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=2, routed)           0.087     1.815    system_i/uart_led_0/inst/led_ctl_i0/char_data[0]
    SLICE_X112Y46        LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.120     1.720    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.935%)  route 0.084ns (31.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 f  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.084     1.812    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[0]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X110Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.092     1.692    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.207ns (36.108%)  route 0.366ns (63.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.586    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           0.366     2.116    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]_0
    SLICE_X112Y46        LUT3 (Prop_lut3_I1_O)        0.043     2.159 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.159    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[5]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.131     1.989    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.005%)  route 0.327ns (60.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.638     1.585    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y53        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.164     1.749 f  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          0.327     2.076    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X113Y45        LUT6 (Prop_lut6_I2_O)        0.045     2.121 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.091     1.949    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.122     1.849    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y45        LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.894    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X112Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.121     1.721    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=15, routed)          0.124     1.851    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X112Y45        LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1_n_0
    SLICE_X112Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X112Y45        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.120     1.720    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.330%)  route 0.366ns (63.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.586    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           0.366     2.116    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[0]_0
    SLICE_X112Y46        LUT3 (Prop_lut3_I1_O)        0.045     2.161 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.161    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[1]_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.121     1.979    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X111Y44        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.127     1.855    system_i/uart_led_0/inst/led_ctl_i0/rx_data_rdy
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.502     1.603    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.070     1.673    system_i/uart_led_0/inst/led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X112Y46        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.861    system_i/uart_led_0/inst/led_ctl_i0/led_pipeline_reg[3]
    SLICE_X113Y47        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.912     2.106    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y47        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.066     1.670    system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y45  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y44  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y46  system_i/uart_led_0/inst/led_ctl_i0/char_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 1.459ns (19.490%)  route 6.029ns (80.510%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    R18                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           6.029     7.488    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_pin
    SLICE_X112Y53        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.689    13.171    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y53        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.025    13.146    
    SLICE_X112Y53        FDRE (Setup_fdre_C_D)       -0.045    13.101    system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.448ns (19.349%)  route 6.036ns (80.651%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 13.172 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           6.036     7.484    system_i/uart_led_0/inst/meta_harden_btn_i0/btn_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    Y9                                                0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    11.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.690    13.172    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.172    
                         clock uncertainty           -0.025    13.147    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)       -0.045    13.102    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  5.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.378ns (20.732%)  route 5.268ns (79.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.378     0.878 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           5.268     6.146    system_i/uart_led_0/inst/meta_harden_btn_i0/btn_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.869     5.631    system_i/uart_led_0/inst/meta_harden_btn_i0/clk_pin
    SLICE_X112Y51        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.025     5.656    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.232     5.888    system_i/uart_led_0/inst/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -5.888    
                         arrival time                           6.146    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.389ns (20.889%)  route 5.261ns (79.111%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    R18                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    R18                  IBUF (Prop_ibuf_I_O)         1.389     0.889 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           5.261     6.150    system_i/uart_led_0/inst/meta_harden_rst_i0/rst_pin
    SLICE_X112Y53        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.868     5.630    system_i/uart_led_0/inst/meta_harden_rst_i0/clk_pin
    SLICE_X112Y53        FDRE                                         r  system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.025     5.655    
    SLICE_X112Y53        FDRE (Hold_fdre_C_D)         0.232     5.887    system_i/uart_led_0/inst/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -1.322ns,  Total Violation       -9.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 3.993ns (70.600%)  route 1.663ns (29.400%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y43        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.663     7.760    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    11.297 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.297    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 4.125ns (72.958%)  route 1.529ns (27.042%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.419     6.060 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.529     7.589    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.706    11.295 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.295    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 3.978ns (70.524%)  route 1.663ns (29.476%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.663     7.760    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.283 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.283    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 3.987ns (72.326%)  route 1.526ns (27.674%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.879     5.641    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y43        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.526     7.623    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.154 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.154    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 3.986ns (72.320%)  route 1.526ns (27.680%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.880     5.642    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y47        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.526     7.624    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.154 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.154    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 3.970ns (72.239%)  route 1.526ns (27.761%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.880     5.642    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y48        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.526     7.624    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.138 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.138    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 3.968ns (72.232%)  route 1.526ns (27.768%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.880     5.642    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y49        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.526     7.624    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.136 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.136    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.958ns (72.179%)  route 1.526ns (27.821%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.880     5.642    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y0         FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456     6.098 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.526     7.624    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.126 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.126    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 2.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 -1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 1.344ns (82.732%)  route 0.281ns (17.268%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641     1.588    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y0         FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.212 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.212    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 1.354ns (82.841%)  route 0.281ns (17.159%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641     1.588    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y49        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.223 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.223    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 1.356ns (82.855%)  route 0.281ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641     1.588    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y48        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.224 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.224    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 1.372ns (83.021%)  route 0.281ns (16.979%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.641     1.588    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y47        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.240 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.240    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 1.373ns (83.034%)  route 0.281ns (16.966%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y43        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.281     2.008    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.240 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.240    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.364ns (80.486%)  route 0.331ns (19.514%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.331     2.059    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.282 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.282    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 1.413ns (83.267%)  route 0.284ns (16.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y45        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.284     1.999    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.285     3.284 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.284    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 1.379ns (80.650%)  route 0.331ns (19.350%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.640     1.587    system_i/uart_led_0/inst/led_ctl_i0/clk_pin
    SLICE_X113Y43        FDRE                                         r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/uart_led_0/inst/led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.331     2.059    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.296 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.296    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 2.000     2.025    
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  1.271    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.454ns  (logic 0.000ns (0.000%)  route 5.454ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=1, routed)           5.454     5.454    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/rxd_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.699     5.182    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.523ns  (logic 0.000ns (0.000%)  route 2.523ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=1, routed)           2.523     2.523    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/rxd_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.105    system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X111Y46        FDRE                                         r  system_i/uart_led_0/inst/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





