#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-210-g139c415)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x2843c20 .scope module, "test" "test" 2 7;
 .timescale 0 0;
v0x2874db0_0 .net "clk", 0 0, L_0x2885960;  1 drivers
v0x2874ea0_0 .var "mem_address", 31 0;
v0x2874f60_0 .net "mem_data_out", 31 0, L_0x2875610;  1 drivers
v0x2875060_0 .net "mem_ready", 0 0, L_0x2875790;  1 drivers
v0x2875130_0 .net "mem_res_valid", 0 0, L_0x28756d0;  1 drivers
v0x2875220_0 .var "mem_valid", 0 0;
v0x28752f0_0 .net "reset", 0 0, L_0x28858c0;  1 drivers
S_0x2843760 .scope module, "my_mem" "memory" 2 31, 3 8 0, S_0x2843c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /INPUT 32 "i_data"
    .port_info 4 /INPUT 1 "i_valid"
    .port_info 5 /INPUT 1 "i_res_ready"
    .port_info 6 /INPUT 1 "i_cmd"
    .port_info 7 /OUTPUT 32 "o_data"
    .port_info 8 /OUTPUT 1 "o_res_valid"
    .port_info 9 /OUTPUT 1 "o_ready"
P_0x2843f60 .param/l "ADDRESS_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x2843fa0 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
P_0x2843fe0 .param/l "READ_DELAY" 0 3 12, +C4<00000000000000000000000000010110>;
P_0x2844020 .param/l "SIZE" 0 3 11, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x2844060 .param/l "WRITE_DELAY" 0 3 13, +C4<00000000000000000000000000001111>;
L_0x2875610 .functor BUFZ 32, v0x2873a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28756d0 .functor BUFZ 1, v0x2874400_0, C4<0>, C4<0>, C4<0>;
L_0x2875790 .functor BUFZ 1, v0x2874340_0, C4<0>, C4<0>, C4<0>;
v0x28736d0_0 .net *"_s2", 29 0, L_0x28753e0;  1 drivers
L_0x2b03ed509018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28737d0_0 .net *"_s4", 1 0, L_0x2b03ed509018;  1 drivers
v0x28738b0_0 .net "cell_address", 31 0, L_0x28754d0;  1 drivers
v0x28739a0_0 .net "clk", 0 0, L_0x2885960;  alias, 1 drivers
v0x2873a60_0 .var "data", 31 0;
v0x2873b90_0 .net "i_address", 31 0, v0x2874ea0_0;  1 drivers
L_0x2b03ed5090f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2873c70_0 .net "i_cmd", 0 0, L_0x2b03ed5090f0;  1 drivers
L_0x2b03ed509060 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2873d30_0 .net "i_data", 31 0, L_0x2b03ed509060;  1 drivers
L_0x2b03ed5090a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2873e10_0 .net "i_res_ready", 0 0, L_0x2b03ed5090a8;  1 drivers
v0x2873f60_0 .net "i_valid", 0 0, v0x2875220_0;  1 drivers
v0x2874020 .array "memory_cells", 262144 0, 31 0;
v0x28740e0_0 .net "o_data", 31 0, L_0x2875610;  alias, 1 drivers
v0x28741c0_0 .net "o_ready", 0 0, L_0x2875790;  alias, 1 drivers
v0x2874280_0 .net "o_res_valid", 0 0, L_0x28756d0;  alias, 1 drivers
v0x2874340_0 .var "ready", 0 0;
v0x2874400_0 .var "res_valid", 0 0;
v0x28744c0_0 .net "reset", 0 0, L_0x28858c0;  alias, 1 drivers
E_0x2857690 .event posedge, v0x28739a0_0;
L_0x28753e0 .part v0x2874ea0_0, 2, 30;
L_0x28754d0 .concat [ 30 2 0 0], L_0x28753e0, L_0x2b03ed509018;
S_0x283ea50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 42, 3 42 0, S_0x2843760;
 .timescale 0 0;
v0x284db00_0 .var/i "fd", 31 0;
v0x2873440_0 .var/str "file";
v0x2873500_0 .var/i "result", 31 0;
v0x28735f0_0 .var/i "size", 31 0;
S_0x28747b0 .scope module, "my_sim" "sim" 2 47, 4 4 0, S_0x2843c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
P_0x2874960 .param/l "MAX_CYCLES" 0 4 4, +C4<00000000000000000010011100010000>;
L_0x28858c0 .functor BUFZ 1, v0x2874cd0_0, C4<0>, C4<0>, C4<0>;
L_0x2885960 .functor BUFZ 1, v0x2874b30_0, C4<0>, C4<0>, C4<0>;
v0x2874a40_0 .net "clk", 0 0, L_0x2885960;  alias, 1 drivers
v0x2874b30_0 .var "clk_reg", 0 0;
v0x2874bd0_0 .net "reset", 0 0, L_0x28858c0;  alias, 1 drivers
v0x2874cd0_0 .var "reset_reg", 0 0;
    .scope S_0x2843760;
T_0 ;
    %fork t_1, S_0x283ea50;
    %jmp t_0;
    .scope S_0x283ea50;
t_1 ;
    %vpi_func 3 45 "$value$plusargs" 32, "img=%s", v0x2873440_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_func 3 47 "$fopen" 32, v0x2873440_0, "r" {0 0 0};
    %store/vec4 v0x284db00_0, 0, 32;
    %vpi_func 3 48 "$fseek" 32, v0x284db00_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %store/vec4 v0x2873500_0, 0, 32;
    %vpi_func 3 49 "$ftell" 32, v0x284db00_0 {0 0 0};
    %store/vec4 v0x2873500_0, 0, 32;
    %vpi_call/w 3 50 "$fclose", v0x284db00_0 {0 0 0};
    %load/vec4 v0x2873500_0;
    %pushi/vec4 11, 0, 32;
    %div/s;
    %store/vec4 v0x28735f0_0, 0, 32;
    %vpi_call/w 3 55 "$display", "Loading img file: %s, file size: %d, cells: %d", v0x2873440_0, v0x2873500_0, v0x28735f0_0 {0 0 0};
    %load/vec4 v0x28735f0_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 56 "$readmemh", v0x2873440_0, v0x2874020, 32'sb00000000000000000000000000000000, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 57 "$display", "The first word is: %x", &A<v0x2874020, 0> {0 0 0};
    %vpi_call/w 3 58 "$display", "The second word is: %x", &A<v0x2874020, 1> {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 60 "$display", "Please specify input image file '+img'" {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x2843760;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x2843760;
T_1 ;
    %wait E_0x2857690;
    %load/vec4 v0x28744c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2874340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2874400_0, 0, 1;
    %pushi/vec4 1, 1, 32;
    %store/vec4 v0x2873a60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x28744c0_0;
    %nor/r;
    %load/vec4 v0x2873f60_0;
    %and;
    %load/vec4 v0x28741c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x2873c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.4 ;
    %delay 22, 0;
    %ix/getv 4, v0x28738b0_0;
    %load/vec4a v0x2874020, 4;
    %assign/vec4 v0x2873a60_0, 0;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2874400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2874340_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %delay 15, 0;
    %load/vec4 v0x2873d30_0;
    %ix/getv 3, v0x28738b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2874020, 0, 4;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2874400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2874340_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.2 ;
    %load/vec4 v0x28744c0_0;
    %nor/r;
    %load/vec4 v0x2874400_0;
    %and;
    %load/vec4 v0x2873e10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2874340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2874400_0, 0;
    %pushi/vec4 1, 1, 32;
    %assign/vec4 v0x2873a60_0, 0;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28747b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2874cd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x28747b0;
T_3 ;
    %vpi_call/w 4 14 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 4 15 "$dumpvars" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2874cd0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 4 17 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28747b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2874b30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x28747b0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x2874b30_0;
    %inv;
    %assign/vec4 v0x2874b30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2843c20;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2874ea0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x2843c20;
T_7 ;
    %wait E_0x2857690;
    %load/vec4 v0x28752f0_0;
    %nor/r;
    %load/vec4 v0x2875060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2875220_0, 0;
T_7.0 ;
    %load/vec4 v0x28752f0_0;
    %nor/r;
    %load/vec4 v0x2875130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2875220_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2874ea0_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x2874ea0_0, 0, 32;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mem.test.v";
    "./memory.v";
    "./sim.v";
