/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 9'h000;
    else _00_ <= celloutsig_0_5z;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= _00_[4:2];
  assign celloutsig_0_11z = { in_data[27:25], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_8z } == { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[28:26] >= in_data[7:5];
  assign celloutsig_0_8z = { celloutsig_0_3z[2:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } >= { in_data[58:52], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[146:143], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z } >= { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[157:144], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z } >= { in_data[128:124], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[132:118] <= in_data[134:120];
  assign celloutsig_1_3z = ! in_data[177:169];
  assign celloutsig_1_8z = ! { celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[70:66] || { in_data[17:14], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } || { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } || { in_data[97:96], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z } || { in_data[152:149], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_17z = in_data[59:55] * _00_[4:0];
  assign celloutsig_1_1z = in_data[112:104] * in_data[185:177];
  assign celloutsig_1_4z = celloutsig_1_1z[7:1] * in_data[138:132];
  assign celloutsig_1_18z = celloutsig_1_8z ? { celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_14z } : { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[83] ? in_data[31:28] : { in_data[78:76], celloutsig_0_0z };
  assign celloutsig_1_10z = & { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_15z = & { celloutsig_1_13z[20:13], celloutsig_1_4z };
  assign celloutsig_0_6z = ~^ { in_data[92:89], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z[4:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = ~^ { in_data[16:1], celloutsig_0_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_16z = ^ { celloutsig_1_13z[17:4], celloutsig_1_10z };
  assign celloutsig_1_19z = ^ { in_data[149:143], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_2z = ^ { in_data[172:167], celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { celloutsig_1_4z[3:2], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_1z[2:0], celloutsig_0_2z, celloutsig_0_11z } << { celloutsig_0_1z[3:2], _01_ };
  assign celloutsig_0_3z = in_data[6:4] - { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_4z[6], celloutsig_1_9z, celloutsig_1_3z } - { celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } - { celloutsig_0_3z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_13z = in_data[140:120] - { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | (in_data[5] & in_data[5]));
  assign { out_data[139:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
