// Seed: 291335910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = id_9;
  wire id_13;
  tri  id_14 = (1);
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri id_3 = 1;
  assign id_2 = 1 == 1;
  wire id_4;
  assign (weak1, highz0) id_4 = id_1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_1, id_4, id_4
  );
endmodule
