

================================================================
== Vivado HLS Report for 'VMRouterDispatcher_AddStub'
================================================================
* Date:           Fri Sep  1 16:13:00 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        vmrouter_2
* Solution:       solution1-dependencies
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.33ns
ST_1: HLSReducedStubLayer_index_V_wr [1/1] 1.33ns
:0  %HLSReducedStubLayer_index_V_wr = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %HLSReducedStubLayer_index_V_write)

ST_1: HLSReducedStubLayer_pt_V_write_1 [1/1] 1.33ns
:1  %HLSReducedStubLayer_pt_V_write_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %HLSReducedStubLayer_pt_V_write)

ST_1: HLSReducedStubLayer_r_V_write_s [1/1] 1.33ns
:2  %HLSReducedStubLayer_r_V_write_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %HLSReducedStubLayer_r_V_write)

ST_1: HLSReducedStubLayer_phi_V_writ [1/1] 1.33ns
:3  %HLSReducedStubLayer_phi_V_writ = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %HLSReducedStubLayer_phi_V_write)

ST_1: HLSReducedStubLayer_z_V_write_s [1/1] 1.33ns
:4  %HLSReducedStubLayer_z_V_write_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %HLSReducedStubLayer_z_V_write)

ST_1: mrv [1/1] 0.00ns
:5  %mrv = insertvalue { i4, i3, i2, i3, i6 } undef, i4 %HLSReducedStubLayer_z_V_write_s, 0

ST_1: mrv_1 [1/1] 0.00ns
:6  %mrv_1 = insertvalue { i4, i3, i2, i3, i6 } %mrv, i3 %HLSReducedStubLayer_phi_V_writ, 1

ST_1: mrv_2 [1/1] 0.00ns
:7  %mrv_2 = insertvalue { i4, i3, i2, i3, i6 } %mrv_1, i2 %HLSReducedStubLayer_r_V_write_s, 2

ST_1: mrv_3 [1/1] 0.00ns
:8  %mrv_3 = insertvalue { i4, i3, i2, i3, i6 } %mrv_2, i3 %HLSReducedStubLayer_pt_V_write_1, 3

ST_1: mrv_4 [1/1] 0.00ns
:9  %mrv_4 = insertvalue { i4, i3, i2, i3, i6 } %mrv_3, i6 %HLSReducedStubLayer_index_V_wr, 4

ST_1: stg_12 [1/1] 0.00ns
:10  ret { i4, i3, i2, i3, i6 } %mrv_4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ HLSReducedStubLayer_z_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HLSReducedStubLayer_phi_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HLSReducedStubLayer_r_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HLSReducedStubLayer_pt_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HLSReducedStubLayer_index_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HLSReducedStubLayer_index_V_wr   (read       ) [ 00]
HLSReducedStubLayer_pt_V_write_1 (read       ) [ 00]
HLSReducedStubLayer_r_V_write_s  (read       ) [ 00]
HLSReducedStubLayer_phi_V_writ   (read       ) [ 00]
HLSReducedStubLayer_z_V_write_s  (read       ) [ 00]
mrv                              (insertvalue) [ 00]
mrv_1                            (insertvalue) [ 00]
mrv_2                            (insertvalue) [ 00]
mrv_3                            (insertvalue) [ 00]
mrv_4                            (insertvalue) [ 00]
stg_12                           (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="HLSReducedStubLayer_z_V_write">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSReducedStubLayer_z_V_write"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HLSReducedStubLayer_phi_V_write">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSReducedStubLayer_phi_V_write"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HLSReducedStubLayer_r_V_write">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSReducedStubLayer_r_V_write"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HLSReducedStubLayer_pt_V_write">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSReducedStubLayer_pt_V_write"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="HLSReducedStubLayer_index_V_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSReducedStubLayer_index_V_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="HLSReducedStubLayer_index_V_wr_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="6" slack="0"/>
<pin id="22" dir="0" index="1" bw="6" slack="0"/>
<pin id="23" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSReducedStubLayer_index_V_wr/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="HLSReducedStubLayer_pt_V_write_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="3" slack="0"/>
<pin id="28" dir="0" index="1" bw="3" slack="0"/>
<pin id="29" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSReducedStubLayer_pt_V_write_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="HLSReducedStubLayer_r_V_write_s_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="2" slack="0"/>
<pin id="34" dir="0" index="1" bw="2" slack="0"/>
<pin id="35" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSReducedStubLayer_r_V_write_s/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="HLSReducedStubLayer_phi_V_writ_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSReducedStubLayer_phi_V_writ/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="HLSReducedStubLayer_z_V_write_s_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSReducedStubLayer_z_V_write_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="mrv_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mrv_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="18" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mrv_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mrv_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="18" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mrv_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="8" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="44" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="50" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="32" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="26" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="2"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: VMRouterDispatcher_AddStub : HLSReducedStubLayer_z_V_write | {1 }
	Port: VMRouterDispatcher_AddStub : HLSReducedStubLayer_phi_V_write | {1 }
	Port: VMRouterDispatcher_AddStub : HLSReducedStubLayer_r_V_write | {1 }
	Port: VMRouterDispatcher_AddStub : HLSReducedStubLayer_pt_V_write | {1 }
	Port: VMRouterDispatcher_AddStub : HLSReducedStubLayer_index_V_write | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		stg_12 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|
| Operation|               Functional Unit               |
|----------|---------------------------------------------|
|          |  HLSReducedStubLayer_index_V_wr_read_fu_20  |
|          | HLSReducedStubLayer_pt_V_write_1_read_fu_26 |
|   read   |  HLSReducedStubLayer_r_V_write_s_read_fu_32 |
|          |  HLSReducedStubLayer_phi_V_writ_read_fu_38  |
|          |  HLSReducedStubLayer_z_V_write_s_read_fu_44 |
|----------|---------------------------------------------|
|          |                  mrv_fu_50                  |
|          |                 mrv_1_fu_56                 |
|insertvalue|                 mrv_2_fu_62                 |
|          |                 mrv_3_fu_68                 |
|          |                 mrv_4_fu_74                 |
|----------|---------------------------------------------|
|   Total  |                                             |
|----------|---------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
