============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:16:16 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          23    53.969    gscl45nm 
AOI21X1         32    90.106    gscl45nm 
BUFX2           72   168.948    gscl45nm 
DFFSR           36   371.686    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1            71   333.203    gscl45nm 
INVX1          149   209.777    gscl45nm 
MUX2X1          27   101.369    gscl45nm 
NAND2X1          1     1.877    gscl45nm 
NAND3X1          5    11.732    gscl45nm 
NOR2X1           1     2.346    gscl45nm 
NOR3X1           1     2.816    gscl45nm 
OAI21X1         19    53.500    gscl45nm 
OR2X1            4     9.386    gscl45nm 
XOR2X1           9    42.237    gscl45nm 
-----------------------------------------
total          451  1461.870             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        36  371.686   25.4 
inverter         149  209.777   14.3 
buffer            72  168.948   11.6 
logic            194  711.459   48.7 
-------------------------------------
total            451 1461.869  100.0 

