$comment
	File created using the following command:
		vcd file codificador.msim.vcd -direction
$end
$date
	Thu Jul 23 20:29:42 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module codificador_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ a3 $end
$var wire 1 % enable_out $end
$var wire 1 & y0 $end
$var wire 1 ' y1 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . y1~output_o $end
$var wire 1 / y0~output_o $end
$var wire 1 0 enable_out~output_o $end
$var wire 1 1 a2~input_o $end
$var wire 1 2 a3~input_o $end
$var wire 1 3 inst~0_combout $end
$var wire 1 4 a1~input_o $end
$var wire 1 5 inst2~combout $end
$var wire 1 6 a0~input_o $end
$var wire 1 7 inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
13
04
05
06
07
$end
#62500
1!
16
17
10
1%
#125000
1"
0!
14
06
15
1/
1&
#187500
1!
16
#250000
1#
0"
0!
11
04
06
03
05
0/
1.
1'
0&
#312500
1!
16
#375000
1"
0!
14
06
#437500
1!
16
#500000
1$
0#
0"
0!
12
01
04
06
15
1/
1&
#562500
1!
16
#625000
1"
0!
14
06
#687500
1!
16
#750000
1#
0"
0!
11
04
06
#812500
1!
16
#875000
1"
0!
14
06
#937500
1!
16
#1000000
