Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Yitbarek, S.F., Aga, M.T., Das, R., Austin, T.","Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920835,"313","324",,,10.1109/HPCA.2017.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019605102&doi=10.1109%2fHPCA.2017.10&partnerID=40&md5=f93dedead09a8e51432b092350cd7452",Conference Paper,Scopus,2-s2.0-85019605102
"Aga, S., Jeloka, S., Subramaniyan, A., Narayanasamy, S., Blaauw, D., Das, R.","Compute Caches",2017,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 7920849,"481","492",,,10.1109/HPCA.2017.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019611560&doi=10.1109%2fHPCA.2017.21&partnerID=40&md5=d5ef666712f48414eddb9719e6172c10",Conference Paper,Scopus,2-s2.0-85019611560
"Dreslinski, R., Sewell, K., Manville, T., Satpathy, S., Pinckney, N., Blake, G., Cieslak, M., Das, R., Wenisch, T., Sylvester, D., Blaauw, D., Mudge, T.","Swizzle Switch: A self-arbitrating high-radix crossbar for NoC systems",2016,"2012 IEEE Hot Chips 24 Symposium, HCS 2012",,, 7476481,"","",,,10.1109/HOTCHIPS.2012.7476481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979995274&doi=10.1109%2fHOTCHIPS.2012.7476481&partnerID=40&md5=bfce4267a39b72b39eb1515975f01771",Conference Paper,Scopus,2-s2.0-84979995274
"Ausavarungnirun, R., Fallin, C., Yu, X., Chang, K.K.-W., Nazario, G., Das, R., Loh, G.H., Mutlu, O.","A case for hierarchical rings with deflection routing: An energy-efficient on-chip communication substrate",2016,"Parallel Computing","54",,,"29","45",,1,10.1016/j.parco.2016.01.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959483204&doi=10.1016%2fj.parco.2016.01.009&partnerID=40&md5=a85b045e97cef2640f5920e335df79de",Article,Scopus,2-s2.0-84959483204
"Yitbarek, S.F., Yang, T., Das, R., Austin, T.","Exploring specialized near-memory processing for data intensive operations",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459537,"1449","1452",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973595867&partnerID=40&md5=13d9bbe01caeb6b118eee6548db91a61",Conference Paper,Scopus,2-s2.0-84973595867
"Aweke, Z.B., Yitbarek, S.F., Qiao, R., Das, R., Hicks, M., Oren, Y., Austin, T.","ANVIL: Software-based protection against next-generation rowhammer attacks",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"743","755",,8,10.1145/2872362.2872390,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975229566&doi=10.1145%2f2872362.2872390&partnerID=40&md5=286d6ca18d5e56e636eecee403b83036",Conference Paper,Scopus,2-s2.0-84975229566
"Lukefahr, A., Padmanabha, S., Das, R., Sleiman, F.M., Dreslinski, R.G., Wenisch, T.F., Mahlke, S.","Exploring fine-grained heterogeneity with composite cores",2016,"IEEE Transactions on Computers","65","2", 7079483,"535","547",,2,10.1109/TC.2015.2419669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962090203&doi=10.1109%2fTC.2015.2419669&partnerID=40&md5=300a57ebd3b17181e87177ceeb90f5b4",Article,Scopus,2-s2.0-84962090203
"Padmanabha, S., Lukefahr, A., Das, R., Mahlke, S.","DynaMOS: Dynamic schedule migration for heterogeneous cores",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"322","333",,2,10.1145/2830772.2830791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959916909&doi=10.1145%2f2830772.2830791&partnerID=40&md5=96a6b90fcf7fe3c315d098553eea166e",Conference Paper,Scopus,2-s2.0-84959916909
"Arthur, W., Madeka, S., Das, R., Austin, T.","Locking down insecure indirection with hardware-based control-data isolation",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"115","127",,2,10.1145/2830772.2830801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959886547&doi=10.1145%2f2830772.2830801&partnerID=40&md5=5c816a68d4fea58d11db6f7bb05671c3",Conference Paper,Scopus,2-s2.0-84959886547
"Arthur, W., Mehne, B., Das, R., Austin, T.","Getting in control of your control flow with control-data isolation",2015,"Proceedings of the 2015 IEEE/ACM International Symposium on Code Generation and Optimization, CGO 2015",,, 7054189,"79","90",,5,10.1109/CGO.2015.7054189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961288130&doi=10.1109%2fCGO.2015.7054189&partnerID=40&md5=30f173771a0f8ed9e5c5d8537e008cc7",Conference Paper,Scopus,2-s2.0-84961288130
"Jeloka, S., Das, R., Dreslinski, R.G., Mudge, T., Blaauw, D.","Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011410,"471","483",,5,10.1109/MICRO.2014.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937689360&doi=10.1109%2fMICRO.2014.45&partnerID=40&md5=707c8e6e9b23790c7c6f01c37fe20d49",Conference Paper,Scopus,2-s2.0-84937689360
"Parikh, R., Das, R., Bertacco, V.","Power-aware nocs through routing and topology reconfiguration",2014,"Proceedings - Design Automation Conference",,, 2593187,"","",,22,10.1145/2593069.2593187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903201439&doi=10.1145%2f2593069.2593187&partnerID=40&md5=2a0abd65438025bde45a92062d9e1f1c",Conference Paper,Scopus,2-s2.0-84903201439
"Rao, S., Jeloka, S., Das, R., Blaauw, D., Dreslinski, R., Mudge, T.","VIX: Virtual input crossbar for efficient switch allocation",2014,"Proceedings - Design Automation Conference",,, 2593242,"","",,4,10.1145/2593069.2593242,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903204276&doi=10.1145%2f2593069.2593242&partnerID=40&md5=7e5b6d20664706906b0f803ba734eb1a",Conference Paper,Scopus,2-s2.0-84903204276
"Abeyratne, N., Jeloka, S., Kang, Y., Blaauw, D., Dreslinski, R.G., Das, R., Mudge, T.","Quality-of-service for a high-radix switch",2014,"Proceedings - Design Automation Conference",,, 2593194,"","",,,10.1145/2593069.2593194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903219489&doi=10.1145%2f2593069.2593194&partnerID=40&md5=ee0e4de061ddf77099b038e3b05f849a",Conference Paper,Scopus,2-s2.0-84903219489
"Lukefahr, A., Padmanabha, S., Das, R., Dreslinski Jr., R., Wenisch, T.F., Mahlke, S.","Heterogeneous microarchitectures trump voltage scaling for low-power cores",2014,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"237","249",,11,10.1145/2628071.2628078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907066907&doi=10.1145%2f2628071.2628078&partnerID=40&md5=0be43a9991e0a868e2715400e92a60d6",Conference Paper,Scopus,2-s2.0-84907066907
"Ausavarungnirun, R., Fallin, C., Yu, X., Chang, K.K.-W., Nazario, G., Das, R., Loh, G.H., Mutlu, O.","Design and evaluation of hierarchical rings with deflection routing",2014,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 6970669,"230","237",,11,10.1109/SBAC-PAD.2014.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919459852&doi=10.1109%2fSBAC-PAD.2014.31&partnerID=40&md5=cbc6926df4e8feb9d4282ec4757dbabe",Conference Paper,Scopus,2-s2.0-84919459852
"Padmanabha, S., Lukefahr, A., Das, R., Mahlke, S.","Trace based phase prediction for tightly-coupled heterogeneous cores",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"445","456",,20,10.1145/2540708.2540746,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892525334&doi=10.1145%2f2540708.2540746&partnerID=40&md5=765fa0be45547bf35b6feb7f7c9847a0",Conference Paper,Scopus,2-s2.0-84892525334
"Das, R., Narayanasamy, S., Satpathy, S.K., Dreslinski, R.G.","Catnap: Energy proportional multiple network-on-chip",2013,"Proceedings - International Symposium on Computer Architecture",,,,"320","331",,63,10.1145/2485922.2485950,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881149454&doi=10.1145%2f2485922.2485950&partnerID=40&md5=368bbfd599054ba912181fd3b1123278",Conference Paper,Scopus,2-s2.0-84881149454
"Das, R., Ausavarungnirun, R., Mutlu, O., Kumar, A., Azimi, M.","Application-to-core mapping policies to reduce memory system interference in multi-core systems",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522311,"107","118",,36,10.1109/HPCA.2013.6522311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880278122&doi=10.1109%2fHPCA.2013.6522311&partnerID=40&md5=bdb600c2a5c8679af0d145db9f9075e9",Conference Paper,Scopus,2-s2.0-84880278122
"Abeyratne, N., Das, R., Li, Q., Sewell, K., Giridhar, B., Dreslinski, R.G., Blaauw, D., Mudge, T.","Scaling towards kilo-core processors with asymmetric high-radix topologies",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522344,"496","507",,19,10.1109/HPCA.2013.6522344,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880304241&doi=10.1109%2fHPCA.2013.6522344&partnerID=40&md5=3aec8b1dd1bf7a4d3dd3cb1c16dfda81",Conference Paper,Scopus,2-s2.0-84880304241
"Lukefahr, A., Padmanabha, S., Das, R., Sleiman, F.M., Dreslinski, R., Wenisch, T.F., Mahlke, S.","Composite cores: Pushing heterogeneity into a core",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493630,"317","328",,55,10.1109/MICRO.2012.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876548838&doi=10.1109%2fMICRO.2012.37&partnerID=40&md5=9475323410cfe1614068d2c6a739ebc6",Conference Paper,Scopus,2-s2.0-84876548838
"Das, R., Ausavarungnirun, R., Mutlu, O., Kumar, A., Azimi, M.","Application-to-core mapping policies to reduce memory interference in multi-core systems",2012,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"455","456",,8,10.1145/2370816.2370893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867488506&doi=10.1145%2f2370816.2370893&partnerID=40&md5=986dd7bd62174391bcb1642458ab393e",Conference Paper,Scopus,2-s2.0-84867488506
"Dreslinski, R.G., Manville, T., Sewell, K., Das, R., Pinckney, N., Satpathy, S., Blaauw, D., Sylvester, D., Mudge, T.","XPoint cache: Scaling existing bus-based coherence protocols for 2D and 3D many-core systems",2012,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"75","85",,,10.1145/2370816.2370829,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867525173&doi=10.1145%2f2370816.2370829&partnerID=40&md5=cb0274d47a628138f8f4024f129ec83e",Conference Paper,Scopus,2-s2.0-84867525173
"Satpathy, S., Das, R., Dreslinski, R., Mudge, T., Sylvester, D., Blaauw, D.","High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service",2012,"Proceedings - Design Automation Conference",,,,"406","411",,4,10.1145/2228360.2228432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541921&doi=10.1145%2f2228360.2228432&partnerID=40&md5=1c753419499af336015a8df99bb963c0",Conference Paper,Scopus,2-s2.0-84863541921
"Sewell, K., Dreslinski, R.G., Manville, T., Satpathy, S., Pinckney, N., Blake, G., Cieslak, M., Das, R., Wenisch, T.F., Sylvester, D., Blaauw, D., Mudge, T.","Swizzle-switch networks for many-core systems",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6202361,"278","294",,27,10.1109/JETCAS.2012.2193936,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862310416&doi=10.1109%2fJETCAS.2012.2193936&partnerID=40&md5=17b23314a8f36c994c47bb970c8c2e9b",Article,Scopus,2-s2.0-84862310416
"Mishra, A.K., Yanamandra, A., Das, R., Eachempati, S., Iyer, R., Vijaykrishnan, N., Das, C.R.","RAFT: A router architecture with frequency tuning for on-chip networks",2011,"Journal of Parallel and Distributed Computing","71","5",,"625","640",,19,10.1016/j.jpdc.2010.09.005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953202138&doi=10.1016%2fj.jpdc.2010.09.005&partnerID=40&md5=3ee208ee57e17e95c493c4dee7a190fb",Article,Scopus,2-s2.0-79953202138
"Das, R., Mutlu, O., Moscibroda, T., Das, C.","Aérgia: A network-on-chip exploiting packet latency slack",2011,"IEEE Micro","31","1", 5661757,"29","41",,5,10.1109/MM.2010.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951833094&doi=10.1109%2fMM.2010.98&partnerID=40&md5=45e017b0ee41c62dbb3ded0e528ae3dd",Article,Scopus,2-s2.0-79951833094
"Wu, X., Sun, G., Dong, X., Das, R., Xie, Y., Das, C., Li, J.","Cost-driven 3D integration with interconnect layers",2010,"Proceedings - Design Automation Conference",,,,"150","155",,11,10.1145/1837274.1837313,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956194147&doi=10.1145%2f1837274.1837313&partnerID=40&md5=527883707ac0b3104cd6e8c9db6203ae",Conference Paper,Scopus,2-s2.0-77956194147
"Das, R., Mutlu, O., Moscibroda, T., Das, C.R.","Aérgia: Exploiting packet latency slack in on-chip networks",2010,"Proceedings - International Symposium on Computer Architecture",,,,"106","116",,46,10.1145/1815961.1815976,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954985868&doi=10.1145%2f1815961.1815976&partnerID=40&md5=04e8daed5a1fbf84a4a8f4252f0ecb3e",Conference Paper,Scopus,2-s2.0-77954985868
"Das, R., Mutlu, O., Moscibroda, T., Das, C.R.","Application-aware prioritization mechanisms for on-chip networks",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"280","291",,100,10.1145/1669112.1669150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749124429&doi=10.1145%2f1669112.1669150&partnerID=40&md5=b4658245ae9f758c9cd3d00e218ac70e",Conference Paper,Scopus,2-s2.0-76749124429
"Srikantaiah, S., Das, R., Mishra, A.K., Das, C.R., Kandemir, M.","A case for integrated processor-cache partitioning in chip multiprocessors",2009,"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09",,, 1654066,"","",,13,10.1145/1654059.1654066,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049129459&doi=10.1145%2f1654059.1654066&partnerID=40&md5=433b4ea12c17f41b507e5e594a324eb2",Conference Paper,Scopus,2-s2.0-74049129459
"Mishra, A.K., Das, R., Eachempati, S., Iyer, R., Vijaykrishnan, N., Das, C.R.","A case for dynamic frequency tuning in on-chip networks",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"292","303",,55,10.1145/1669112.1669151,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749088475&doi=10.1145%2f1669112.1669151&partnerID=40&md5=62411914fa0730415db10af78559153e",Conference Paper,Scopus,2-s2.0-76749088475
"Das, R., Eachempati, S., Mishra, A.K., Narayanan, V., Das, C.R.","Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798252,"175","186",,125,10.1109/HPCA.2009.4798252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949130713&doi=10.1109%2fHPCA.2009.4798252&partnerID=40&md5=1fd4940d06ccf6fe7dc645c808f6b3ee",Conference Paper,Scopus,2-s2.0-64949130713
"Das, R., Mishra, A.K., Nicopoulosd, C., Park, D., Narayanan, V., Iyer, R., Yousif, M.S., Das, C.R.","Performance and power optimization through data compression in network-on-chip architectures",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658641,"215","225",,47,10.1109/HPCA.2008.4658641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57749169508&doi=10.1109%2fHPCA.2008.4658641&partnerID=40&md5=2512bea03adb71407aa769c4969d0b77",Conference Paper,Scopus,2-s2.0-57749169508
"Park, D., Eachempati, S., Das, R., Mishra, A.K., Xie, Y., Vijaykrishnan, N., Das, C.R.","MIRA: A multi-layered on-chip interconnect router architecture",2008,"Proceedings - International Symposium on Computer Architecture",,, 4556731,"251","261",,141,10.1109/ISCA.2008.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649135185&doi=10.1109%2fISCA.2008.13&partnerID=40&md5=5a64f65ff13b64f276c63809691c796e",Conference Paper,Scopus,2-s2.0-52649135185
"Park, D., Das, R., Nicopoulos, C., Kim, J., Vijaykrishnan, N., Iyer, R., Das, C.R.","Design of a dynamic priority-based fast path architecture for on-chip interconnects",2007,"Proceedings - 15th Annual IEEE Symposium on High-Performance Interconnects, HOT Interconnects",,, 4296803,"15","20",,32,10.1109/HOTI.2007.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449125129&doi=10.1109%2fHOTI.2007.1&partnerID=40&md5=0e1234d9a09cec568fa18421aaf36279",Conference Paper,Scopus,2-s2.0-46449125129
"Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Narayanan, V., Yousif, M.S., Das, C.R.","A novel dimensionally-decomposed router for on-chip communication in 3D architectures",2007,"Proceedings - International Symposium on Computer Architecture",,,,"138","149",,178,10.1145/1250662.1250680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348908288&doi=10.1145%2f1250662.1250680&partnerID=40&md5=e1b28da9e1699fe3625879c9c4dd6034",Conference Paper,Scopus,2-s2.0-35348908288
