// Seed: 1106936439
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  for (id_5 = 1; id_2; id_2 = 1) begin : id_6
    wire id_7;
  end
  always @(id_2) begin
    #1 begin
      id_3 = id_1;
    end
  end
endmodule
module module_1;
  id_1(
      .id_0(id_2), .id_1(1), .id_2(id_3), .id_3(id_2[1])
  );
  wire id_4, id_5;
  module_0(
      id_5, id_4, id_4
  );
endmodule
