{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712192004950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712192004957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 08:53:24 2024 " "Processing started: Thu Apr 04 08:53:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712192004957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192004957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192004957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712192008830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712192008830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/pll_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/pll_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete " "Found entity 1: PLL_complete" {  } { { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_irq_mapper " "Found entity 1: PLL_complete_irq_mapper" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1 " "Found entity 1: PLL_complete_mm_interconnect_1" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_avalon_st_adapter " "Found entity 1: PLL_complete_mm_interconnect_1_avalon_st_adapter" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_rsp_mux " "Found entity 1: PLL_complete_mm_interconnect_1_rsp_mux" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023302 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_cmd_mux " "Found entity 1: PLL_complete_mm_interconnect_1_cmd_mux" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_cmd_demux " "Found entity 1: PLL_complete_mm_interconnect_1_cmd_demux" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PLL_complete_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at PLL_complete_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712192023317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PLL_complete_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at PLL_complete_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712192023317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_router_001_default_decode " "Found entity 1: PLL_complete_mm_interconnect_1_router_001_default_decode" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023319 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_complete_mm_interconnect_1_router_001 " "Found entity 2: PLL_complete_mm_interconnect_1_router_001" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PLL_complete_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at PLL_complete_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712192023323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PLL_complete_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at PLL_complete_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712192023323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_1_router_default_decode " "Found entity 1: PLL_complete_mm_interconnect_1_router_default_decode" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023325 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_complete_mm_interconnect_1_router " "Found entity 2: PLL_complete_mm_interconnect_1_router" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PLL_complete/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_mm_interconnect_0 " "Found entity 1: PLL_complete_mm_interconnect_0" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0 " "Found entity 1: PLL_complete_nios2_gen2_0" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: PLL_complete_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_complete_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: PLL_complete_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_complete_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: PLL_complete_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "5 PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "6 PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "7 PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "8 PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "9 PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "10 PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "11 PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "12 PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "13 PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "14 PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "15 PLL_complete_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: PLL_complete_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "16 PLL_complete_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: PLL_complete_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "17 PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "18 PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "19 PLL_complete_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: PLL_complete_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "20 PLL_complete_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: PLL_complete_nios2_gen2_0_cpu_nios2_oci" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""} { "Info" "ISGN_ENTITY_NAME" "21 PLL_complete_nios2_gen2_0_cpu " "Found entity 21: PLL_complete_nios2_gen2_0_cpu" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_nios2_gen2_0_cpu_test_bench " "Found entity 1: PLL_complete_nios2_gen2_0_cpu_test_bench" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_platform_desginer.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_platform_desginer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Platform_Desginer " "Found entity 1: PLL_Platform_Desginer" {  } { { "PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_complete/synthesis/submodules/pll_complete_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll_complete/synthesis/submodules/pll_complete_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_complete_altpll_0_dffpipe_l2c " "Found entity 1: PLL_complete_altpll_0_dffpipe_l2c" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023437 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_complete_altpll_0_stdsync_sv6 " "Found entity 2: PLL_complete_altpll_0_stdsync_sv6" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023437 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_complete_altpll_0_altpll_vra2 " "Found entity 3: PLL_complete_altpll_0_altpll_vra2" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023437 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_complete_altpll_0 " "Found entity 4: PLL_complete_altpll_0" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PLL_complete " "Elaborating entity \"PLL_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712192023515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0 PLL_complete_altpll_0:altpll_0 " "Elaborating entity \"PLL_complete_altpll_0\" for hierarchy \"PLL_complete_altpll_0:altpll_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "altpll_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_stdsync_sv6 PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_complete_altpll_0_stdsync_sv6\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "stdsync2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_dffpipe_l2c PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_complete_altpll_0_dffpipe_l2c\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_stdsync_sv6:stdsync2\|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "dffpipe3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_altpll_0_altpll_vra2 PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_vra2:sd1 " "Elaborating entity \"PLL_complete_altpll_0_altpll_vra2\" for hierarchy \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_vra2:sd1\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "sd1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Platform_Desginer PLL_Platform_Desginer:blink_0 " "Elaborating entity \"PLL_Platform_Desginer\" for hierarchy \"PLL_Platform_Desginer:blink_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "blink_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 PLL_Platform_Desginer.v(16) " "Verilog HDL assignment warning at PLL_Platform_Desginer.v(16): truncated value with size 32 to match size of target (13)" {  } { { "PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712192023583 "|PLL_complete|PLL_Platform_Desginer:blink_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0 PLL_complete_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"PLL_complete_nios2_gen2_0\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "nios2_gen2_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_test_bench PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_test_bench:the_PLL_complete_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_test_bench\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_test_bench:the_PLL_complete_nios2_gen2_0_cpu_test_bench\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_register_bank_a_module PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "PLL_complete_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192023853 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712192023853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192023924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192023924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_register_bank_b_module PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "PLL_complete_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192023962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024090 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712192024090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_break PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode:PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode:PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_oci_im PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_im:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_im:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_nios2_ocimem PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024367 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712192024367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192024435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192024435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem\|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_debug_slave_tck PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712192024627 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712192024627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192024645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_0 PLL_complete_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"PLL_complete_mm_interconnect_0\" for hierarchy \"PLL_complete_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PLL_complete_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PLL_complete_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PLL_complete_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PLL_complete_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1 PLL_complete_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"PLL_complete_mm_interconnect_1\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "mm_interconnect_1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_router PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router:router " "Elaborating entity \"PLL_complete_mm_interconnect_1_router\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router:router\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_router_default_decode PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router:router\|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"PLL_complete_mm_interconnect_1_router_default_decode\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router:router\|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_router_001 PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"PLL_complete_mm_interconnect_1_router_001\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router_001:router_001\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_router_001_default_decode PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router_001:router_001\|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"PLL_complete_mm_interconnect_1_router_001_default_decode\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_router_001:router_001\|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_cmd_demux PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"PLL_complete_mm_interconnect_1_cmd_demux\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_cmd_mux PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"PLL_complete_mm_interconnect_1_cmd_mux\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_rsp_mux PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"PLL_complete_mm_interconnect_1_rsp_mux\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_avalon_st_adapter PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"PLL_complete_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0 PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"PLL_complete_mm_interconnect_1:mm_interconnect_1\|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_complete_irq_mapper PLL_complete_irq_mapper:irq_mapper " "Elaborating entity \"PLL_complete_irq_mapper\" for hierarchy \"PLL_complete_irq_mapper:irq_mapper\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "PLL_complete/synthesis/PLL_complete.v" "rst_controller_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/PLL_complete.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192025663 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712192026021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.04.08:53:52 Progress: Loading sld52846dd0/alt_sld_fab_wrapper_hw.tcl " "2024.04.04.08:53:52 Progress: Loading sld52846dd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192032500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192034592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192034689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192036981 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712192037646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld52846dd0/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192037845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192037845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192037911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192037911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192037918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192037918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192037971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192037971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192038040 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192038040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192038040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712192038096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192038096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712192039973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712192040056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712192040056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192040388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712192040991 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712192041027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712192041027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192041123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/output_files/PLL_Platform_Desginer.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/Quartus 18_1/Blinky_Platform_Designer_Only/output_files/PLL_Platform_Desginer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192041666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712192043343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712192043343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1248 " "Implemented 1248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712192043491 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712192043491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1142 " "Implemented 1142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712192043491 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712192043491 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712192043491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712192043491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712192043520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 08:54:03 2024 " "Processing ended: Thu Apr 04 08:54:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712192043520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712192043520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712192043520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712192043520 ""}
