  uint32_t CecClockSelection;      /*!< CEC clock source
  uint32_t Clk48ClockSelection;    /*!< Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC
  uint32_t Dfsdm1AudioClockSelection; /*!< DFSDM1 clock source
  uint32_t Dfsdm1ClockSelection;     /*!< DFSDM1 clock source
  uint32_t I2c1ClockSelection;   /*!< I2C1 clock source
  uint32_t I2c2ClockSelection;   /*!< I2C2 clock source
  uint32_t I2c3ClockSelection;   /*!< I2C3 clock source
  uint32_t I2c4ClockSelection;   /*!< I2C4 clock source
  uint32_t I2sClockSelection;      /*!< Specifies I2S Clock source Selection.
  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 clock source
  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
  uint32_t PLLI2SP;    /*!< Specifies the division factor for SPDIF-RX clock.
  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI1 clock.
  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
  uint32_t PLLM;       /*!< PLLM: Division factor for PLL VCO input clock.
  uint32_t PLLN;       /*!< PLLN: Multiplication factor for PLL VCO output clock.
  uint32_t PLLP;       /*!< PLLP: Division factor for main system clock (SYSCLK).
  uint32_t PLLQ;       /*!< PLLQ: Division factor for OTG FS, SDMMC and RNG clocks.
  uint32_t PLLR;       /*!< PLLR: Division factor for DSI clock.
  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters.
  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
  uint32_t PLLSAIDivR;           /*!< Specifies the PLLSAI division factor for LTDC clock.
  uint32_t PLLSAIN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
  uint32_t PLLSAIP;    /*!< Specifies the division factor for 48MHz clock.
  uint32_t PLLSAIQ;    /*!< Specifies the division factor for SAI1 clock.
  uint32_t PLLSAIR;    /*!< specifies the division factor for LTDC clock
  uint32_t PLLSource;  /*!< RCC_PLLSource: PLL entry clock source.
  uint32_t PLLState;   /*!< The new state of the PLL.
  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock source Selection.
  uint32_t Sai1ClockSelection;     /*!< Specifies SAI1 Clock Prescalers Selection
  uint32_t Sai2ClockSelection;     /*!< Specifies SAI2 Clock Prescalers Selection
  uint32_t Sdmmc1ClockSelection;     /*!< SDMMC1 clock source
  uint32_t Sdmmc2ClockSelection;     /*!< SDMMC2 clock source
  uint32_t TIMPresSelection;      /*!< Specifies TIM Clock Prescalers Selection.
  uint32_t Uart4ClockSelection;  /*!< UART4 clock source
  uint32_t Uart5ClockSelection;  /*!< UART5 clock source
  uint32_t Uart7ClockSelection;  /*!< UART7 clock source
  uint32_t Uart8ClockSelection;  /*!< UART8 clock source
  uint32_t Usart1ClockSelection; /*!< USART1 clock source
  uint32_t Usart2ClockSelection; /*!< USART2 clock source
  uint32_t Usart3ClockSelection; /*!< USART3 clock source
  uint32_t Usart6ClockSelection;  /*!< USART6 clock source
