#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 29 11:54:39 2025
# Process ID: 4308
# Current directory: D:/Programs/Workspace/Xilinx_Prj/PL_CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10772 D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.xpr
# Log file: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/vivado.log
# Journal file: D:/Programs/Workspace/Xilinx_Prj/PL_CNN\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
create_bd_cell -type module -reference cnn_top cnn_top_0
create_peripheral xilinx.com user pool_data_wr 1.0 -dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:pool_data_wr:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:pool_data_wr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:pool_data_wr:1.0]
set_property  ip_repo_paths  {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_pool_data_wr_v1_0 -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo d:/Programs/Workspace/Xilinx_Prj/PL_CNN/ip_repo/pool_data_wr_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
