Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Nov 04 21:26:13 2025
| Host         : DESKTOP-IN3QT5L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+----------------+------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+----------------+------------------+------------------+----------------+
|  clkb_IBUF_BUFG |                |                  |                2 |              5 |
|  clka_IBUF_BUFG |                |                  |                3 |              6 |
|  clka_IBUF_BUFG | I_CDC_B2A/E[0] |                  |                3 |              8 |
|  clkb_IBUF_BUFG | I_CDC_A2B/E[0] |                  |                2 |              8 |
|  clka_IBUF_BUFG | en_i_IBUF      |                  |                3 |             16 |
+-----------------+----------------+------------------+------------------+----------------+


