
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.277072                       # Number of seconds simulated
sim_ticks                                2277071792500                       # Number of ticks simulated
final_tick                               2277071792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167167                       # Simulator instruction rate (inst/s)
host_op_rate                                   275280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              761304162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2991.01                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          181664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534376192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534557856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       181664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        181664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532296128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532296128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16699256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16704933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16634254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16634254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              79780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          234676919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             234756698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         79780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            79780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233763437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233763437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233763437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             79780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         234676919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            468520135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16704933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16634254                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16704933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16634254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068957248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  158464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534925632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534557856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532296128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8276009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        36557                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1046153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1059059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1043630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1045163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1043174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            524991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            523868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522079                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2277058402500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16704933                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16634254                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16702456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2013664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    796.499754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   614.988138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.582003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       232349     11.54%     11.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75724      3.76%     15.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        65817      3.27%     18.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74552      3.70%     22.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71730      3.56%     25.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        66251      3.29%     29.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62651      3.11%     32.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        78386      3.89%     36.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1286204     63.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2013664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.018351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.940247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.386520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521645    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.212207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515787     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.00%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5772      1.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521652                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122553512000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435724580750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83512285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7337.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26087.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       469.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    234.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15342809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7704197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68299.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7648179840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4173114000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65198273400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27094169520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         148726846320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         631361111895                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         812413883250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1696615578225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.088549                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1339667909500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   76036220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  861361584250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7575120000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4133250000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65080891200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27067050720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         148726846320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         615519811260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         826309769250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1694412738750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.121142                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1362903784500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   76036220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  838125723000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4554143585                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4554143585                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          17948149                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.860147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           253725387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17949173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.135770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3084118500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.860147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         289623733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        289623733                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156297897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156297897                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97427490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97427490                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     253725387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        253725387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    253725387                       # number of overall hits
system.cpu.dcache.overall_hits::total       253725387                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       916493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        916493                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     17032680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17032680                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17949173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17949173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17949173                       # number of overall misses
system.cpu.dcache.overall_misses::total      17949173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  19786950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19786950000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1304773092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1304773092000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1324560042000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1324560042000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1324560042000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1324560042000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.148809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.148809                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21589.853932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21589.853932                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76604.098239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76604.098239                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73795.045710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73795.045710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73795.045710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73795.045710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     17457370                       # number of writebacks
system.cpu.dcache.writebacks::total          17457370                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       916493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       916493                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     17032680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     17032680                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17949173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17949173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17949173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17949173                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18870457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18870457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1287740412000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1287740412000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1306610869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1306610869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1306610869000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1306610869000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.148809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.148809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.066069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.066069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066069                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20589.853932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20589.853932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75604.098239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75604.098239                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72795.045710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72795.045710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72795.045710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72795.045710                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1917289                       # number of replacements
system.cpu.icache.tags.tagsinuse          1154.428320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673434618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1919044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            350.921927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1154.428320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.563686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.563686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1755                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1599                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.856934                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677272706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677272706                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673434618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673434618                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673434618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673434618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673434618                       # number of overall hits
system.cpu.icache.overall_hits::total       673434618                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1919044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1919044                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1919044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1919044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1919044                       # number of overall misses
system.cpu.icache.overall_misses::total       1919044                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  25352254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25352254000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  25352254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25352254000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  25352254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25352254000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002842                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13210.876874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13210.876874                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13210.876874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13210.876874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13210.876874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13210.876874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      1917289                       # number of writebacks
system.cpu.icache.writebacks::total           1917289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1919044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1919044                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  23433210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23433210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  23433210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23433210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  23433210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23433210000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12210.876874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12210.876874                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12210.876874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12210.876874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12210.876874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12210.876874                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16711455                       # number of replacements
system.l2.tags.tagsinuse                 31912.825790                       # Cycle average of tags in use
system.l2.tags.total_refs                     5868583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16743977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.350489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25921.470970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        288.557254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5702.797566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.791061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.174036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31269                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992493                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73510312                       # Number of tag accesses
system.l2.tags.data_accesses                 73510312                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     17457370                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17457370                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1917289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1917289                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             437443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                437443                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1913367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1913367                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         812474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            812474                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1913367                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1249917                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3163284                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1913367                       # number of overall hits
system.l2.overall_hits::cpu.data              1249917                       # number of overall hits
system.l2.overall_hits::total                 3163284                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16595237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16595237                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5677                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       104019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          104019                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5677                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16699256                       # number of demand (read+write) misses
system.l2.demand_misses::total               16704933                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5677                       # number of overall misses
system.l2.overall_misses::cpu.data           16699256                       # number of overall misses
system.l2.overall_misses::total              16704933                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257598240500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257598240500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    464290500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    464290500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8964740000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8964740000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     464290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1266562980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1267027271000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    464290500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1266562980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1267027271000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     17457370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17457370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       17032680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          17032680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       916493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        916493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1919044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17949173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19868217                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1919044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17949173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19868217                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.974317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974317                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002958                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.113497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113497                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.930364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.840787                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.930364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.840787                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75780.673726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75780.673726                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81784.481240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81784.481240                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86183.677982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86183.677982                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81784.481240                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75845.473625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75847.491935                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81784.481240                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75845.473625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75847.491935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16634254                       # number of writebacks
system.l2.writebacks::total                  16634254                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        19052                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19052                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16595237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16595237                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5677                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       104019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       104019                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16699256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16704933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16699256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16704933                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091645870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091645870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    407520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    407520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7924550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7924550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    407520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1099570420500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1099977941000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    407520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1099570420500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1099977941000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.974317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.113497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113497                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.930364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.840787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.930364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.840787                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65780.673726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65780.673726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71784.481240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71784.481240                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76183.677982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76183.677982                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71784.481240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65845.473625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65847.491935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71784.481240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65845.473625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65847.491935                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             109696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16634254                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36557                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16595237                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16595237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50080677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50080677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50080677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066853984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066853984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066853984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33375744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33375744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33375744                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66644295000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54547830250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     39733655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19865438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          59696                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        59696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2835537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     34091624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1917289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          567980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         17032680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        17032680                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1919044                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       916493                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5755377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     53846495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59601872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    122762656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1133009376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1255772032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16711455                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         36579672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040364                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36519976     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  59696      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36579672                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29554157000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1919044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17949173000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
