{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 00:57:58 2023 " "Info: Processing started: Thu Sep 21 00:57:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file changemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChangeModule " "Info: Found entity 1: ChangeModule" {  } { { "ChangeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ChangeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file initializemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 InitializeModule " "Info: Found entity 1: InitializeModule" {  } { { "InitializeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/InitializeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salestotalreset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file salestotalreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SalesTotalReset " "Info: Found entity 1: SalesTotalReset" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachinecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachinecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachineController " "Info: Found entity 1: VendingMachineController" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Info: Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ClockDivider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coindetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coindetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinDetector " "Info: Found entity 1: CoinDetector" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk_1hz.v(21) " "Warning (10238): Verilog Module Declaration warning at clk_1hz.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_codetoprice.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file product_codetoprice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Product_codetoprice " "Info: Found entity 1: Product_codetoprice" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsdetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file secondsdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondsDetector " "Info: Found entity 1: SecondsDetector" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalzero.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file totalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 TotalZero " "Info: Found entity 1: TotalZero" {  } { { "TotalZero.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/TotalZero.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(44): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(56) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(56): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(60) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(60): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(62) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(62): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "initialized_value VendingMachine.v(21) " "Warning (10034): Output port \"initialized_value\" at VendingMachine.v(21) has no driver" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Product_codetoprice Product_codetoprice:comb_11 " "Info: Elaborating entity \"Product_codetoprice\" for hierarchy \"Product_codetoprice:comb_11\"" {  } { { "VendingMachine.v" "comb_11" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Product_codetoprice.v(9) " "Info (10264): Verilog HDL Case Statement information at Product_codetoprice.v(9): all case item expressions in this case statement are onehot" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinDetector CoinDetector:coin_detector " "Info: Elaborating entity \"CoinDetector\" for hierarchy \"CoinDetector:coin_detector\"" {  } { { "VendingMachine.v" "coin_detector" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CoinDetector.v(11) " "Info (10264): Verilog HDL Case Statement information at CoinDetector.v(11): all case item expressions in this case statement are onehot" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TotalZero TotalZero:comb_12 " "Info: Elaborating entity \"TotalZero\" for hierarchy \"TotalZero:comb_12\"" {  } { { "VendingMachine.v" "comb_12" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondsDetector SecondsDetector:comb_13 " "Info: Elaborating entity \"SecondsDetector\" for hierarchy \"SecondsDetector:comb_13\"" {  } { { "VendingMachine.v" "comb_13" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SecondsDetector.v(19) " "Warning (10230): Verilog HDL assignment warning at SecondsDetector.v(19): truncated value with size 32 to match size of target (2)" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VendingMachineController VendingMachineController:controller " "Info: Elaborating entity \"VendingMachineController\" for hierarchy \"VendingMachineController:controller\"" {  } { { "VendingMachine.v" "controller" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:display " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:display\"" {  } { { "VendingMachine.v" "display" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(9) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(9): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(10) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(10): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.data_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.data_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.waddr_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.waddr_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.we_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.we_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitializeModule InitializeModule:initializer " "Info: Elaborating entity \"InitializeModule\" for hierarchy \"InitializeModule:initializer\"" {  } { { "VendingMachine.v" "initializer" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "4 " "Info: Found 4 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_3\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_3\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_2\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_2\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_1\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_1\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display\|seven_segment_map " "Info: RAM logic \"DisplayModule:display\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "68 " "Info: Inferred 68 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~70\"" {  } { { "DisplayModule.v" "seven_segment_map~70" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~71\"" {  } { { "DisplayModule.v" "seven_segment_map~71" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~72\"" {  } { { "DisplayModule.v" "seven_segment_map~72" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~73\"" {  } { { "DisplayModule.v" "seven_segment_map~73" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~74\"" {  } { { "DisplayModule.v" "seven_segment_map~74" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~75\"" {  } { { "DisplayModule.v" "seven_segment_map~75" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~76\"" {  } { { "DisplayModule.v" "seven_segment_map~76" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~77\"" {  } { { "DisplayModule.v" "seven_segment_map~77" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~78\"" {  } { { "DisplayModule.v" "seven_segment_map~78" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~79\"" {  } { { "DisplayModule.v" "seven_segment_map~79" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~80\"" {  } { { "DisplayModule.v" "seven_segment_map~80" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~81\"" {  } { { "DisplayModule.v" "seven_segment_map~81" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~82\"" {  } { { "DisplayModule.v" "seven_segment_map~82" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_3\|seven_segment_map~83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_3\|seven_segment_map~83\"" {  } { { "DisplayModule.v" "seven_segment_map~83" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~70\"" {  } { { "DisplayModule.v" "seven_segment_map~70" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~71\"" {  } { { "DisplayModule.v" "seven_segment_map~71" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~72\"" {  } { { "DisplayModule.v" "seven_segment_map~72" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~73\"" {  } { { "DisplayModule.v" "seven_segment_map~73" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~74\"" {  } { { "DisplayModule.v" "seven_segment_map~74" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~75\"" {  } { { "DisplayModule.v" "seven_segment_map~75" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~76\"" {  } { { "DisplayModule.v" "seven_segment_map~76" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~77\"" {  } { { "DisplayModule.v" "seven_segment_map~77" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~78\"" {  } { { "DisplayModule.v" "seven_segment_map~78" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~79\"" {  } { { "DisplayModule.v" "seven_segment_map~79" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~80\"" {  } { { "DisplayModule.v" "seven_segment_map~80" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~81\"" {  } { { "DisplayModule.v" "seven_segment_map~81" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~82\"" {  } { { "DisplayModule.v" "seven_segment_map~82" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_2\|seven_segment_map~83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_2\|seven_segment_map~83\"" {  } { { "DisplayModule.v" "seven_segment_map~83" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~70\"" {  } { { "DisplayModule.v" "seven_segment_map~70" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~71\"" {  } { { "DisplayModule.v" "seven_segment_map~71" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~72\"" {  } { { "DisplayModule.v" "seven_segment_map~72" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~73\"" {  } { { "DisplayModule.v" "seven_segment_map~73" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~74\"" {  } { { "DisplayModule.v" "seven_segment_map~74" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~75\"" {  } { { "DisplayModule.v" "seven_segment_map~75" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~76\"" {  } { { "DisplayModule.v" "seven_segment_map~76" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~77\"" {  } { { "DisplayModule.v" "seven_segment_map~77" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~78\"" {  } { { "DisplayModule.v" "seven_segment_map~78" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~79\"" {  } { { "DisplayModule.v" "seven_segment_map~79" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~80\"" {  } { { "DisplayModule.v" "seven_segment_map~80" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~81\"" {  } { { "DisplayModule.v" "seven_segment_map~81" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~82\"" {  } { { "DisplayModule.v" "seven_segment_map~82" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display_1\|seven_segment_map~83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display_1\|seven_segment_map~83\"" {  } { { "DisplayModule.v" "seven_segment_map~83" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~70\"" {  } { { "DisplayModule.v" "seven_segment_map~70" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~71\"" {  } { { "DisplayModule.v" "seven_segment_map~71" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~72\"" {  } { { "DisplayModule.v" "seven_segment_map~72" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~73\"" {  } { { "DisplayModule.v" "seven_segment_map~73" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~74\"" {  } { { "DisplayModule.v" "seven_segment_map~74" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~75\"" {  } { { "DisplayModule.v" "seven_segment_map~75" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~76\"" {  } { { "DisplayModule.v" "seven_segment_map~76" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~77\"" {  } { { "DisplayModule.v" "seven_segment_map~77" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~78\"" {  } { { "DisplayModule.v" "seven_segment_map~78" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~79\"" {  } { { "DisplayModule.v" "seven_segment_map~79" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~80\"" {  } { { "DisplayModule.v" "seven_segment_map~80" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~81\"" {  } { { "DisplayModule.v" "seven_segment_map~81" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~82\"" {  } { { "DisplayModule.v" "seven_segment_map~82" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "DisplayModule:display\|seven_segment_map~83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"DisplayModule:display\|seven_segment_map~83\"" {  } { { "DisplayModule.v" "seven_segment_map~83" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_divide:Mod1\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Info: Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Info: Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Mod1\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_0 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_1 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_1 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_2 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_2 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_3 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_3 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_4 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_4\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_4 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_5 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_5 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_6 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_6 " "Info: Instantiated megafunction \"DisplayModule:display_3\|lpm_mux:seven_segment_map_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 00:58:00 2023 " "Info: Processing ended: Thu Sep 21 00:58:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
