

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
================================================================
* Date:           Thu Jan 30 18:34:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution8 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26463|    26463|  0.529 ms|  0.529 ms|  26463|  26463|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26461|    26461|       124|         26|         26|  1014|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 124


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 124
* Pipeline : 1
  Pipeline-0 : II = 26, D = 124, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 127 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 128 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 129 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 130 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 131 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%Layer_Weights_load2 = alloca i32 1"   --->   Operation 132 'alloca' 'Layer_Weights_load2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 156, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Neurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 841, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer1_Neurons_CPU"   --->   Operation 135 'read' 'Layer1_Neurons_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer1_Weights_CPU"   --->   Operation 136 'read' 'Layer1_Weights_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten22"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 0, i3 %i" [cnn_lenet.cpp:30]   --->   Operation 138 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 0, i4 %j" [cnn_lenet.cpp:30]   --->   Operation 140 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 0, i4 %k" [cnn_lenet.cpp:30]   --->   Operation 141 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln0 = br void %convolutionRow"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 %or_ln34, void %convolutionRow.split" [cnn_lenet.cpp:34]   --->   Operation 143 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %convolutionRow.split"   --->   Operation 144 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_lenet.cpp:34]   --->   Operation 145 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i10 %indvar_flatten22" [cnn_lenet.cpp:33]   --->   Operation 146 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Weights"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Neurons"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten22_load, i10 1014" [cnn_lenet.cpp:33]   --->   Operation 149 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten22_load, i10 1" [cnn_lenet.cpp:33]   --->   Operation 150 'add' 'add_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc44, void %kernelRow_Loop.preheader.exitStub" [cnn_lenet.cpp:33]   --->   Operation 151 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [cnn_lenet.cpp:35]   --->   Operation 152 'load' 'k_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [cnn_lenet.cpp:33]   --->   Operation 153 'load' 'i_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.91ns)   --->   "%icmp_ln34 = icmp_eq  i8 %indvar_flatten_load, i8 169" [cnn_lenet.cpp:34]   --->   Operation 154 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln34, i1 %first_iter_0" [cnn_lenet.cpp:30]   --->   Operation 155 'or' 'or_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln34, i1 1" [cnn_lenet.cpp:30]   --->   Operation 156 'xor' 'xor_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.73ns)   --->   "%icmp_ln35 = icmp_eq  i4 %k_load, i4 13" [cnn_lenet.cpp:35]   --->   Operation 157 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln35, i1 %xor_ln30" [cnn_lenet.cpp:30]   --->   Operation 158 'and' 'and_ln30' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (1.65ns)   --->   "%add_ln33_1 = add i3 %i_load, i3 1" [cnn_lenet.cpp:33]   --->   Operation 159 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.98ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i3 %add_ln33_1, i3 %i_load" [cnn_lenet.cpp:33]   --->   Operation 160 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln30_1 = or i1 %and_ln30, i1 %or_ln30" [cnn_lenet.cpp:30]   --->   Operation 161 'or' 'or_ln30_1' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_1)   --->   "%or_ln30_2 = or i1 %and_ln30, i1 %icmp_ln34" [cnn_lenet.cpp:30]   --->   Operation 162 'or' 'or_ln30_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln30_1 = select i1 %or_ln30_2, i4 0, i4 %k_load" [cnn_lenet.cpp:30]   --->   Operation 163 'select' 'select_ln30_1' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [cnn_lenet.cpp:34]   --->   Operation 164 'xor' 'xor_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln34)   --->   "%and_ln34 = and i1 %first_iter_1, i1 %xor_ln34" [cnn_lenet.cpp:34]   --->   Operation 165 'and' 'and_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln34 = or i1 %icmp_ln34, i1 %and_ln34" [cnn_lenet.cpp:34]   --->   Operation 166 'or' 'or_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln33" [cnn_lenet.cpp:33]   --->   Operation 167 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (4.17ns)   --->   "%empty_81 = mul i10 %zext_ln33, i10 104" [cnn_lenet.cpp:33]   --->   Operation 168 'mul' 'empty_81' <Predicate = (!icmp_ln33)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast50 = zext i10 %empty_81" [cnn_lenet.cpp:33]   --->   Operation 169 'zext' 'p_cast50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (3.52ns)   --->   "%empty_82 = add i64 %p_cast50, i64 %Layer1_Weights_CPU_read" [cnn_lenet.cpp:33]   --->   Operation 170 'add' 'empty_82' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_82, i32 2, i32 63" [cnn_lenet.cpp:33]   --->   Operation 171 'partselect' 'p_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [cnn_lenet.cpp:33]   --->   Operation 172 'sext' 'p_cast_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%Layer_Weights_addr = getelementptr i32 %Layer_Weights, i64 %p_cast_cast" [cnn_lenet.cpp:33]   --->   Operation 173 'getelementptr' 'Layer_Weights_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %or_ln30_1, void %convolutionRow.split, void %new.body.OutputColumn_Loop" [cnn_lenet.cpp:35]   --->   Operation 174 'br' 'br_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %or_ln34, void %convolutionRow.split, void %for.first.iter.OutputColumn_Loop" [cnn_lenet.cpp:34]   --->   Operation 175 'br' 'br_ln34' <Predicate = (!icmp_ln33 & or_ln30_1)> <Delay = 0.00>
ST_1 : Operation 176 [3/3] (1.05ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln34 = mul i10 %zext_ln33, i10 169" [cnn_lenet.cpp:34]   --->   Operation 176 'mul' 'mul_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 177 [1/1] (1.73ns)   --->   "%add_ln35 = add i4 %select_ln30_1, i4 1" [cnn_lenet.cpp:35]   --->   Operation 177 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.91ns)   --->   "%add_ln34_1 = add i8 %indvar_flatten_load, i8 1" [cnn_lenet.cpp:34]   --->   Operation 178 'add' 'add_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (1.24ns)   --->   "%select_ln34_1 = select i1 %icmp_ln34, i8 1, i8 %add_ln34_1" [cnn_lenet.cpp:34]   --->   Operation 179 'select' 'select_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln33 = store i10 %add_ln33, i10 %indvar_flatten22" [cnn_lenet.cpp:33]   --->   Operation 180 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 %select_ln33, i3 %i" [cnn_lenet.cpp:30]   --->   Operation 181 'store' 'store_ln30' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln34 = store i8 %select_ln34_1, i8 %indvar_flatten" [cnn_lenet.cpp:34]   --->   Operation 182 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 %add_ln35, i4 %k" [cnn_lenet.cpp:30]   --->   Operation 183 'store' 'store_ln30' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln35 = br void %convolutionRow" [cnn_lenet.cpp:35]   --->   Operation 184 'br' 'br_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_lenet.cpp:30]   --->   Operation 185 'load' 'j_load' <Predicate = (!icmp_ln33 & !icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.02ns)   --->   "%select_ln30 = select i1 %icmp_ln34, i4 0, i4 %j_load" [cnn_lenet.cpp:30]   --->   Operation 188 'select' 'select_ln30' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.73ns)   --->   "%add_ln34 = add i4 %select_ln30, i4 1" [cnn_lenet.cpp:34]   --->   Operation 189 'add' 'add_ln34' <Predicate = (!icmp_ln33 & and_ln30)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (1.02ns)   --->   "%select_ln34 = select i1 %and_ln30, i4 %add_ln34, i4 %select_ln30" [cnn_lenet.cpp:34]   --->   Operation 190 'select' 'select_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [8/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 191 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%empty = or i10 %empty_81, i10 4" [cnn_lenet.cpp:33]   --->   Operation 192 'or' 'empty' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%p_cast51 = zext i10 %empty" [cnn_lenet.cpp:33]   --->   Operation 193 'zext' 'p_cast51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (3.52ns) (out node of the LUT)   --->   "%empty_62 = add i64 %p_cast51, i64 %Layer1_Weights_CPU_read" [cnn_lenet.cpp:33]   --->   Operation 194 'add' 'empty_62' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [2/3] (1.05ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln34 = mul i10 %zext_ln33, i10 169" [cnn_lenet.cpp:34]   --->   Operation 195 'mul' 'mul_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln34" [cnn_lenet.cpp:34]   --->   Operation 196 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %select_ln34" [cnn_lenet.cpp:34]   --->   Operation 197 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (3.74ns)   --->   "%empty_63 = mul i10 %zext_ln34_1, i10 58" [cnn_lenet.cpp:34]   --->   Operation 198 'mul' 'empty_63' <Predicate = (!icmp_ln33)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [3/3] (1.05ns) (grouped into DSP with root node add_ln45)   --->   "%empty_64 = mul i8 %zext_ln34, i8 13" [cnn_lenet.cpp:34]   --->   Operation 199 'mul' 'empty_64' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln30_1, i1 0" [cnn_lenet.cpp:30]   --->   Operation 200 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast27 = zext i5 %tmp_3" [cnn_lenet.cpp:30]   --->   Operation 201 'zext' 'p_cast27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.73ns)   --->   "%empty_73 = add i10 %p_cast27, i10 %empty_63" [cnn_lenet.cpp:30]   --->   Operation 202 'add' 'empty_73' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_73, i2 0" [cnn_lenet.cpp:30]   --->   Operation 203 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%p_cast59 = zext i12 %tmp_8" [cnn_lenet.cpp:30]   --->   Operation 204 'zext' 'p_cast59' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (3.52ns)   --->   "%empty_74 = add i64 %p_cast59, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:30]   --->   Operation 205 'add' 'empty_74' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_62, i32 2, i32 63" [cnn_lenet.cpp:41]   --->   Operation 206 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln1" [cnn_lenet.cpp:41]   --->   Operation 207 'sext' 'sext_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%Layer_Weights_addr_2 = getelementptr i32 %Layer_Weights, i64 %sext_ln41" [cnn_lenet.cpp:41]   --->   Operation 208 'getelementptr' 'Layer_Weights_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63" [cnn_lenet.cpp:42]   --->   Operation 209 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i62 %trunc_ln2" [cnn_lenet.cpp:42]   --->   Operation 210 'sext' 'sext_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr = getelementptr i32 %Layer_Neurons, i64 %sext_ln42" [cnn_lenet.cpp:42]   --->   Operation 211 'getelementptr' 'Layer_Neurons_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 %select_ln34, i4 %j" [cnn_lenet.cpp:30]   --->   Operation 212 'store' 'store_ln30' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 213 [7/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 213 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 214 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln34 = mul i10 %zext_ln33, i10 169" [cnn_lenet.cpp:34]   --->   Operation 214 'mul' 'mul_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node add_ln45)   --->   "%empty_64 = mul i8 %zext_ln34, i8 13" [cnn_lenet.cpp:34]   --->   Operation 215 'mul' 'empty_64' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln30_1" [cnn_lenet.cpp:35]   --->   Operation 216 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 217 [8/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 217 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 218 [8/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 218 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 219 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i10 %mul_ln34, i10 %zext_ln35_1" [cnn_lenet.cpp:45]   --->   Operation 219 'add' 'add_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 220 [6/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 220 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%empty_64 = mul i8 %zext_ln34, i8 13" [cnn_lenet.cpp:34]   --->   Operation 221 'mul' 'empty_64' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%zext_ln35 = zext i8 %empty_64" [cnn_lenet.cpp:35]   --->   Operation 222 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 223 [7/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 223 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 224 [7/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 224 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i10 %mul_ln34, i10 %zext_ln35_1" [cnn_lenet.cpp:45]   --->   Operation 225 'add' 'add_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i10 %add_ln45_1, i10 %zext_ln35" [cnn_lenet.cpp:45]   --->   Operation 226 'add' 'add_ln45' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 227 [5/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 227 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 228 [6/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 228 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 229 [6/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 229 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i10 %add_ln45_1, i10 %zext_ln35" [cnn_lenet.cpp:45]   --->   Operation 230 'add' 'add_ln45' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 231 [4/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 231 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 232 [5/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 232 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 233 [5/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 233 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 234 [3/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 234 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast25 = zext i5 %tmp_3" [cnn_lenet.cpp:30]   --->   Operation 235 'zext' 'p_cast25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (1.82ns)   --->   "%tmp4 = add i6 %p_cast25, i6 29" [cnn_lenet.cpp:30]   --->   Operation 236 'add' 'tmp4' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i6 %tmp4" [cnn_lenet.cpp:30]   --->   Operation 237 'zext' 'tmp4_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (1.73ns)   --->   "%empty_71 = add i10 %tmp4_cast, i10 %empty_63" [cnn_lenet.cpp:30]   --->   Operation 238 'add' 'empty_71' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_71, i2 0" [cnn_lenet.cpp:30]   --->   Operation 239 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast58 = zext i12 %tmp_7" [cnn_lenet.cpp:30]   --->   Operation 240 'zext' 'p_cast58' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (3.52ns)   --->   "%empty_72 = add i64 %p_cast58, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:30]   --->   Operation 241 'add' 'empty_72' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [4/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 242 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 243 [4/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 243 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63" [cnn_lenet.cpp:42]   --->   Operation 244 'partselect' 'trunc_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i62 %trunc_ln42_1" [cnn_lenet.cpp:42]   --->   Operation 245 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr_1 = getelementptr i32 %Layer_Neurons, i64 %sext_ln42_1" [cnn_lenet.cpp:42]   --->   Operation 246 'getelementptr' 'Layer_Neurons_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 247 [2/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 247 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 248 [3/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 248 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 249 [3/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 249 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 250 [8/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 250 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 251 [1/8] (14.6ns)   --->   "%Layer_Weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:33]   --->   Operation 251 'readreq' 'Layer_Weights_load_req' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 252 [2/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 252 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 253 [2/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 253 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 254 [7/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 254 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 255 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %Layer_Weights_addr" [cnn_lenet.cpp:33]   --->   Operation 255 'read' 'Layer_Weights_addr_read' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %Layer_Weights_addr_read, i32 %Layer_Weights_load2" [cnn_lenet.cpp:33]   --->   Operation 256 'store' 'store_ln33' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln34 = br void %convolutionRow.split" [cnn_lenet.cpp:34]   --->   Operation 257 'br' 'br_ln34' <Predicate = (!icmp_ln33 & or_ln30_1 & or_ln34)> <Delay = 0.00>
ST_10 : Operation 258 [1/8] (14.6ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_2, i32 25" [cnn_lenet.cpp:41]   --->   Operation 258 'readreq' 'empty_75' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 259 [1/8] (14.6ns)   --->   "%empty_76 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 5" [cnn_lenet.cpp:42]   --->   Operation 259 'readreq' 'empty_76' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 260 [6/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 260 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 261 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 261 'read' 'Layer_Weights_addr_2_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 262 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:42]   --->   Operation 262 'read' 'Layer_Neurons_addr_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 263 [5/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 263 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%p_cast22 = zext i5 %tmp_3" [cnn_lenet.cpp:30]   --->   Operation 264 'zext' 'p_cast22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%p_cast20 = zext i5 %tmp_3" [cnn_lenet.cpp:30]   --->   Operation 265 'zext' 'p_cast20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (1.91ns)   --->   "%tmp1 = add i8 %p_cast20, i8 116" [cnn_lenet.cpp:30]   --->   Operation 266 'add' 'tmp1' <Predicate = (!icmp_ln33)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1" [cnn_lenet.cpp:30]   --->   Operation 267 'zext' 'tmp1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (1.73ns)   --->   "%empty_65 = add i10 %tmp1_cast, i10 %empty_63" [cnn_lenet.cpp:30]   --->   Operation 268 'add' 'empty_65' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (1.87ns)   --->   "%tmp2 = add i7 %p_cast22, i7 87" [cnn_lenet.cpp:30]   --->   Operation 269 'add' 'tmp2' <Predicate = (!icmp_ln33)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i7 %tmp2" [cnn_lenet.cpp:30]   --->   Operation 270 'zext' 'tmp2_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (1.73ns)   --->   "%empty_67 = add i10 %tmp2_cast, i10 %empty_63" [cnn_lenet.cpp:30]   --->   Operation 271 'add' 'empty_67' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (1.87ns)   --->   "%tmp3 = add i7 %p_cast22, i7 58" [cnn_lenet.cpp:30]   --->   Operation 272 'add' 'tmp3' <Predicate = (!icmp_ln33)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i7 %tmp3" [cnn_lenet.cpp:30]   --->   Operation 273 'zext' 'tmp3_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (1.73ns)   --->   "%empty_69 = add i10 %tmp3_cast, i10 %empty_63" [cnn_lenet.cpp:30]   --->   Operation 274 'add' 'empty_69' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_69, i2 0" [cnn_lenet.cpp:30]   --->   Operation 275 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast57 = zext i12 %tmp_6" [cnn_lenet.cpp:30]   --->   Operation 276 'zext' 'p_cast57' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (3.52ns)   --->   "%empty_70 = add i64 %p_cast57, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:30]   --->   Operation 277 'add' 'empty_70' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %Layer_Weights_addr_2_read" [cnn_lenet.cpp:41]   --->   Operation 278 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 279 'read' 'Layer_Weights_addr_2_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %Layer_Neurons_addr_read" [cnn_lenet.cpp:42]   --->   Operation 280 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:42]   --->   Operation 281 'read' 'Layer_Neurons_addr_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 282 [2/2] (12.3ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [cnn_lenet.cpp:41]   --->   Operation 282 'fmul' 'mul' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [4/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 283 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63" [cnn_lenet.cpp:42]   --->   Operation 284 'partselect' 'trunc_ln42_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i62 %trunc_ln42_2" [cnn_lenet.cpp:42]   --->   Operation 285 'sext' 'sext_ln42_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr_2 = getelementptr i32 %Layer_Neurons, i64 %sext_ln42_2" [cnn_lenet.cpp:42]   --->   Operation 286 'getelementptr' 'Layer_Neurons_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %Layer_Weights_addr_2_read_1" [cnn_lenet.cpp:41]   --->   Operation 287 'bitcast' 'bitcast_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 288 'read' 'Layer_Weights_addr_2_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %Layer_Neurons_addr_read_1" [cnn_lenet.cpp:42]   --->   Operation 289 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:42]   --->   Operation 290 'read' 'Layer_Neurons_addr_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 291 [1/2] (12.3ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln42" [cnn_lenet.cpp:41]   --->   Operation 291 'fmul' 'mul' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [2/2] (12.3ns)   --->   "%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [cnn_lenet.cpp:41]   --->   Operation 292 'fmul' 'mul27_s' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [3/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 293 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 294 [8/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 294 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%Layer_Weights_load = load i32 %Layer_Weights_load2"   --->   Operation 295 'load' 'Layer_Weights_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%somme_1 = bitcast i32 %Layer_Weights_load"   --->   Operation 296 'bitcast' 'somme_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i32 %Layer_Weights_addr_2_read_2" [cnn_lenet.cpp:41]   --->   Operation 297 'bitcast' 'bitcast_ln41_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 298 'read' 'Layer_Weights_addr_2_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %Layer_Neurons_addr_read_2" [cnn_lenet.cpp:42]   --->   Operation 299 'bitcast' 'bitcast_ln42_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:42]   --->   Operation 300 'read' 'Layer_Neurons_addr_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 301 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul" [cnn_lenet.cpp:41]   --->   Operation 301 'fadd' 'somme_2' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/2] (12.3ns)   --->   "%mul27_s = fmul i32 %bitcast_ln41_1, i32 %bitcast_ln42_1" [cnn_lenet.cpp:41]   --->   Operation 302 'fmul' 'mul27_s' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 303 [2/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [cnn_lenet.cpp:41]   --->   Operation 303 'fmul' 'mul27_5' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [2/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 304 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 305 [7/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 305 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i32 %Layer_Weights_addr_2_read_3" [cnn_lenet.cpp:41]   --->   Operation 306 'bitcast' 'bitcast_ln41_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 307 'read' 'Layer_Weights_addr_2_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %Layer_Neurons_addr_read_3" [cnn_lenet.cpp:42]   --->   Operation 308 'bitcast' 'bitcast_ln42_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:42]   --->   Operation 309 'read' 'Layer_Neurons_addr_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 310 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul" [cnn_lenet.cpp:41]   --->   Operation 310 'fadd' 'somme_2' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln42_2" [cnn_lenet.cpp:41]   --->   Operation 311 'fmul' 'mul27_5' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [cnn_lenet.cpp:41]   --->   Operation 312 'fmul' 'mul27_6' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/8] (14.6ns)   --->   "%empty_77 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_1, i32 5" [cnn_lenet.cpp:42]   --->   Operation 313 'readreq' 'empty_77' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 314 [6/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 314 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i32 %Layer_Weights_addr_2_read_4" [cnn_lenet.cpp:41]   --->   Operation 315 'bitcast' 'bitcast_ln41_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 316 'read' 'Layer_Weights_addr_2_read_5' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %Layer_Neurons_addr_read_4" [cnn_lenet.cpp:42]   --->   Operation 317 'bitcast' 'bitcast_ln42_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 318 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul" [cnn_lenet.cpp:41]   --->   Operation 318 'fadd' 'somme_2' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %bitcast_ln41_3, i32 %bitcast_ln42_3" [cnn_lenet.cpp:41]   --->   Operation 319 'fmul' 'mul27_6' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [2/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4" [cnn_lenet.cpp:41]   --->   Operation 320 'fmul' 'mul27_7' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_1" [cnn_lenet.cpp:42]   --->   Operation 321 'read' 'Layer_Neurons_addr_1_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 322 [5/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 322 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_67, i2 0" [cnn_lenet.cpp:30]   --->   Operation 323 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "%p_cast56 = zext i12 %tmp_5" [cnn_lenet.cpp:30]   --->   Operation 324 'zext' 'p_cast56' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (3.52ns)   --->   "%empty_68 = add i64 %p_cast56, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:30]   --->   Operation 325 'add' 'empty_68' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i32 %Layer_Weights_addr_2_read_5" [cnn_lenet.cpp:41]   --->   Operation 326 'bitcast' 'bitcast_ln41_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 327 'read' 'Layer_Weights_addr_2_read_6' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 328 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul" [cnn_lenet.cpp:41]   --->   Operation 328 'fadd' 'somme_2' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [1/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln42_4" [cnn_lenet.cpp:41]   --->   Operation 329 'fmul' 'mul27_7' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %Layer_Neurons_addr_1_read" [cnn_lenet.cpp:42]   --->   Operation 330 'bitcast' 'bitcast_ln42_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_1" [cnn_lenet.cpp:42]   --->   Operation 331 'read' 'Layer_Neurons_addr_1_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 332 [2/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5" [cnn_lenet.cpp:41]   --->   Operation 332 'fmul' 'mul27_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [4/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 333 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_68, i32 2, i32 63" [cnn_lenet.cpp:42]   --->   Operation 334 'partselect' 'trunc_ln42_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i62 %trunc_ln42_3" [cnn_lenet.cpp:42]   --->   Operation 335 'sext' 'sext_ln42_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr_3 = getelementptr i32 %Layer_Neurons, i64 %sext_ln42_3" [cnn_lenet.cpp:42]   --->   Operation 336 'getelementptr' 'Layer_Neurons_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i32 %Layer_Weights_addr_2_read_6" [cnn_lenet.cpp:41]   --->   Operation 337 'bitcast' 'bitcast_ln41_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 338 'read' 'Layer_Weights_addr_2_read_7' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 339 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_s" [cnn_lenet.cpp:41]   --->   Operation 339 'fadd' 'somme_3' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %Layer_Neurons_addr_1_read_1" [cnn_lenet.cpp:42]   --->   Operation 340 'bitcast' 'bitcast_ln42_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_1" [cnn_lenet.cpp:42]   --->   Operation 341 'read' 'Layer_Neurons_addr_1_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 342 [1/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln41_5, i32 %bitcast_ln42_5" [cnn_lenet.cpp:41]   --->   Operation 342 'fmul' 'mul27_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [2/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6" [cnn_lenet.cpp:41]   --->   Operation 343 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [3/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 344 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 345 [8/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 345 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i32 %Layer_Weights_addr_2_read_7" [cnn_lenet.cpp:41]   --->   Operation 346 'bitcast' 'bitcast_ln41_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 347 'read' 'Layer_Weights_addr_2_read_8' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 348 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_s" [cnn_lenet.cpp:41]   --->   Operation 348 'fadd' 'somme_3' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %Layer_Neurons_addr_1_read_2" [cnn_lenet.cpp:42]   --->   Operation 349 'bitcast' 'bitcast_ln42_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_1" [cnn_lenet.cpp:42]   --->   Operation 350 'read' 'Layer_Neurons_addr_1_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 351 [1/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln41_6, i32 %bitcast_ln42_6" [cnn_lenet.cpp:41]   --->   Operation 351 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [2/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7" [cnn_lenet.cpp:41]   --->   Operation 352 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [2/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 353 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 354 [7/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 354 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i32 %Layer_Weights_addr_2_read_8" [cnn_lenet.cpp:41]   --->   Operation 355 'bitcast' 'bitcast_ln41_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 356 'read' 'Layer_Weights_addr_2_read_9' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 357 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_s" [cnn_lenet.cpp:41]   --->   Operation 357 'fadd' 'somme_3' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln42_8 = bitcast i32 %Layer_Neurons_addr_1_read_3" [cnn_lenet.cpp:42]   --->   Operation 358 'bitcast' 'bitcast_ln42_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_1" [cnn_lenet.cpp:42]   --->   Operation 359 'read' 'Layer_Neurons_addr_1_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 360 [1/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln41_7, i32 %bitcast_ln42_7" [cnn_lenet.cpp:41]   --->   Operation 360 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [2/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8" [cnn_lenet.cpp:41]   --->   Operation 361 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 362 [1/8] (14.6ns)   --->   "%empty_78 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_2, i32 5" [cnn_lenet.cpp:42]   --->   Operation 362 'readreq' 'empty_78' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 363 [6/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 363 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i32 %Layer_Weights_addr_2_read_9" [cnn_lenet.cpp:41]   --->   Operation 364 'bitcast' 'bitcast_ln41_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 365 'read' 'Layer_Weights_addr_2_read_10' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 366 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_s" [cnn_lenet.cpp:41]   --->   Operation 366 'fadd' 'somme_3' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln42_9 = bitcast i32 %Layer_Neurons_addr_1_read_4" [cnn_lenet.cpp:42]   --->   Operation 367 'bitcast' 'bitcast_ln42_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 368 [1/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %bitcast_ln41_8, i32 %bitcast_ln42_8" [cnn_lenet.cpp:41]   --->   Operation 368 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 369 [2/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9" [cnn_lenet.cpp:41]   --->   Operation 369 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_2" [cnn_lenet.cpp:42]   --->   Operation 370 'read' 'Layer_Neurons_addr_2_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 371 [5/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 371 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_65, i2 0" [cnn_lenet.cpp:30]   --->   Operation 372 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%p_cast55 = zext i12 %tmp_4" [cnn_lenet.cpp:30]   --->   Operation 373 'zext' 'p_cast55' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (3.52ns)   --->   "%empty_66 = add i64 %p_cast55, i64 %Layer1_Neurons_CPU_read" [cnn_lenet.cpp:30]   --->   Operation 374 'add' 'empty_66' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln41_10 = bitcast i32 %Layer_Weights_addr_2_read_10" [cnn_lenet.cpp:41]   --->   Operation 375 'bitcast' 'bitcast_ln41_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 376 'read' 'Layer_Weights_addr_2_read_11' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 377 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_5" [cnn_lenet.cpp:41]   --->   Operation 377 'fadd' 'somme_4' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [1/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %bitcast_ln41_9, i32 %bitcast_ln42_9" [cnn_lenet.cpp:41]   --->   Operation 378 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%bitcast_ln42_10 = bitcast i32 %Layer_Neurons_addr_2_read" [cnn_lenet.cpp:42]   --->   Operation 379 'bitcast' 'bitcast_ln42_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_2" [cnn_lenet.cpp:42]   --->   Operation 380 'read' 'Layer_Neurons_addr_2_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 381 [2/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln41_10, i32 %bitcast_ln42_10" [cnn_lenet.cpp:41]   --->   Operation 381 'fmul' 'mul27_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [4/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 382 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63" [cnn_lenet.cpp:42]   --->   Operation 383 'partselect' 'trunc_ln42_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i62 %trunc_ln42_4" [cnn_lenet.cpp:42]   --->   Operation 384 'sext' 'sext_ln42_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr_4 = getelementptr i32 %Layer_Neurons, i64 %sext_ln42_4" [cnn_lenet.cpp:42]   --->   Operation 385 'getelementptr' 'Layer_Neurons_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln41_11 = bitcast i32 %Layer_Weights_addr_2_read_11" [cnn_lenet.cpp:41]   --->   Operation 386 'bitcast' 'bitcast_ln41_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 387 'read' 'Layer_Weights_addr_2_read_12' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 388 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_5" [cnn_lenet.cpp:41]   --->   Operation 388 'fadd' 'somme_4' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln42_11 = bitcast i32 %Layer_Neurons_addr_2_read_1" [cnn_lenet.cpp:42]   --->   Operation 389 'bitcast' 'bitcast_ln42_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_2" [cnn_lenet.cpp:42]   --->   Operation 390 'read' 'Layer_Neurons_addr_2_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 391 [1/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln41_10, i32 %bitcast_ln42_10" [cnn_lenet.cpp:41]   --->   Operation 391 'fmul' 'mul27_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [2/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln41_11, i32 %bitcast_ln42_11" [cnn_lenet.cpp:41]   --->   Operation 392 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [3/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 393 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 394 [8/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 394 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln41_12 = bitcast i32 %Layer_Weights_addr_2_read_12" [cnn_lenet.cpp:41]   --->   Operation 395 'bitcast' 'bitcast_ln41_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 396 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 396 'read' 'Layer_Weights_addr_2_read_13' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 397 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_5" [cnn_lenet.cpp:41]   --->   Operation 397 'fadd' 'somme_4' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln42_12 = bitcast i32 %Layer_Neurons_addr_2_read_2" [cnn_lenet.cpp:42]   --->   Operation 398 'bitcast' 'bitcast_ln42_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_2_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_2" [cnn_lenet.cpp:42]   --->   Operation 399 'read' 'Layer_Neurons_addr_2_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 400 [1/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln41_11, i32 %bitcast_ln42_11" [cnn_lenet.cpp:41]   --->   Operation 400 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [2/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln41_12, i32 %bitcast_ln42_12" [cnn_lenet.cpp:41]   --->   Operation 401 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [2/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 402 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 403 [7/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 403 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln41_13 = bitcast i32 %Layer_Weights_addr_2_read_13" [cnn_lenet.cpp:41]   --->   Operation 404 'bitcast' 'bitcast_ln41_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 405 'read' 'Layer_Weights_addr_2_read_14' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 406 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_5" [cnn_lenet.cpp:41]   --->   Operation 406 'fadd' 'somme_4' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln42_13 = bitcast i32 %Layer_Neurons_addr_2_read_3" [cnn_lenet.cpp:42]   --->   Operation 407 'bitcast' 'bitcast_ln42_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 408 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_2_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_2" [cnn_lenet.cpp:42]   --->   Operation 408 'read' 'Layer_Neurons_addr_2_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 409 [1/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln41_12, i32 %bitcast_ln42_12" [cnn_lenet.cpp:41]   --->   Operation 409 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 410 [2/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %bitcast_ln41_13, i32 %bitcast_ln42_13" [cnn_lenet.cpp:41]   --->   Operation 410 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [1/8] (14.6ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_3, i32 5" [cnn_lenet.cpp:42]   --->   Operation 411 'readreq' 'empty_79' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 412 [6/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 412 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln41_14 = bitcast i32 %Layer_Weights_addr_2_read_14" [cnn_lenet.cpp:41]   --->   Operation 413 'bitcast' 'bitcast_ln41_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 414 'read' 'Layer_Weights_addr_2_read_15' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 415 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_6" [cnn_lenet.cpp:41]   --->   Operation 415 'fadd' 'somme_5' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln42_14 = bitcast i32 %Layer_Neurons_addr_2_read_4" [cnn_lenet.cpp:42]   --->   Operation 416 'bitcast' 'bitcast_ln42_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_26 : Operation 417 [1/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %bitcast_ln41_13, i32 %bitcast_ln42_13" [cnn_lenet.cpp:41]   --->   Operation 417 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 418 [2/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %bitcast_ln41_14, i32 %bitcast_ln42_14" [cnn_lenet.cpp:41]   --->   Operation 418 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 419 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_3" [cnn_lenet.cpp:42]   --->   Operation 419 'read' 'Layer_Neurons_addr_3_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 420 [5/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 420 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln41_15 = bitcast i32 %Layer_Weights_addr_2_read_15" [cnn_lenet.cpp:41]   --->   Operation 421 'bitcast' 'bitcast_ln41_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 422 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 422 'read' 'Layer_Weights_addr_2_read_16' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 423 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_6" [cnn_lenet.cpp:41]   --->   Operation 423 'fadd' 'somme_5' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 424 [1/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %bitcast_ln41_14, i32 %bitcast_ln42_14" [cnn_lenet.cpp:41]   --->   Operation 424 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln42_15 = bitcast i32 %Layer_Neurons_addr_3_read" [cnn_lenet.cpp:42]   --->   Operation 425 'bitcast' 'bitcast_ln42_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_3_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_3" [cnn_lenet.cpp:42]   --->   Operation 426 'read' 'Layer_Neurons_addr_3_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 427 [2/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln41_15, i32 %bitcast_ln42_15" [cnn_lenet.cpp:41]   --->   Operation 427 'fmul' 'mul27_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [4/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 428 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln41_16 = bitcast i32 %Layer_Weights_addr_2_read_16" [cnn_lenet.cpp:41]   --->   Operation 429 'bitcast' 'bitcast_ln41_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 430 'read' 'Layer_Weights_addr_2_read_17' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 431 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_6" [cnn_lenet.cpp:41]   --->   Operation 431 'fadd' 'somme_5' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln42_16 = bitcast i32 %Layer_Neurons_addr_3_read_1" [cnn_lenet.cpp:42]   --->   Operation 432 'bitcast' 'bitcast_ln42_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_3_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_3" [cnn_lenet.cpp:42]   --->   Operation 433 'read' 'Layer_Neurons_addr_3_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 434 [1/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln41_15, i32 %bitcast_ln42_15" [cnn_lenet.cpp:41]   --->   Operation 434 'fmul' 'mul27_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [2/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %bitcast_ln41_16, i32 %bitcast_ln42_16" [cnn_lenet.cpp:41]   --->   Operation 435 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [3/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 436 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln41_17 = bitcast i32 %Layer_Weights_addr_2_read_17" [cnn_lenet.cpp:41]   --->   Operation 437 'bitcast' 'bitcast_ln41_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 438 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 438 'read' 'Layer_Weights_addr_2_read_18' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 439 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_6" [cnn_lenet.cpp:41]   --->   Operation 439 'fadd' 'somme_5' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln42_17 = bitcast i32 %Layer_Neurons_addr_3_read_2" [cnn_lenet.cpp:42]   --->   Operation 440 'bitcast' 'bitcast_ln42_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 441 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_3_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_3" [cnn_lenet.cpp:42]   --->   Operation 441 'read' 'Layer_Neurons_addr_3_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 442 [1/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %bitcast_ln41_16, i32 %bitcast_ln42_16" [cnn_lenet.cpp:41]   --->   Operation 442 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [2/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %bitcast_ln41_17, i32 %bitcast_ln42_17" [cnn_lenet.cpp:41]   --->   Operation 443 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [2/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 444 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln41_18 = bitcast i32 %Layer_Weights_addr_2_read_18" [cnn_lenet.cpp:41]   --->   Operation 445 'bitcast' 'bitcast_ln41_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 446 'read' 'Layer_Weights_addr_2_read_19' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 447 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_7" [cnn_lenet.cpp:41]   --->   Operation 447 'fadd' 'somme_6' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln42_18 = bitcast i32 %Layer_Neurons_addr_3_read_3" [cnn_lenet.cpp:42]   --->   Operation 448 'bitcast' 'bitcast_ln42_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 449 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_3_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_3" [cnn_lenet.cpp:42]   --->   Operation 449 'read' 'Layer_Neurons_addr_3_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 450 [1/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %bitcast_ln41_17, i32 %bitcast_ln42_17" [cnn_lenet.cpp:41]   --->   Operation 450 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 451 [2/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %bitcast_ln41_18, i32 %bitcast_ln42_18" [cnn_lenet.cpp:41]   --->   Operation 451 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 452 [1/8] (14.6ns)   --->   "%empty_80 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Neurons_addr_4, i32 5" [cnn_lenet.cpp:42]   --->   Operation 452 'readreq' 'empty_80' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln41_19 = bitcast i32 %Layer_Weights_addr_2_read_19" [cnn_lenet.cpp:41]   --->   Operation 453 'bitcast' 'bitcast_ln41_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 454 'read' 'Layer_Weights_addr_2_read_20' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 455 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_7" [cnn_lenet.cpp:41]   --->   Operation 455 'fadd' 'somme_6' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln42_19 = bitcast i32 %Layer_Neurons_addr_3_read_4" [cnn_lenet.cpp:42]   --->   Operation 456 'bitcast' 'bitcast_ln42_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_31 : Operation 457 [1/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %bitcast_ln41_18, i32 %bitcast_ln42_18" [cnn_lenet.cpp:41]   --->   Operation 457 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 458 [2/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %bitcast_ln41_19, i32 %bitcast_ln42_19" [cnn_lenet.cpp:41]   --->   Operation 458 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 459 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_4" [cnn_lenet.cpp:42]   --->   Operation 459 'read' 'Layer_Neurons_addr_4_read' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln41_20 = bitcast i32 %Layer_Weights_addr_2_read_20" [cnn_lenet.cpp:41]   --->   Operation 460 'bitcast' 'bitcast_ln41_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 461 'read' 'Layer_Weights_addr_2_read_21' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 462 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_7" [cnn_lenet.cpp:41]   --->   Operation 462 'fadd' 'somme_6' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 463 [1/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %bitcast_ln41_19, i32 %bitcast_ln42_19" [cnn_lenet.cpp:41]   --->   Operation 463 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln42_20 = bitcast i32 %Layer_Neurons_addr_4_read" [cnn_lenet.cpp:42]   --->   Operation 464 'bitcast' 'bitcast_ln42_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_32 : Operation 465 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_4_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_4" [cnn_lenet.cpp:42]   --->   Operation 465 'read' 'Layer_Neurons_addr_4_read_1' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 466 [2/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln41_20, i32 %bitcast_ln42_20" [cnn_lenet.cpp:41]   --->   Operation 466 'fmul' 'mul27_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln41_21 = bitcast i32 %Layer_Weights_addr_2_read_21" [cnn_lenet.cpp:41]   --->   Operation 467 'bitcast' 'bitcast_ln41_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 468 'read' 'Layer_Weights_addr_2_read_22' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 469 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_7" [cnn_lenet.cpp:41]   --->   Operation 469 'fadd' 'somme_6' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln42_21 = bitcast i32 %Layer_Neurons_addr_4_read_1" [cnn_lenet.cpp:42]   --->   Operation 470 'bitcast' 'bitcast_ln42_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_4_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_4" [cnn_lenet.cpp:42]   --->   Operation 471 'read' 'Layer_Neurons_addr_4_read_2' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 472 [1/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %bitcast_ln41_20, i32 %bitcast_ln42_20" [cnn_lenet.cpp:41]   --->   Operation 472 'fmul' 'mul27_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [2/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %bitcast_ln41_21, i32 %bitcast_ln42_21" [cnn_lenet.cpp:41]   --->   Operation 473 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln41_22 = bitcast i32 %Layer_Weights_addr_2_read_22" [cnn_lenet.cpp:41]   --->   Operation 474 'bitcast' 'bitcast_ln41_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_34 : Operation 475 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 475 'read' 'Layer_Weights_addr_2_read_23' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 476 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1" [cnn_lenet.cpp:41]   --->   Operation 476 'fadd' 'somme_7' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln42_22 = bitcast i32 %Layer_Neurons_addr_4_read_2" [cnn_lenet.cpp:42]   --->   Operation 477 'bitcast' 'bitcast_ln42_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_4_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_4" [cnn_lenet.cpp:42]   --->   Operation 478 'read' 'Layer_Neurons_addr_4_read_3' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 479 [1/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %bitcast_ln41_21, i32 %bitcast_ln42_21" [cnn_lenet.cpp:41]   --->   Operation 479 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 480 [2/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %bitcast_ln41_22, i32 %bitcast_ln42_22" [cnn_lenet.cpp:41]   --->   Operation 480 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln41_23 = bitcast i32 %Layer_Weights_addr_2_read_23" [cnn_lenet.cpp:41]   --->   Operation 481 'bitcast' 'bitcast_ln41_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 482 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:41]   --->   Operation 482 'read' 'Layer_Weights_addr_2_read_24' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 483 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1" [cnn_lenet.cpp:41]   --->   Operation 483 'fadd' 'somme_7' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln42_23 = bitcast i32 %Layer_Neurons_addr_4_read_3" [cnn_lenet.cpp:42]   --->   Operation 484 'bitcast' 'bitcast_ln42_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 485 [1/1] (14.6ns)   --->   "%Layer_Neurons_addr_4_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Neurons_addr_4" [cnn_lenet.cpp:42]   --->   Operation 485 'read' 'Layer_Neurons_addr_4_read_4' <Predicate = (!icmp_ln33)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 486 [1/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %bitcast_ln41_22, i32 %bitcast_ln42_22" [cnn_lenet.cpp:41]   --->   Operation 486 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 487 [2/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %bitcast_ln41_23, i32 %bitcast_ln42_23" [cnn_lenet.cpp:41]   --->   Operation 487 'fmul' 'mul27_4_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.3>
ST_36 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln41_24 = bitcast i32 %Layer_Weights_addr_2_read_24" [cnn_lenet.cpp:41]   --->   Operation 488 'bitcast' 'bitcast_ln41_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 489 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1" [cnn_lenet.cpp:41]   --->   Operation 489 'fadd' 'somme_7' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln42_24 = bitcast i32 %Layer_Neurons_addr_4_read_4" [cnn_lenet.cpp:42]   --->   Operation 490 'bitcast' 'bitcast_ln42_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 491 [1/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %bitcast_ln41_23, i32 %bitcast_ln42_23" [cnn_lenet.cpp:41]   --->   Operation 491 'fmul' 'mul27_4_3' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 492 [2/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %bitcast_ln41_24, i32 %bitcast_ln42_24" [cnn_lenet.cpp:41]   --->   Operation 492 'fmul' 'mul27_4_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 12.3>
ST_37 : Operation 493 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1" [cnn_lenet.cpp:41]   --->   Operation 493 'fadd' 'somme_7' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 494 [1/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %bitcast_ln41_24, i32 %bitcast_ln42_24" [cnn_lenet.cpp:41]   --->   Operation 494 'fmul' 'mul27_4_4' <Predicate = (!icmp_ln33)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 495 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_1" [cnn_lenet.cpp:41]   --->   Operation 495 'fadd' 'somme_8' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 496 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_1" [cnn_lenet.cpp:41]   --->   Operation 496 'fadd' 'somme_8' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 497 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_1" [cnn_lenet.cpp:41]   --->   Operation 497 'fadd' 'somme_8' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 498 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_1" [cnn_lenet.cpp:41]   --->   Operation 498 'fadd' 'somme_8' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 499 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_2" [cnn_lenet.cpp:41]   --->   Operation 499 'fadd' 'somme_9' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 500 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_2" [cnn_lenet.cpp:41]   --->   Operation 500 'fadd' 'somme_9' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 501 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_2" [cnn_lenet.cpp:41]   --->   Operation 501 'fadd' 'somme_9' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 502 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_2" [cnn_lenet.cpp:41]   --->   Operation 502 'fadd' 'somme_9' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 503 [4/4] (10.5ns)   --->   "%somme = fadd i32 %somme_9, i32 %mul27_1_3" [cnn_lenet.cpp:41]   --->   Operation 503 'fadd' 'somme' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 504 [3/4] (10.5ns)   --->   "%somme = fadd i32 %somme_9, i32 %mul27_1_3" [cnn_lenet.cpp:41]   --->   Operation 504 'fadd' 'somme' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 505 [2/4] (10.5ns)   --->   "%somme = fadd i32 %somme_9, i32 %mul27_1_3" [cnn_lenet.cpp:41]   --->   Operation 505 'fadd' 'somme' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 506 [1/4] (10.5ns)   --->   "%somme = fadd i32 %somme_9, i32 %mul27_1_3" [cnn_lenet.cpp:41]   --->   Operation 506 'fadd' 'somme' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 507 [4/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme, i32 %mul27_1_4" [cnn_lenet.cpp:41]   --->   Operation 507 'fadd' 'somme_153' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 508 [3/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme, i32 %mul27_1_4" [cnn_lenet.cpp:41]   --->   Operation 508 'fadd' 'somme_153' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 509 [2/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme, i32 %mul27_1_4" [cnn_lenet.cpp:41]   --->   Operation 509 'fadd' 'somme_153' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 510 [1/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme, i32 %mul27_1_4" [cnn_lenet.cpp:41]   --->   Operation 510 'fadd' 'somme_153' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 511 [4/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2" [cnn_lenet.cpp:41]   --->   Operation 511 'fadd' 'somme_154' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 512 [3/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2" [cnn_lenet.cpp:41]   --->   Operation 512 'fadd' 'somme_154' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 513 [2/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2" [cnn_lenet.cpp:41]   --->   Operation 513 'fadd' 'somme_154' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 514 [1/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2" [cnn_lenet.cpp:41]   --->   Operation 514 'fadd' 'somme_154' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 515 [4/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_1" [cnn_lenet.cpp:41]   --->   Operation 515 'fadd' 'somme_155' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 516 [3/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_1" [cnn_lenet.cpp:41]   --->   Operation 516 'fadd' 'somme_155' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 517 [2/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_1" [cnn_lenet.cpp:41]   --->   Operation 517 'fadd' 'somme_155' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 518 [1/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_1" [cnn_lenet.cpp:41]   --->   Operation 518 'fadd' 'somme_155' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 519 [4/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_2" [cnn_lenet.cpp:41]   --->   Operation 519 'fadd' 'somme_156' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 520 [3/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_2" [cnn_lenet.cpp:41]   --->   Operation 520 'fadd' 'somme_156' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 521 [2/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_2" [cnn_lenet.cpp:41]   --->   Operation 521 'fadd' 'somme_156' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 522 [1/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_2" [cnn_lenet.cpp:41]   --->   Operation 522 'fadd' 'somme_156' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 523 [4/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_2_3" [cnn_lenet.cpp:41]   --->   Operation 523 'fadd' 'somme_157' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 524 [3/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_2_3" [cnn_lenet.cpp:41]   --->   Operation 524 'fadd' 'somme_157' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 525 [2/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_2_3" [cnn_lenet.cpp:41]   --->   Operation 525 'fadd' 'somme_157' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 526 [1/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_2_3" [cnn_lenet.cpp:41]   --->   Operation 526 'fadd' 'somme_157' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 527 [4/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_2_4" [cnn_lenet.cpp:41]   --->   Operation 527 'fadd' 'somme_158' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 528 [3/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_2_4" [cnn_lenet.cpp:41]   --->   Operation 528 'fadd' 'somme_158' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 529 [2/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_2_4" [cnn_lenet.cpp:41]   --->   Operation 529 'fadd' 'somme_158' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 530 [1/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_2_4" [cnn_lenet.cpp:41]   --->   Operation 530 'fadd' 'somme_158' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 531 [4/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3" [cnn_lenet.cpp:41]   --->   Operation 531 'fadd' 'somme_159' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 532 [3/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3" [cnn_lenet.cpp:41]   --->   Operation 532 'fadd' 'somme_159' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 533 [2/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3" [cnn_lenet.cpp:41]   --->   Operation 533 'fadd' 'somme_159' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 534 [1/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3" [cnn_lenet.cpp:41]   --->   Operation 534 'fadd' 'somme_159' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 535 [4/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_1" [cnn_lenet.cpp:41]   --->   Operation 535 'fadd' 'somme_160' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 536 [3/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_1" [cnn_lenet.cpp:41]   --->   Operation 536 'fadd' 'somme_160' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 537 [2/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_1" [cnn_lenet.cpp:41]   --->   Operation 537 'fadd' 'somme_160' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 538 [1/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_1" [cnn_lenet.cpp:41]   --->   Operation 538 'fadd' 'somme_160' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 539 [4/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_2" [cnn_lenet.cpp:41]   --->   Operation 539 'fadd' 'somme_161' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 540 [3/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_2" [cnn_lenet.cpp:41]   --->   Operation 540 'fadd' 'somme_161' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 541 [2/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_2" [cnn_lenet.cpp:41]   --->   Operation 541 'fadd' 'somme_161' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 542 [1/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_2" [cnn_lenet.cpp:41]   --->   Operation 542 'fadd' 'somme_161' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 543 [4/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_3_3" [cnn_lenet.cpp:41]   --->   Operation 543 'fadd' 'somme_162' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 544 [3/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_3_3" [cnn_lenet.cpp:41]   --->   Operation 544 'fadd' 'somme_162' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 545 [2/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_3_3" [cnn_lenet.cpp:41]   --->   Operation 545 'fadd' 'somme_162' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 546 [1/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_3_3" [cnn_lenet.cpp:41]   --->   Operation 546 'fadd' 'somme_162' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 547 [4/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_3_4" [cnn_lenet.cpp:41]   --->   Operation 547 'fadd' 'somme_163' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 548 [3/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_3_4" [cnn_lenet.cpp:41]   --->   Operation 548 'fadd' 'somme_163' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 549 [2/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_3_4" [cnn_lenet.cpp:41]   --->   Operation 549 'fadd' 'somme_163' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 550 [1/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_3_4" [cnn_lenet.cpp:41]   --->   Operation 550 'fadd' 'somme_163' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 551 [4/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4" [cnn_lenet.cpp:41]   --->   Operation 551 'fadd' 'somme_164' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 552 [3/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4" [cnn_lenet.cpp:41]   --->   Operation 552 'fadd' 'somme_164' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 553 [2/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4" [cnn_lenet.cpp:41]   --->   Operation 553 'fadd' 'somme_164' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 554 [1/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4" [cnn_lenet.cpp:41]   --->   Operation 554 'fadd' 'somme_164' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 585 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 585 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 555 [4/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_1" [cnn_lenet.cpp:41]   --->   Operation 555 'fadd' 'somme_165' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 556 [3/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_1" [cnn_lenet.cpp:41]   --->   Operation 556 'fadd' 'somme_165' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 557 [2/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_1" [cnn_lenet.cpp:41]   --->   Operation 557 'fadd' 'somme_165' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 558 [1/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_1" [cnn_lenet.cpp:41]   --->   Operation 558 'fadd' 'somme_165' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 559 [4/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_2" [cnn_lenet.cpp:41]   --->   Operation 559 'fadd' 'somme_166' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 560 [3/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_2" [cnn_lenet.cpp:41]   --->   Operation 560 'fadd' 'somme_166' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 561 [2/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_2" [cnn_lenet.cpp:41]   --->   Operation 561 'fadd' 'somme_166' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 562 [1/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_2" [cnn_lenet.cpp:41]   --->   Operation 562 'fadd' 'somme_166' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 10.5>
ST_107 : Operation 563 [4/4] (10.5ns)   --->   "%somme_167 = fadd i32 %somme_166, i32 %mul27_4_3" [cnn_lenet.cpp:41]   --->   Operation 563 'fadd' 'somme_167' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 10.5>
ST_108 : Operation 564 [3/4] (10.5ns)   --->   "%somme_167 = fadd i32 %somme_166, i32 %mul27_4_3" [cnn_lenet.cpp:41]   --->   Operation 564 'fadd' 'somme_167' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 10.5>
ST_109 : Operation 565 [2/4] (10.5ns)   --->   "%somme_167 = fadd i32 %somme_166, i32 %mul27_4_3" [cnn_lenet.cpp:41]   --->   Operation 565 'fadd' 'somme_167' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 10.5>
ST_110 : Operation 566 [1/4] (10.5ns)   --->   "%somme_167 = fadd i32 %somme_166, i32 %mul27_4_3" [cnn_lenet.cpp:41]   --->   Operation 566 'fadd' 'somme_167' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 10.5>
ST_111 : Operation 567 [4/4] (10.5ns)   --->   "%somme_168 = fadd i32 %somme_167, i32 %mul27_4_4" [cnn_lenet.cpp:41]   --->   Operation 567 'fadd' 'somme_168' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 10.5>
ST_112 : Operation 568 [3/4] (10.5ns)   --->   "%somme_168 = fadd i32 %somme_167, i32 %mul27_4_4" [cnn_lenet.cpp:41]   --->   Operation 568 'fadd' 'somme_168' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 10.5>
ST_113 : Operation 569 [2/4] (10.5ns)   --->   "%somme_168 = fadd i32 %somme_167, i32 %mul27_4_4" [cnn_lenet.cpp:41]   --->   Operation 569 'fadd' 'somme_168' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 10.5>
ST_114 : Operation 570 [1/4] (10.5ns)   --->   "%somme_168 = fadd i32 %somme_167, i32 %mul27_4_4" [cnn_lenet.cpp:41]   --->   Operation 570 'fadd' 'somme_168' <Predicate = (!icmp_ln33)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.43>
ST_115 : Operation 571 [10/10] (5.43ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 571 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 13.9>
ST_116 : Operation 572 [9/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 572 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 13.9>
ST_117 : Operation 573 [8/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 573 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 13.9>
ST_118 : Operation 574 [7/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 574 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 13.9>
ST_119 : Operation 575 [6/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 575 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 13.9>
ST_120 : Operation 576 [5/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 576 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 13.9>
ST_121 : Operation 577 [4/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 577 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 13.9>
ST_122 : Operation 578 [3/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 578 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 13.9>
ST_123 : Operation 579 [2/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 579 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 7.50>
ST_124 : Operation 580 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 26, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:36]   --->   Operation 580 'specpipeline' 'specpipeline_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_124 : Operation 581 [1/10] (4.24ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_168, i32 %sigmoidLUT_1" [cnn_lenet.cpp:45]   --->   Operation 581 'call' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %add_ln45" [cnn_lenet.cpp:45]   --->   Operation 582 'zext' 'zext_ln45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_124 : Operation 583 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln45" [cnn_lenet.cpp:45]   --->   Operation 583 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_124 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %tmp, i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:45]   --->   Operation 584 'store' 'store_ln45' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 12.173ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [19]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', cnn_lenet.cpp:34) on local variable 'indvar_flatten' [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', cnn_lenet.cpp:34) [39]  (1.915 ns)
	'select' operation 3 bit ('select_ln33', cnn_lenet.cpp:33) [46]  (0.980 ns)
	'mul' operation 10 bit ('empty_81', cnn_lenet.cpp:33) [56]  (4.170 ns)
	'add' operation 64 bit ('empty_82', cnn_lenet.cpp:33) [58]  (3.520 ns)

 <State 2>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_req', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [66]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_read', cnn_lenet.cpp:33) on port 'Layer_Weights' (cnn_lenet.cpp:33) [67]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [121]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_1', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [123]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_2', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [125]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_3', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [127]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_4', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [129]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_5', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [131]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_6', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [133]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_7', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [135]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_8', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [137]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_9', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [139]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_10', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [141]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_11', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [143]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_12', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [145]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_13', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [147]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_14', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [149]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_15', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [151]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_16', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [153]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_17', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [155]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_18', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [157]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_19', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [159]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_20', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [161]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_21', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [163]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_22', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [165]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_23', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [167]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read_24', cnn_lenet.cpp:41) on port 'Layer_Weights' (cnn_lenet.cpp:41) [169]  (14.600 ns)

 <State 36>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_3', cnn_lenet.cpp:41) [287]  (12.383 ns)

 <State 37>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_4', cnn_lenet.cpp:41) [289]  (12.383 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [212]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [212]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [212]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [212]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [214]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [214]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [214]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [214]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [216]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [216]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [216]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [216]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [218]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [218]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [218]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [218]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [234]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [234]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [234]  (10.533 ns)

 <State 57>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [234]  (10.533 ns)

 <State 58>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [236]  (10.533 ns)

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [236]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [236]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [236]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [238]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [238]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [238]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [238]  (10.533 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [240]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [240]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [240]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [240]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [242]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [242]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [242]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [242]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [258]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [258]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [258]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [258]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [260]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [260]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [260]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [260]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [262]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [262]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [262]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [262]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [264]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [264]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [264]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [264]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [266]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [266]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [266]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [266]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [282]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [282]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [282]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [282]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [284]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [284]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [284]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [284]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [286]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [286]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [286]  (10.533 ns)

 <State 106>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [286]  (10.533 ns)

 <State 107>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [288]  (10.533 ns)

 <State 108>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [288]  (10.533 ns)

 <State 109>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [288]  (10.533 ns)

 <State 110>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [288]  (10.533 ns)

 <State 111>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [290]  (10.533 ns)

 <State 112>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [290]  (10.533 ns)

 <State 113>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [290]  (10.533 ns)

 <State 114>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:41) [290]  (10.533 ns)

 <State 115>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (5.431 ns)

 <State 116>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 117>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 118>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 119>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 120>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 121>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 122>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 123>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (13.966 ns)

 <State 124>: 7.501ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:45) to 'SIGMOID' [291]  (4.247 ns)
	'store' operation 0 bit ('store_ln45', cnn_lenet.cpp:45) of variable 'tmp', cnn_lenet.cpp:45 on array 'Layer2_Neurons_CPU' [296]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
