<html>
<head>
<meta charset="UTF-8">
<title>Two-byte-opcodes-map</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=X86ISA____TWO-BYTE-OPCODES-MAP">Click for Two-byte-opcodes-map in the Full Manual</a></h3>

<p>List of <b>implemented</b> instructions whose opcode is two bytes long, 
       beginning with <span class="v">0F</span>; includes VEX/EVEX instructions too</p><table class="xtable"> <tr> <th> Opcode </th>
<th> Mnemonic </th>
<th> Other Information </th>
<th> Semantic Function </th> </tr>
<tr>  <td> 00 </td>  <td> LLDT </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LLDT.html">x86-lldt</a></span>  </td> </tr>
<tr>  <td> 01 </td>  <td> LGDT </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LGDT.html">x86-lgdt</a></span>  </td> </tr>
<tr>  <td> 01 </td>  <td> LIDT </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LIDT.html">x86-lidt</a></span>  </td> </tr>
<tr>  <td> 05 </td>  <td> SYSCALL </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SYSCALL-BOTH-VIEWS.html">x86-syscall-both-views</a></span>  </td> </tr>
<tr>  <td> 07 </td>  <td> SYSRET </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:MODE </span> </td>
<td> <span class="v">:O64</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SYSRET.html">x86-sysret</a></span>  </td> </tr>
<tr>  <td> 0B </td>  <td> UD2 </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "UD2 encountered!"))</span> </td> </tr>
<tr>  <td> 10 </td>  <td> MOVUPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-RM.html">x86-movups/movupd/movdqu-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 10 </td>  <td> MOVUPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-RM.html">x86-movups/movupd/movdqu-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 10 </td>  <td> MOVSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSS_F2MOVSD-OP_F2EN-RM.html">x86-movss/movsd-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 10 </td>  <td> MOVSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSS_F2MOVSD-OP_F2EN-RM.html">x86-movss/movsd-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 11 </td>  <td> MOVUPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-MR.html">x86-movups/movupd/movdqu-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 11 </td>  <td> MOVUPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-MR.html">x86-movups/movupd/movdqu-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 11 </td>  <td> MOVSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSS_F2MOVSD-OP_F2EN-MR.html">x86-movss/movsd-op/en-mr</a></span> -- <br><span class="tt">((sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 11 </td>  <td> MOVSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSS_F2MOVSD-OP_F2EN-MR.html">x86-movss/movsd-op/en-mr</a></span> -- <br><span class="tt">((sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 12 </td>  <td> MOVLPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-RM.html">x86-movlps/movlpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 12 </td>  <td> MOVLPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-RM.html">x86-movlps/movlpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 12 </td>  <td> MOVSLDUP </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE3</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-RM.html">x86-movlps/movlpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 12 </td>  <td> MOVDDUP </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE3</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-RM.html">x86-movlps/movlpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 13 </td>  <td> MOVLPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-MR.html">x86-movlps/movlpd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 13 </td>  <td> MOVLPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVLPS_F2MOVLPD-OP_F2EN-MR.html">x86-movlps/movlpd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 14 </td>  <td> UNPCKLPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-UNPCK_F3PS-OP_F2EN-RM.html">x86-unpck?ps-op/en-rm</a></span> -- <br><span class="tt">((high/low . #x0))</span> </td> </tr>
<tr>  <td> 14 </td>  <td> UNPCKLPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-UNPCK_F3PD-OP_F2EN-RM.html">x86-unpck?pd-op/en-rm</a></span> -- <br><span class="tt">((high/low . #x0))</span> </td> </tr>
<tr>  <td> 15 </td>  <td> UNPCKHPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-UNPCK_F3PS-OP_F2EN-RM.html">x86-unpck?ps-op/en-rm</a></span> -- <br><span class="tt">((high/low . #x1))</span> </td> </tr>
<tr>  <td> 15 </td>  <td> UNPCKHPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-UNPCK_F3PD-OP_F2EN-RM.html">x86-unpck?pd-op/en-rm</a></span> -- <br><span class="tt">((high/low . #x1))</span> </td> </tr>
<tr>  <td> 16 </td>  <td> MOVHPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVHPS_F2MOVHPD-OP_F2EN-RM.html">x86-movhps/movhpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 16 </td>  <td> MOVHPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVHPS_F2MOVHPD-OP_F2EN-RM.html">x86-movhps/movhpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 17 </td>  <td> MOVHPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVHPS_F2MOVHPD-OP_F2EN-MR.html">x86-movhps/movhpd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 17 </td>  <td> MOVHPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVHPS_F2MOVHPD-OP_F2EN-MR.html">x86-movhps/movhpd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 1F </td>  <td> NOP </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-NOP.html">x86-two-byte-nop</a></span>  </td> </tr>
<tr>  <td> 20 </td>  <td> MOV </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOV-CONTROL-REGS-OP_F2EN-MR.html">x86-mov-control-regs-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 28 </td>  <td> MOVAPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVAPS_F2MOVAPD-OP_F2EN-RM.html">x86-movaps/movapd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 28 </td>  <td> MOVAPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVAPS_F2MOVAPD-OP_F2EN-RM.html">x86-movaps/movapd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 29 </td>  <td> MOVAPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVAPS_F2MOVAPD-OP_F2EN-MR.html">x86-movaps/movapd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 29 </td>  <td> MOVAPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVAPS_F2MOVAPD-OP_F2EN-MR.html">x86-movaps/movapd-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 2A </td>  <td> CVTSI2SS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTSI2S_F3-OP_F2EN-RM.html">x86-cvtsi2s?-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 2A </td>  <td> CVTSI2SD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTSI2S_F3-OP_F2EN-RM.html">x86-cvtsi2s?-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 2C </td>  <td> CVTTSS2SI </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32SI_F2CVTTS_F32SI-OP_F2EN-RM.html">x86-cvts?2si/cvtts?2si-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x0) (trunc . t))</span> </td> </tr>
<tr>  <td> 2C </td>  <td> CVTTSD2SI </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32SI_F2CVTTS_F32SI-OP_F2EN-RM.html">x86-cvts?2si/cvtts?2si-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x1) (trunc . t))</span> </td> </tr>
<tr>  <td> 2D </td>  <td> CVTSS2SI </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32SI_F2CVTTS_F32SI-OP_F2EN-RM.html">x86-cvts?2si/cvtts?2si-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x0) (trunc))</span> </td> </tr>
<tr>  <td> 2D </td>  <td> CVTSD2SI </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32SI_F2CVTTS_F32SI-OP_F2EN-RM.html">x86-cvts?2si/cvtts?2si-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x1) (trunc))</span> </td> </tr>
<tr>  <td> 2E </td>  <td> UCOMISS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-COMIS_F3_F2UCOMIS_F3-OP_F2EN-RM.html">x86-comis?/ucomis?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x9) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 2E </td>  <td> UCOMISD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-COMIS_F3_F2UCOMIS_F3-OP_F2EN-RM.html">x86-comis?/ucomis?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x9) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 2F </td>  <td> COMISS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-COMIS_F3_F2UCOMIS_F3-OP_F2EN-RM.html">x86-comis?/ucomis?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x9) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 2F </td>  <td> COMISD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-COMIS_F3_F2UCOMIS_F3-OP_F2EN-RM.html">x86-comis?/ucomis?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x9) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 38 </td>  <td> 3-BYTE-ESCAPE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____THREE-BYTE-OPCODE-DECODE-AND-EXECUTE.html">three-byte-opcode-decode-and-execute</a></span> -- <br><span class="tt">((second-escape-byte . opcode))</span> </td> </tr>
<tr>  <td> 3A </td>  <td> 3-BYTE-ESCAPE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____THREE-BYTE-OPCODE-DECODE-AND-EXECUTE.html">three-byte-opcode-decode-and-execute</a></span> -- <br><span class="tt">((second-escape-byte . opcode))</span> </td> </tr>
<tr>  <td> 40 </td>  <td> CMOVO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 41 </td>  <td> CMOVNO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 42 </td>  <td> CMOVB/C/NAE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 43 </td>  <td> CMOVAE/NB/NC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 44 </td>  <td> CMOVE/Z </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 45 </td>  <td> CMOVNE/NZ </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 46 </td>  <td> CMOVBE/NA </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 47 </td>  <td> CMOVA/NBE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 48 </td>  <td> CMOVS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 49 </td>  <td> CMOVNS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4A </td>  <td> CMOVP/PE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4B </td>  <td> CMOVNP/PO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4C </td>  <td> CMOVL/NGE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4D </td>  <td> CMOVNL/GE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4E </td>  <td> CMOVLE/NG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 4F </td>  <td> CMOVNLE/G </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMOVCC.html">x86-cmovcc</a></span>  </td> </tr>
<tr>  <td> 51 </td>  <td> SQRTPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SQRTPS-OP_F2EN-RM.html">x86-sqrtps-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 51 </td>  <td> SQRTPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SQRTPD-OP_F2EN-RM.html">x86-sqrtpd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 51 </td>  <td> SQRTSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SQRTS_F3-OP_F2EN-RM.html">x86-sqrts?-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 51 </td>  <td> SQRTSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SQRTS_F3-OP_F2EN-RM.html">x86-sqrts?-op/en-rm</a></span> -- <br><span class="tt">((sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 54 </td>  <td> ANDPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 54 </td>  <td> ANDPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> 55 </td>  <td> ANDNPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #xD))</span> </td> </tr>
<tr>  <td> 55 </td>  <td> ANDNPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #xD))</span> </td> </tr>
<tr>  <td> 56 </td>  <td> ORPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 56 </td>  <td> ORPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> 57 </td>  <td> XORPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 57 </td>  <td> XORPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr>
<tr>  <td> 58 </td>  <td> ADDPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 58 </td>  <td> ADDPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x0))</span> </td> </tr>
<tr>  <td> 58 </td>  <td> ADDSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x0) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 58 </td>  <td> ADDSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x0) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 59 </td>  <td> MULPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1A))</span> </td> </tr>
<tr>  <td> 59 </td>  <td> MULPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1A))</span> </td> </tr>
<tr>  <td> 59 </td>  <td> MULSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1A) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 59 </td>  <td> MULSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1A) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 5A </td>  <td> CVTPS2PD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTPS2PD-OP_F2EN-RM.html">x86-cvtps2pd-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 5A </td>  <td> CVTPD2PS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTPD2PS-OP_F2EN-RM.html">x86-cvtpd2ps-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 5A </td>  <td> CVTSS2SD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32S_F3-OP_F2EN-RM.html">x86-cvts?2s?-op/en-rm</a></span> -- <br><span class="tt">((dp-to-sp . #x0))</span> </td> </tr>
<tr>  <td> 5A </td>  <td> CVTSD2SS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CVTS_F32S_F3-OP_F2EN-RM.html">x86-cvts?2s?-op/en-rm</a></span> -- <br><span class="tt">((dp-to-sp . #x1))</span> </td> </tr>
<tr>  <td> 5C </td>  <td> SUBPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 5C </td>  <td> SUBPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x4))</span> </td> </tr>
<tr>  <td> 5C </td>  <td> SUBSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x4) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 5C </td>  <td> SUBSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x4) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 5D </td>  <td> MINPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x24))</span> </td> </tr>
<tr>  <td> 5D </td>  <td> MINPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x24))</span> </td> </tr>
<tr>  <td> 5D </td>  <td> MINSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x24) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 5D </td>  <td> MINSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x24) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 5E </td>  <td> DIVPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1C))</span> </td> </tr>
<tr>  <td> 5E </td>  <td> DIVPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1C))</span> </td> </tr>
<tr>  <td> 5E </td>  <td> DIVSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1C) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 5E </td>  <td> DIVSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1C) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 5F </td>  <td> MAXPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPS_F2SUBPS_F2MULPS_F2DIVPS_F2MAXPS_F2MINPS-OP_F2EN-RM.html">x86-addps/subps/mulps/divps/maxps/minps-op/en-rm</a></span> -- <br><span class="tt">((operation . #x22))</span> </td> </tr>
<tr>  <td> 5F </td>  <td> MAXPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDPD_F2SUBPD_F2MULPD_F2DIVPD_F2MAXPD_F2MINPD-OP_F2EN-RM.html">x86-addpd/subpd/mulpd/divpd/maxpd/minpd-op/en-rm</a></span> -- <br><span class="tt">((operation . #x22))</span> </td> </tr>
<tr>  <td> 5F </td>  <td> MAXSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x22) (sp/dp . #x0))</span> </td> </tr>
<tr>  <td> 5F </td>  <td> MAXSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ADDS_F3_F2SUBS_F3_F2MULS_F3_F2DIVS_F3_F2MAXS_F3_F2MINS_F3-OP_F2EN-RM.html">x86-adds?/subs?/muls?/divs?/maxs?/mins?-op/en-rm</a></span> -- <br><span class="tt">((operation . #x22) (sp/dp . #x1))</span> </td> </tr>
<tr>  <td> 6F </td>  <td> MOVDQU </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-RM.html">x86-movups/movupd/movdqu-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 74 </td>  <td> PCMPEQB </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PCMPEQB-OP_F2EN-RM.html">x86-pcmpeqb-op/en-rm</a></span>  </td> </tr>
<tr>  <td> 7F </td>  <td> MOVDQU </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVUPS_F2MOVUPD_F2MOVDQU-OP_F2EN-MR.html">x86-movups/movupd/movdqu-op/en-mr</a></span>  </td> </tr>
<tr>  <td> 80 </td>  <td> JO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 81 </td>  <td> JNO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 82 </td>  <td> JB/NAE/C </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 83 </td>  <td> JNB/AE/NC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 84 </td>  <td> JZ/E </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 85 </td>  <td> JNZ/NE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 86 </td>  <td> JBE/NA </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 87 </td>  <td> JNBE/A </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 88 </td>  <td> JS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 89 </td>  <td> JNS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8A </td>  <td> JP/PE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8B </td>  <td> JNP/PO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8C </td>  <td> JL/NGE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8D </td>  <td> JNL/GE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8E </td>  <td> JLE/NG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 8F </td>  <td> JNLE/G </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-TWO-BYTE-JCC.html">x86-two-byte-jcc</a></span>  </td> </tr>
<tr>  <td> 90 </td>  <td> SETO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 91 </td>  <td> SETNO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 92 </td>  <td> SETB/NAE/C </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 93 </td>  <td> SETNB/AE/NC </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 94 </td>  <td> SETZ/E </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 95 </td>  <td> SETNZ/NE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 96 </td>  <td> SETBE/NA </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 97 </td>  <td> SETNBE/A </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 98 </td>  <td> SETS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 99 </td>  <td> SETNS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9A </td>  <td> SETP/PE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9B </td>  <td> SETNP/PO </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9C </td>  <td> SETL/NGE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9D </td>  <td> SETNL/GE </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9E </td>  <td> SETLE/NG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> 9F </td>  <td> SETNLE/G </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SETCC.html">x86-setcc</a></span>  </td> </tr>
<tr>  <td> A0 </td>  <td> PUSH FS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> A3 </td>  <td> BT </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-BT-0F-A3.html">x86-bt-0f-a3</a></span>  </td> </tr>
<tr>  <td> A4 </td>  <td> SHLD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHLD_F2SHRD.html">x86-shld/shrd</a></span>  </td> </tr>
<tr>  <td> A5 </td>  <td> SHLD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHLD_F2SHRD.html">x86-shld/shrd</a></span>  </td> </tr>
<tr>  <td> A8 </td>  <td> PUSH GS </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PUSH-SEGMENT-REGISTER.html">x86-push-segment-register</a></span>  </td> </tr>
<tr>  <td> AC </td>  <td> SHRD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHLD_F2SHRD.html">x86-shld/shrd</a></span>  </td> </tr>
<tr>  <td> AD </td>  <td> SHRD </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHLD_F2SHRD.html">x86-shld/shrd</a></span>  </td> </tr>
<tr>  <td> AE </td>  <td> LDMXCSR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">2</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LDMXCSR_F2STMXCSR-OP_F2EN-M.html">x86-ldmxcsr/stmxcsr-op/en-m</a></span>  </td> </tr>
<tr>  <td> AE </td>  <td> STMXCSR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">3</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">:MEM</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-LDMXCSR_F2STMXCSR-OP_F2EN-M.html">x86-ldmxcsr/stmxcsr-op/en-m</a></span>  </td> </tr>
<tr>  <td> AF </td>  <td> IMUL </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-IMUL-OP_F2EN-RM.html">x86-imul-op/en-rm</a></span>  </td> </tr>
<tr>  <td> B0 </td>  <td> CMPXCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPXCHG.html">x86-cmpxchg</a></span>  </td> </tr>
<tr>  <td> B1 </td>  <td> CMPXCHG </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPXCHG.html">x86-cmpxchg</a></span>  </td> </tr>
<tr>  <td> B6 </td>  <td> MOVZX </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVZX.html">x86-movzx</a></span>  </td> </tr>
<tr>  <td> B7 </td>  <td> MOVZX </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVZX.html">x86-movzx</a></span>  </td> </tr>
<tr>  <td> B9 </td>  <td> UD1 </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ILLEGAL-INSTRUCTION.html">x86-illegal-instruction</a></span> -- <br><span class="tt">((message . "UD1 encountered!"))</span> </td> </tr>
<tr>  <td> BA </td>  <td> BT </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">4</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-BT-0F-BA.html">x86-bt-0f-ba</a></span>  </td> </tr>
<tr>  <td> BC </td>  <td> BSF </td>  <td> <table class="xtable"><tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-BSF-OP_F2EN-RM.html">x86-bsf-op/en-rm</a></span>  </td> </tr>
<tr>  <td> BE </td>  <td> MOVSX </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSXD.html">x86-movsxd</a></span>  </td> </tr>
<tr>  <td> BF </td>  <td> MOVSX </td>  <td> <table class="xtable"></table> </td>  <td> <span class="tt"><a href="X86ISA____X86-MOVSXD.html">x86-movsxd</a></span>  </td> </tr>
<tr>  <td> C2 </td>  <td> CMPPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPPS-OP_F2EN-RMI.html">x86-cmpps-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> C2 </td>  <td> CMPPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPPD-OP_F2EN-RMI.html">x86-cmppd-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> C2 </td>  <td> CMPSS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPSS_F2CMPSD-OP_F2EN-RMI.html">x86-cmpss/cmpsd-op/en-rmi</a></span> -- <br><span class="tt">((sp/dp . #x0))</span> </td> </tr>
<tr>  <td> C2 </td>  <td> CMPSD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:F2</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-CMPSS_F2CMPSD-OP_F2EN-RMI.html">x86-cmpss/cmpsd-op/en-rmi</a></span> -- <br><span class="tt">((sp/dp . #x1))</span> </td> </tr>
<tr>  <td> C6 </td>  <td> SHUFPS </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHUFPS-OP_F2EN-RMI.html">x86-shufps-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> C6 </td>  <td> SHUFPD </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-SHUFPD-OP_F2EN-RMI.html">x86-shufpd-op/en-rmi</a></span>  </td> </tr>
<tr>  <td> C7 </td>  <td> RDRAND </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:NO-PREFIX</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:RDRAND</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-RDRAND.html">x86-rdrand</a></span>  </td> </tr>
<tr>  <td> C7 </td>  <td> RDRAND </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:REG </span> </td>
<td> <span class="v">6</span> </td> </tr>
<tr>
<td> <span class="v">:MOD </span> </td>
<td> <span class="v">3</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:RDRAND</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-RDRAND.html">x86-rdrand</a></span>  </td> </tr>
<tr>  <td> D7 </td>  <td> PMOVMSKB </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-PMOVMSKB-OP_F2EN-RM.html">x86-pmovmskb-op/en-rm</a></span>  </td> </tr>
<tr>  <td> DB </td>  <td> PAND </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x3))</span> </td> </tr>
<tr>  <td> DF </td>  <td> PANDN </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #xD))</span> </td> </tr>
<tr>  <td> EB </td>  <td> POR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x1))</span> </td> </tr>
<tr>  <td> EF </td>  <td> PXOR </td>  <td> <table class="xtable">
<tr>
<td> <span class="v">:PFX </span> </td>
<td> <span class="v">:66</span> </td> </tr>
<tr>
<td> <span class="v">:FEAT </span> </td>
<td> <span class="v">:SSE2</span> </td> </tr>
</table> </td>  <td> <span class="tt"><a href="X86ISA____X86-ANDP_F3_F2ANDNP_F3_F2ORP_F3_F2XORP_F3_F2PAND_F2PANDN_F2POR_F2PXOR-OP_F2EN-RM.html">x86-andp?/andnp?/orp?/xorp?/pand/pandn/por/pxor-op/en-rm</a></span> -- <br><span class="tt">((operation . #x5))</span> </td> </tr> </table> 
 

</body>
</html>
