<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/source/qspi_dma.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_bf64bf1d31205111dab559ea5953d43c.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>qspi_dma.c</h1>  </div>
</div>
<div class="contents">
<a href="qspi__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/**</span>
<a name="l00031"></a>00031 <span class="comment"> * \addtogroup qspi_dma_module QSPI xDMA driver</span>
<a name="l00032"></a>00032 <span class="comment"> * \ingroup peripherals_module</span>
<a name="l00033"></a>00033 <span class="comment"> *</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> */</span>
<a name="l00036"></a>00036 <span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/**</span>
<a name="l00038"></a>00038 <span class="comment"> * \file</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Implementation for the SPI Flash with xDMA driver.</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00046"></a>00046 <span class="comment"> *        Headers</span>
<a name="l00047"></a>00047 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;chip.h&quot;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00052"></a>00052 <span class="comment"> *        Definitions</span>
<a name="l00053"></a>00053 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00054"></a>00054 <span class="comment"></span>
<a name="l00055"></a>00055 <span class="comment">/** xDMA support */</span>
<a name="l00056"></a>00056 <span class="comment"></span>
<a name="l00057"></a>00057 <span class="comment">/** xDMA Link List size for SPI transmission*/</span>
<a name="l00058"></a><a class="code" href="qspi__dma_8c.html#afcf44cf0781ee50b2b939631f23abbfb">00058</a> <span class="preprocessor">#define DMA_QSPI_LLI     2</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="comment">/*-----------------------------------------------------------------------------</span>
<a name="l00061"></a>00061 <span class="comment"> *        QSPI DMA Local functions</span>
<a name="l00062"></a>00062 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">/**</span>
<a name="l00065"></a>00065 <span class="comment"> * \brief SPI xDMA Rx callback</span>
<a name="l00066"></a>00066 <span class="comment"> * Invoked on SPi DMA reception done.</span>
<a name="l00067"></a>00067 <span class="comment"> * \param channel DMA channel.</span>
<a name="l00068"></a>00068 <span class="comment"> * \param pArg Pointer to callback argument - Pointer to Spid instance.</span>
<a name="l00069"></a>00069 <span class="comment"> */</span>
<a name="l00070"></a>00070 <span class="keyword">static</span> <span class="keywordtype">void</span> QSPID_Spi_Cb(uint32_t channel, <a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pArg)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <a class="code" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> *pQspiHw = pArg-&gt;Qspid.pQspiHw;
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     <span class="keywordflow">if</span> (channel != pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>)
<a name="l00075"></a>00075         <span class="keywordflow">return</span>;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="comment">/* Release the semaphore */</span>
<a name="l00078"></a>00078     ReleaseMutex(pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>);
<a name="l00079"></a>00079     <a class="code" href="qspi_8h.html#a0cee5ee97a2b6575ccf9d56d3c5fce64" title="Ends ongoing transfer by releasing CS of QSPI peripheral.">QSPI_EndTransfer</a>(pQspiHw);
<a name="l00080"></a>00080     SCB_InvalidateDCache_by_Addr((uint32_t *)pArg-&gt;Qspid.qspiBuffer.pDataRx,
<a name="l00081"></a>00081                                  pArg-&gt;Qspid.qspiBuffer.RxDataSize);
<a name="l00082"></a>00082     memory_sync();
<a name="l00083"></a>00083 }
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">/**</span>
<a name="l00087"></a>00087 <span class="comment"> * \brief QSPI xDMA Tx callback</span>
<a name="l00088"></a>00088 <span class="comment"> * Invoked on QSPi DMA Write done.</span>
<a name="l00089"></a>00089 <span class="comment"> * \param channel DMA channel.</span>
<a name="l00090"></a>00090 <span class="comment"> * \param pArg Pointer to callback argument - Pointer to Spid instance.</span>
<a name="l00091"></a>00091 <span class="comment"> */</span>
<a name="l00092"></a>00092 <span class="keyword">static</span> <span class="keywordtype">void</span> QSPID_qspiTx_Cb(uint32_t channel, <a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pArg)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <a class="code" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> *pQspiHw = pArg-&gt;Qspid.pQspiHw;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="keywordflow">if</span> (channel != pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>)
<a name="l00097"></a>00097         <span class="keywordflow">return</span>;
<a name="l00098"></a>00098 
<a name="l00099"></a>00099     <span class="comment">/* Release the semaphore */</span>
<a name="l00100"></a>00100     ReleaseMutex(pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>);
<a name="l00101"></a>00101     <a class="code" href="qspi_8h.html#a0cee5ee97a2b6575ccf9d56d3c5fce64" title="Ends ongoing transfer by releasing CS of QSPI peripheral.">QSPI_EndTransfer</a>(pQspiHw);
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <span class="keywordflow">while</span> (!<a class="code" href="qspi_8h.html#a84307d724b3e124e1d4cced163d3074d" title="Get the current status register of the given QSPI peripheral.">QSPI_GetStatus</a>(pArg-&gt;Qspid.pQspiHw, IsEofInst));
<a name="l00104"></a>00104 
<a name="l00105"></a>00105     memory_sync();
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">/**</span>
<a name="l00110"></a>00110 <span class="comment"> * \brief QSPI xDMA Rx callback</span>
<a name="l00111"></a>00111 <span class="comment"> * Invoked on SPi DMA reception done.</span>
<a name="l00112"></a>00112 <span class="comment"> * \param channel DMA channel.</span>
<a name="l00113"></a>00113 <span class="comment"> * \param pArg Pointer to callback argument - Pointer to Spid instance.</span>
<a name="l00114"></a>00114 <span class="comment"> */</span>
<a name="l00115"></a>00115 <span class="keyword">static</span> <span class="keywordtype">void</span> QSPID_qspiRx_Cb(uint32_t channel, <a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pArg)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <a class="code" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> *pQspiHw = pArg-&gt;Qspid.pQspiHw;
<a name="l00118"></a>00118 
<a name="l00119"></a>00119     <span class="keywordflow">if</span> (channel != pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>)
<a name="l00120"></a>00120         <span class="keywordflow">return</span>;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <span class="comment">/* Release the semaphore */</span>
<a name="l00123"></a>00123     ReleaseMutex(pArg-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>);
<a name="l00124"></a>00124     <a class="code" href="qspi_8h.html#a0cee5ee97a2b6575ccf9d56d3c5fce64" title="Ends ongoing transfer by releasing CS of QSPI peripheral.">QSPI_EndTransfer</a>(pQspiHw);
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <span class="keywordflow">while</span> (!<a class="code" href="qspi_8h.html#a84307d724b3e124e1d4cced163d3074d" title="Get the current status register of the given QSPI peripheral.">QSPI_GetStatus</a>(pArg-&gt;Qspid.pQspiHw, IsEofInst));
<a name="l00127"></a>00127 
<a name="l00128"></a>00128     SCB_InvalidateDCache_by_Addr((uint32_t *)pArg-&gt;Qspid.qspiBuffer.pDataRx,
<a name="l00129"></a>00129                                  pArg-&gt;Qspid.qspiBuffer.RxDataSize);
<a name="l00130"></a>00130     memory_sync();
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 <span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">/**</span>
<a name="l00134"></a>00134 <span class="comment"> * \brief Configures the DMA for QSPI</span>
<a name="l00135"></a>00135 <span class="comment"> *</span>
<a name="l00136"></a>00136 <span class="comment"> * \param pQspidma  Pointer to QSPI DMA structure</span>
<a name="l00137"></a>00137 <span class="comment"> * \param Addr      Address to Read or write of QSPI flash memory</span>
<a name="l00138"></a>00138 <span class="comment"> * \param pBuffer   Pointer input/output buffer</span>
<a name="l00139"></a>00139 <span class="comment"> * \param ReadWrite Read or write memory flag</span>
<a name="l00140"></a>00140 <span class="comment"> * \returns 0 if the dma multibuffer configuration successfully; otherwise returns</span>
<a name="l00141"></a>00141 <span class="comment"> * QSPID_ERROR_XXX.</span>
<a name="l00142"></a>00142 <span class="comment"> */</span>
<a name="l00143"></a>00143 <span class="keyword">static</span> uint8_t QSPID_configureQpsiDma(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma, uint32_t Addr,
<a name="l00144"></a>00144                                       <a class="code" href="struct_qspi_buffer__t.html" title="qspi buffer structure">QspiBuffer_t</a> *pBuffer, <a class="code" href="qspi_8h.html#adf94e21942d0dff736d1e65a129be37f" title="qspi access modes">Access_t</a> <span class="keyword">const</span> ReadWrite)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <a class="code" href="structs_xdmad_cfg.html">sXdmadCfg</a> xdmadCfg, xdmadRxCfg, xdmadTxCfg;
<a name="l00147"></a>00147     uint8_t chanNum;
<a name="l00148"></a>00148     uint8_t qspi_id =  pQspidma-&gt;Qspid.qspiId;
<a name="l00149"></a>00149     <a class="code" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> *pQspiHw = pQspidma-&gt;Qspid.pQspiHw;
<a name="l00150"></a>00150     uint32_t xdmaCndc, xdmaInt, BurstSize, ChannelWidth;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 
<a name="l00153"></a>00153     <span class="comment">/* Setup DMA  for QSPI */</span>
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     <span class="keywordflow">if</span> (pQspidma-&gt;Qspid.qspiMode == <a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga3985ad58e070e3fb0cca337ac25370e8" title="(QSPI_MR) The QSPI is in SPI mode.">QSPI_MR_SMM_SPI</a>) {
<a name="l00156"></a>00156         <span class="comment">// SPI mode</span>
<a name="l00157"></a>00157         <span class="comment">/* SPI TX DMA config */</span>
<a name="l00158"></a>00158         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a>   =   (uint32_t)pBuffer-&gt;pDataTx;
<a name="l00159"></a>00159         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a>   =   (uint32_t)&amp;pQspiHw-&gt;<a class="code" href="struct_qspi.html#a6dba40b323785845dee562016c2f9ab5" title="(Qspi Offset: 0x0C) Transmit Data Register">QSPI_TDR</a>;
<a name="l00160"></a>00160         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a>  =   (pBuffer-&gt;TxDataSize);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> =  <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00163"></a>00163                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga91a0a7614a7704b1004adb0e12cfd0a4" title="(XDMAC_CC) The memory burst size is set to one.">XDMAC_CC_MBSIZE_SINGLE</a> |
<a name="l00164"></a>00164                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa7c2daa13545869c378a2b039dffe059" title="(XDMAC_CC) Memory to Peripheral transfer.">XDMAC_CC_DSYNC_MEM2PER</a> |
<a name="l00165"></a>00165                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00166"></a>00166                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00167"></a>00167                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga48406e720bc5ea761a157a2777eebad4" title="(XDMAC_CC) The data is read through the system bus interface 0.">XDMAC_CC_SIF_AHB_IF0</a> |
<a name="l00168"></a>00168                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00169"></a>00169                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_SAM_INCREMENTED_AM</a> |
<a name="l00170"></a>00170                               <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa67fa62051302ee1b41b7cef806ffc10" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_DAM_FIXED_AM</a> |
<a name="l00171"></a>00171                               XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>
<a name="l00172"></a>00172                                              (qspi_id, XDMAD_TRANSFER_TX));
<a name="l00173"></a>00173 
<a name="l00174"></a>00174         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00175"></a>00175         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#acf6b58a71024fdf528d7a81046b29c69">mbr_sus</a> = 0;
<a name="l00176"></a>00176         xdmadTxCfg.<a class="code" href="structs_xdmad_cfg.html#a4d27124faf898f7b74e92ba78c8aadd0">mbr_dus</a> = 0;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         <span class="comment">/* SPI RX DMA config */</span>
<a name="l00179"></a>00179 
<a name="l00180"></a>00180         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a>  =  (uint32_t)pBuffer-&gt;pDataRx;
<a name="l00181"></a>00181         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a>  =  (uint32_t)&amp;pQspiHw-&gt;<a class="code" href="struct_qspi.html#ade5e7d885774eedf6c53ed64c96b5d0d" title="(Qspi Offset: 0x08) Receive Data Register">QSPI_RDR</a>;
<a name="l00182"></a>00182         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a> =   (pBuffer-&gt;RxDataSize);
<a name="l00183"></a>00183         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> =    <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8175313f2e858a3b23a50ebd1ee85f97" title="(XDMAC_CC) Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer).">XDMAC_CC_TYPE_PER_TRAN</a> |
<a name="l00184"></a>00184                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga91a0a7614a7704b1004adb0e12cfd0a4" title="(XDMAC_CC) The memory burst size is set to one.">XDMAC_CC_MBSIZE_SINGLE</a> |
<a name="l00185"></a>00185                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga8ddf6e10d716d88c98149035c8776327" title="(XDMAC_CC) Peripheral to Memory transfer.">XDMAC_CC_DSYNC_PER2MEM</a> |
<a name="l00186"></a>00186                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gadfc550597a28fe789a193c8f7e9a4d25" title="(XDMAC_CC) 1 data transferred">XDMAC_CC_CSIZE_CHK_1</a> |
<a name="l00187"></a>00187                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga859823c8584c1743b5b1395819a38a59" title="(XDMAC_CC) The data size is set to 8 bits">XDMAC_CC_DWIDTH_BYTE</a> |
<a name="l00188"></a>00188                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00189"></a>00189                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga1b862aeda2c5f1aeb5492f990545b0ff" title="(XDMAC_CC) The data is written through the system bus interface 0.">XDMAC_CC_DIF_AHB_IF0</a> |
<a name="l00190"></a>00190                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gafa77f5f1badd59939e7ef9ba02c0cbc4" title="(XDMAC_CC) The address remains unchanged.">XDMAC_CC_SAM_FIXED_AM</a> |
<a name="l00191"></a>00191                                 <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gad15f279fc4874f7d6c0701852a93d263" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_DAM_INCREMENTED_AM</a> |
<a name="l00192"></a>00192                                 XDMAC_CC_PERID(<a class="code" href="xdma__hardware__interface_8c.html#a1c7e741165685b3e072aa75e4cfb1034" title="Get peripheral identifier coded for hardware handshaking interface.">XDMAIF_Get_ChannelNumber</a>
<a name="l00193"></a>00193                                                (qspi_id, XDMAD_TRANSFER_RX));
<a name="l00194"></a>00194 
<a name="l00195"></a>00195         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00196"></a>00196         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#acf6b58a71024fdf528d7a81046b29c69">mbr_sus</a> = 0;
<a name="l00197"></a>00197         xdmadRxCfg.<a class="code" href="structs_xdmad_cfg.html#a4d27124faf898f7b74e92ba78c8aadd0">mbr_dus</a> = 0;
<a name="l00198"></a>00198         xdmaCndc = 0;
<a name="l00199"></a>00199         <span class="comment">/* Put all interrupts on for non LLI list setup of DMA */</span>
<a name="l00200"></a>00200         xdmaInt =  (<a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a>   |
<a name="l00201"></a>00201                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe" title="(XDMAC_CIE) Read Bus Error Interrupt Enable Bit">XDMAC_CIE_RBIE</a>  |
<a name="l00202"></a>00202                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83" title="(XDMAC_CIE) Write Bus Error Interrupt Enable Bit">XDMAC_CIE_WBIE</a>  |
<a name="l00203"></a>00203                     XDMAC_CIE_ROIE);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205         memory_barrier();
<a name="l00206"></a>00206 
<a name="l00207"></a>00207         <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga075cce3b88af1fff5064218720811fc0" title="Configure DMA for a single transfer.">XDMAD_ConfigureTransfer</a>
<a name="l00208"></a>00208             (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>, &amp;xdmadRxCfg, xdmaCndc, 0, xdmaInt))
<a name="l00209"></a>00209             <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00210"></a>00210 
<a name="l00211"></a>00211         <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga075cce3b88af1fff5064218720811fc0" title="Configure DMA for a single transfer.">XDMAD_ConfigureTransfer</a>
<a name="l00212"></a>00212             (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>, &amp;xdmadTxCfg, xdmaCndc, 0, xdmaInt))
<a name="l00213"></a>00213             <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         <span class="keywordflow">return</span> 0;
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     } <span class="keywordflow">else</span> {
<a name="l00218"></a>00218         <span class="keywordflow">if</span> (ReadWrite == WriteAccess) {
<a name="l00219"></a>00219             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a> = (uint32_t)pBuffer-&gt;pDataTx;
<a name="l00220"></a>00220             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a> = (uint32_t)(<a class="code" href="group___s_a_m_e70_j19__definitions.html#ga734ea303e6a31af0830c6292896910db">QSPIMEM_ADDR</a> | Addr);
<a name="l00221"></a>00221             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a> =  (pBuffer-&gt;TxDataSize);
<a name="l00222"></a>00222             chanNum =  pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>;
<a name="l00223"></a>00223             ChannelWidth = XDMAC_CC_DWIDTH_BYTE;
<a name="l00224"></a>00224             BurstSize = XDMAC_CC_MBSIZE_SIXTEEN;
<a name="l00225"></a>00225         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ReadWrite == ReadAccess) {
<a name="l00226"></a>00226             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#a39424f282cf45c5fa984162c0d6971db">mbr_da</a> = (uint32_t)pBuffer-&gt;pDataRx;
<a name="l00227"></a>00227             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#aef313b84adfe87b2ffedc064523d0043">mbr_sa</a> = (uint32_t)(<a class="code" href="group___s_a_m_e70_j19__definitions.html#ga734ea303e6a31af0830c6292896910db">QSPIMEM_ADDR</a> | Addr);
<a name="l00228"></a>00228             xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#a61a9a3c0bec95ffe61fe74f065660da0">mbr_ubc</a> =  ((pBuffer-&gt;RxDataSize &gt;&gt; 2));
<a name="l00229"></a>00229             chanNum =  pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>;
<a name="l00230"></a>00230             ChannelWidth = XDMAC_CC_DWIDTH_WORD;
<a name="l00231"></a>00231             BurstSize = XDMAC_CC_MBSIZE_SIXTEEN;
<a name="l00232"></a>00232         } <span class="keywordflow">else</span> {
<a name="l00233"></a>00233             TRACE_ERROR(<span class="stringliteral">&quot; QSPI error \n\r&quot;</span>);
<a name="l00234"></a>00234             <span class="keywordflow">return</span> 1;
<a name="l00235"></a>00235         }
<a name="l00236"></a>00236 
<a name="l00237"></a>00237         xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#aef4b507de4383db9c3f9d378451e04ff">mbr_cfg</a> = <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaa917786137d024e443f5c01ce666fcc0" title="(XDMAC_CC) Self triggered mode (Memory to Memory Transfer).">XDMAC_CC_TYPE_MEM_TRAN</a> |
<a name="l00238"></a>00238                            <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga5f63b116e8b572784fcb0ad545241965" title="(XDMAC_CC) Memset is not activated.">XDMAC_CC_MEMSET_NORMAL_MODE</a> |
<a name="l00239"></a>00239                            BurstSize |
<a name="l00240"></a>00240                            ChannelWidth |
<a name="l00241"></a>00241                            <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gacff293a7eb18e4912a853372ae98ba4a" title="(XDMAC_CC) The data is read through the system bus interface 1.">XDMAC_CC_SIF_AHB_IF1</a> |
<a name="l00242"></a>00242                            <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga11a2da411e91fcc0b98cac79a06304f6" title="(XDMAC_CC) The data is written though the system bus interface 1.">XDMAC_CC_DIF_AHB_IF1</a> |
<a name="l00243"></a>00243                            <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga3d5947323f2c8784eb492be5529d423d" title="(XDMAC_CC) The addressing mode is incremented (the increment size is set to the data size)...">XDMAC_CC_SAM_INCREMENTED_AM</a> |
<a name="l00244"></a>00244                            XDMAC_CC_DAM_INCREMENTED_AM;
<a name="l00245"></a>00245 
<a name="l00246"></a>00246         xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#ab7bb8f4c5ae357d4b62a1a48f9436f82">mbr_bc</a> = 0;
<a name="l00247"></a>00247         xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#acf6b58a71024fdf528d7a81046b29c69">mbr_sus</a> = 0;
<a name="l00248"></a>00248         xdmadCfg.<a class="code" href="structs_xdmad_cfg.html#a4d27124faf898f7b74e92ba78c8aadd0">mbr_dus</a> = 0;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250         xdmaCndc = 0;
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 
<a name="l00253"></a>00253         <span class="comment">/* Put all interrupts on for non LLI list setup of DMA */</span>
<a name="l00254"></a>00254         xdmaInt =  (<a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#ga28888770dda6ebc12764a57884c4604d" title="(XDMAC_CIE) End of Block Interrupt Enable Bit">XDMAC_CIE_BIE</a>   |
<a name="l00255"></a>00255                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gaf809a1f9e43204dae9a5dd38b195dcfe" title="(XDMAC_CIE) Read Bus Error Interrupt Enable Bit">XDMAC_CIE_RBIE</a>  |
<a name="l00256"></a>00256                     <a class="code" href="group___s_a_m_e70___x_d_m_a_c.html#gab24f7e736cb58f52c2296827489d7b83" title="(XDMAC_CIE) Write Bus Error Interrupt Enable Bit">XDMAC_CIE_WBIE</a>  |
<a name="l00257"></a>00257                     XDMAC_CIE_ROIE);
<a name="l00258"></a>00258 
<a name="l00259"></a>00259         memory_barrier();
<a name="l00260"></a>00260 
<a name="l00261"></a>00261         <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga075cce3b88af1fff5064218720811fc0" title="Configure DMA for a single transfer.">XDMAD_ConfigureTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, chanNum, &amp;xdmadCfg, xdmaCndc, 0,
<a name="l00262"></a>00262                                      xdmaInt))
<a name="l00263"></a>00263             <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265         <span class="keywordflow">return</span> 0;
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267 }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00270"></a>00270 <span class="comment"> *        Exported functions</span>
<a name="l00271"></a>00271 <span class="comment"> *----------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00272"></a>00272 <span class="comment">/**</span>
<a name="l00273"></a>00273 <span class="comment"> * \brief Initializes the pQspidma structure and the corresponding QSPI &amp; DMA .</span>
<a name="l00274"></a>00274 <span class="comment"> * hardware select value.</span>
<a name="l00275"></a>00275 <span class="comment"> *</span>
<a name="l00276"></a>00276 <span class="comment"> * \param pQspidma  Pointer to a QspiDma_t instance.</span>
<a name="l00277"></a>00277 <span class="comment"> * \param Mode      Associated SPI peripheral.</span>
<a name="l00278"></a>00278 <span class="comment"> * \param dwConf    QSPI peripheral configuration.</span>
<a name="l00279"></a>00279 <span class="comment"> * \param pXdmad    Pointer to a Xdmad instance.</span>
<a name="l00280"></a>00280 <span class="comment"> */</span>
<a name="l00281"></a><a class="code" href="qspi__dma_8c.html#a74e450e06e878d1f179a16359cc23485">00281</a> uint32_t <a class="code" href="qspi__dma_8h.html#a4b35fe7901e8a7d1bbb8769e761f0e3e" title="Initializes the pQspidma structure and the corresponding QSPI &amp;amp; DMA . hardware select value...">QSPID_Configure</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma, <a class="code" href="qspi_8h.html#aca4d7775cab4dd1c0cd15e3049c00d11" title="qspi modes SPI or QSPI">QspiMode_t</a> Mode,
<a name="l00282"></a>00282                           uint32_t dwConf, <a class="code" href="structs_xdmad.html">sXdmad</a> *pXdmad)
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284     <span class="comment">/* Initialize the QSPI structure */</span>
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <a class="code" href="qspi_8h.html#ac6aebb1622380bf45bc83e7ca20a17f9" title="Configures QSPI/SPI.">QSPI_ConfigureInterface</a>(&amp;pQspidma-&gt;Qspid, Mode, dwConf);
<a name="l00287"></a>00287 
<a name="l00288"></a>00288     pQspidma-&gt;Qspid.qspiCommand.Instruction = 0;
<a name="l00289"></a>00289     pQspidma-&gt;Qspid.qspiCommand.Option = 0;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00292"></a>00292     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a> = pXdmad;
<a name="l00295"></a>00295 
<a name="l00296"></a>00296     <span class="comment">/* XDMA Driver initialize */</span>
<a name="l00297"></a>00297     <a class="code" href="group__dmad__functions.html#ga8c7517080f70e93096364e916af6e6f2" title="Initialize xDMA driver instance.">XDMAD_Initialize</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, 0);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">/* Configure and enable interrupt  */</span>
<a name="l00300"></a>00300     NVIC_ClearPendingIRQ(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>);
<a name="l00301"></a>00301     NVIC_SetPriority(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a> , 1);
<a name="l00302"></a>00302     NVIC_EnableIRQ(<a class="code" href="group___s_a_m_e70_q21__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15f33f0483b9b9b27e93cde051081f08">XDMAC_IRQn</a>);
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 
<a name="l00305"></a>00305     <span class="keywordflow">return</span> QSPI_SUCCESS;
<a name="l00306"></a>00306 }
<a name="l00307"></a>00307 
<a name="l00308"></a>00308 
<a name="l00309"></a>00309 <span class="comment"></span>
<a name="l00310"></a>00310 <span class="comment">/**</span>
<a name="l00311"></a>00311 <span class="comment"> * \brief Enables a QSPI Rx channel. This function will allocate a dma Rx</span>
<a name="l00312"></a>00312 <span class="comment"> *  channel for QSPI</span>
<a name="l00313"></a>00313 <span class="comment"> *</span>
<a name="l00314"></a>00314 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00317"></a>00317 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is not</span>
<a name="l00318"></a>00318 <span class="comment"> * valid.</span>
<a name="l00319"></a>00319 <span class="comment"> */</span>
<a name="l00320"></a><a class="code" href="qspi__dma_8c.html#a0d664a2d9fdc7a5b276553ef98ebb085">00320</a> uint32_t <a class="code" href="qspi__dma_8h.html#a0d664a2d9fdc7a5b276553ef98ebb085" title="Enables a QSPI Rx channel. This function will allocate a dma Rx channel for QSPI.">QSPID_EnableQspiRxChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keyword">static</span> uint16_t DmaChannel;
<a name="l00323"></a>00323 
<a name="l00324"></a>00324     <span class="comment">/* Try to get the semaphore */</span>
<a name="l00325"></a>00325     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> != QSPID_CH_NOT_ENABLED)
<a name="l00326"></a>00326         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00327"></a>00327 
<a name="l00328"></a>00328     <span class="comment">/* Allocate a DMA channel */</span>
<a name="l00329"></a>00329     DmaChannel = <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>(
<a name="l00330"></a>00330                      pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>, <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>);
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (DmaChannel == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00333"></a>00333         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00334"></a>00334 
<a name="l00335"></a>00335     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> = DmaChannel;
<a name="l00336"></a>00336     <span class="comment">/* Setup callbacks*/</span>
<a name="l00337"></a>00337     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>,
<a name="l00338"></a>00338                       (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)QSPID_qspiRx_Cb, pQspidma);
<a name="l00339"></a>00339 
<a name="l00340"></a>00340     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>))
<a name="l00341"></a>00341         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00342"></a>00342 
<a name="l00343"></a>00343     <span class="keywordflow">return</span> 0;
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346 <span class="comment"></span>
<a name="l00347"></a>00347 <span class="comment">/**</span>
<a name="l00348"></a>00348 <span class="comment"> * \brief Enables a QSPI Tx channel. This function will allocate a dma Tx</span>
<a name="l00349"></a>00349 <span class="comment"> * channel for QSPI</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00352"></a>00352 <span class="comment"></span>
<a name="l00353"></a>00353 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00354"></a>00354 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00355"></a>00355 <span class="comment"> * not valid.</span>
<a name="l00356"></a>00356 <span class="comment"> */</span>
<a name="l00357"></a><a class="code" href="qspi__dma_8c.html#a98964de2ac702a42bac23703636aa744">00357</a> uint32_t <a class="code" href="qspi__dma_8h.html#a98964de2ac702a42bac23703636aa744" title="Enables a QSPI Tx channel. This function will allocate a dma Tx channel for QSPI.">QSPID_EnableQspiTxChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keyword">static</span> uint16_t DmaChannel;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     <span class="comment">/* Try to get the  semaphore */</span>
<a name="l00362"></a>00362     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> != QSPID_CH_NOT_ENABLED)
<a name="l00363"></a>00363         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     <span class="comment">/* Allocate a DMA channel */</span>
<a name="l00366"></a>00366     DmaChannel = <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>,
<a name="l00367"></a>00367                                         <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>, <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>);
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="keywordflow">if</span> (DmaChannel == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00370"></a>00370         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> = DmaChannel;
<a name="l00373"></a>00373     <span class="comment">/* Setup callbacks  */</span>
<a name="l00374"></a>00374     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>,
<a name="l00375"></a>00375                       (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)QSPID_qspiTx_Cb, pQspidma);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>))
<a name="l00378"></a>00378         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00379"></a>00379 
<a name="l00380"></a>00380     <span class="keywordflow">return</span> 0;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 <span class="comment"></span>
<a name="l00384"></a>00384 <span class="comment">/**</span>
<a name="l00385"></a>00385 <span class="comment"> * \brief Enables a QSPI SPI Rx channel. This function will allocate a dma</span>
<a name="l00386"></a>00386 <span class="comment"> *  Rx channel for QSPI SPI mode</span>
<a name="l00387"></a>00387 <span class="comment"> *</span>
<a name="l00388"></a>00388 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00389"></a>00389 <span class="comment"></span>
<a name="l00390"></a>00390 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00391"></a>00391 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00392"></a>00392 <span class="comment"> * not valid.</span>
<a name="l00393"></a>00393 <span class="comment"> */</span>
<a name="l00394"></a><a class="code" href="qspi__dma_8c.html#aa4c44dd6ea57f7d345dc1cea9e764b33">00394</a> uint32_t <a class="code" href="qspi__dma_8h.html#aa4c44dd6ea57f7d345dc1cea9e764b33" title="Enables a QSPI SPI Rx channel. This function will allocate a dma Rx channel for QSPI SPI mode...">QSPID_EnableSpiChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keyword">static</span> uint16_t DmaChannel;
<a name="l00397"></a>00397 
<a name="l00398"></a>00398     <span class="comment">/* Try to get the semaphore */</span>
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> != QSPID_CH_NOT_ENABLED)
<a name="l00400"></a>00400         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00401"></a>00401 
<a name="l00402"></a>00402     <span class="comment">/* Try to get the  semaphore */</span>
<a name="l00403"></a>00403     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> != QSPID_CH_NOT_ENABLED)
<a name="l00404"></a>00404         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00405"></a>00405 
<a name="l00406"></a>00406     <span class="comment">/* Allocate a DMA channel */</span>
<a name="l00407"></a>00407     DmaChannel = <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>
<a name="l00408"></a>00408                  (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;Qspid.qspiId, <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (DmaChannel == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00411"></a>00411         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00412"></a>00412 
<a name="l00413"></a>00413     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> = DmaChannel;
<a name="l00414"></a>00414 
<a name="l00415"></a>00415     <span class="comment">/* Allocate a DMA channel */</span>
<a name="l00416"></a>00416     DmaChannel = <a class="code" href="group__dmad__functions.html#gaafb596e6912f388050a8ff98f54b8b8f" title="Allocate a XDMA channel for upper layer.">XDMAD_AllocateChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>,
<a name="l00417"></a>00417                                         <a class="code" href="group__dmad__defines.html#gaf546b0494f9f0e949bf9bd7a37bbc82c">XDMAD_TRANSFER_MEMORY</a>, pQspidma-&gt;Qspid.qspiId);
<a name="l00418"></a>00418 
<a name="l00419"></a>00419     <span class="keywordflow">if</span> (DmaChannel == <a class="code" href="group__dmad__defines.html#gaaf241aab265afa0d7eb386c81ee42f41">XDMAD_ALLOC_FAILED</a>)
<a name="l00420"></a>00420         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00421"></a>00421 
<a name="l00422"></a>00422     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> = DmaChannel;
<a name="l00423"></a>00423 
<a name="l00424"></a>00424     <span class="comment">/* Setup callbacks*/</span>
<a name="l00425"></a>00425     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>,
<a name="l00426"></a>00426                       (<a class="code" href="group__dmad__structs.html#gad73084a7f0dbe02552288737859733bf">XdmadTransferCallback</a>)QSPID_Spi_Cb, pQspidma);
<a name="l00427"></a>00427 
<a name="l00428"></a>00428     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>))
<a name="l00429"></a>00429         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00430"></a>00430 
<a name="l00431"></a>00431     <span class="comment">/* Setup callbacks for SPI0/1 TX (ignored) */</span>
<a name="l00432"></a>00432     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>, NULL, NULL);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga2a7947467c04eb39abee2471d846ee35" title="Enable clock of the xDMA peripheral, Enable the dma peripheral, configure configuration register for ...">XDMAD_PrepareChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>))
<a name="l00435"></a>00435         <span class="keywordflow">return</span> QSPID_ERROR;
<a name="l00436"></a>00436 
<a name="l00437"></a>00437     <span class="keywordflow">return</span> 0;
<a name="l00438"></a>00438 }
<a name="l00439"></a>00439 
<a name="l00440"></a>00440 <span class="comment"></span>
<a name="l00441"></a>00441 <span class="comment">/**</span>
<a name="l00442"></a>00442 <span class="comment"> * \brief Disables a QSPI Rx channel. This function will de-allocate previous</span>
<a name="l00443"></a>00443 <span class="comment"> *  allocated dma Rx channel for QSPI</span>
<a name="l00444"></a>00444 <span class="comment"> *</span>
<a name="l00445"></a>00445 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00446"></a>00446 <span class="comment"></span>
<a name="l00447"></a>00447 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00448"></a>00448 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00449"></a>00449 <span class="comment"> * not valid.</span>
<a name="l00450"></a>00450 <span class="comment"> */</span>
<a name="l00451"></a><a class="code" href="qspi__dma_8c.html#a3f74a9c30f8d87121341efbe86f7b992">00451</a> uint32_t <a class="code" href="qspi__dma_8h.html#a3f74a9c30f8d87121341efbe86f7b992" title="Disables a QSPI Rx channel. This function will de-allocate previous allocated dma Rx channel for QSPI...">QSPID_DisableQspiRxChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00452"></a>00452 {
<a name="l00453"></a>00453 
<a name="l00454"></a>00454     <a class="code" href="group__dmac__functions.html#ga4139b3ae17620cc1d27afe86a7b6d7fe" title="Set software flush request on the relevant channel.">XDMAC_SoftwareFlushReq</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>-&gt;pXdmacs, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00455"></a>00455     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00456"></a>00456 
<a name="l00457"></a>00457     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>, NULL, NULL);
<a name="l00458"></a>00458 
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     <span class="comment">/* Free allocated DMA channel for QSPI RX. */</span>
<a name="l00461"></a>00461     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00462"></a>00462 
<a name="l00463"></a>00463     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00464"></a>00464 
<a name="l00465"></a>00465     <span class="keywordflow">return</span> 0;
<a name="l00466"></a>00466 }
<a name="l00467"></a>00467 
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="comment"></span>
<a name="l00470"></a>00470 <span class="comment">/**</span>
<a name="l00471"></a>00471 <span class="comment"> * \brief Disables a QSPI Tx channel. This function will de-allocate previous</span>
<a name="l00472"></a>00472 <span class="comment"> * allocated dma Tx channel for QSPI</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00475"></a>00475 <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00477"></a>00477 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00478"></a>00478 <span class="comment"> * not valid.</span>
<a name="l00479"></a>00479 <span class="comment"> */</span>
<a name="l00480"></a><a class="code" href="qspi__dma_8c.html#a475ae8a5f6c8d35f9942611d5512144a">00480</a> uint32_t <a class="code" href="qspi__dma_8h.html#a475ae8a5f6c8d35f9942611d5512144a" title="Disables a QSPI Tx channel. This function will de-allocate previous allocated dma Tx channel for QSPI...">QSPID_DisableQspiTxChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00481"></a>00481 {
<a name="l00482"></a>00482 
<a name="l00483"></a>00483     <a class="code" href="group__dmac__functions.html#ga4139b3ae17620cc1d27afe86a7b6d7fe" title="Set software flush request on the relevant channel.">XDMAC_SoftwareFlushReq</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>-&gt;pXdmacs, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>);
<a name="l00484"></a>00484     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>, NULL, NULL);
<a name="l00487"></a>00487 
<a name="l00488"></a>00488     <span class="comment">/* Free allocated DMA channel for QSPI TX. */</span>
<a name="l00489"></a>00489     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>);
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     <span class="keywordflow">return</span> 0;
<a name="l00494"></a>00494 }
<a name="l00495"></a>00495 
<a name="l00496"></a>00496 <span class="comment"></span>
<a name="l00497"></a>00497 <span class="comment">/**</span>
<a name="l00498"></a>00498 <span class="comment"> * \brief Disables a QSPI SPI Rx and Tx channels. This function will</span>
<a name="l00499"></a>00499 <span class="comment"> *  de-allocate privious allocated dma Rx, Txchannel for QSPI in SPI mode</span>
<a name="l00500"></a>00500 <span class="comment"> *</span>
<a name="l00501"></a>00501 <span class="comment"> * \param pQspidma  Pointer to a Spid instance.</span>
<a name="l00502"></a>00502 <span class="comment"></span>
<a name="l00503"></a>00503 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00504"></a>00504 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00505"></a>00505 <span class="comment"> * not valid.</span>
<a name="l00506"></a>00506 <span class="comment"> */</span>
<a name="l00507"></a><a class="code" href="qspi__dma_8c.html#a3bb12a4d22e8c71f840710b19c769067">00507</a> uint32_t <a class="code" href="qspi__dma_8h.html#a3bb12a4d22e8c71f840710b19c769067" title="Disables a QSPI SPI Rx and Tx channels. This function will de-allocate privious allocated dma Rx...">QSPID_DisableSpiChannel</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509 
<a name="l00510"></a>00510     <a class="code" href="group__dmac__functions.html#ga4139b3ae17620cc1d27afe86a7b6d7fe" title="Set software flush request on the relevant channel.">XDMAC_SoftwareFlushReq</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>-&gt;pXdmacs, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00511"></a>00511     <span class="comment">//XDMAC_SoftwareFlushReq(pQspidma-&gt;pXdmad-&gt;pXdmacs, pQspidma-&gt;TxChNum);</span>
<a name="l00512"></a>00512     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00513"></a>00513     <a class="code" href="group__dmad__functions.html#ga6be5cec75618250adb227d7588ae7078" title="Stop DMA transfer.">XDMAD_StopTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>);
<a name="l00514"></a>00514 
<a name="l00515"></a>00515     <a class="code" href="group__dmad__functions.html#gaa0af49f87c84aaa20bee1f055d31ad2d" title="Set the callback function for xDMA channel transfer.">XDMAD_SetCallback</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>, NULL, NULL);
<a name="l00516"></a>00516 
<a name="l00517"></a>00517     <span class="comment">/* Free allocated DMA channel for QSPI RX. */</span>
<a name="l00518"></a>00518     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>);
<a name="l00519"></a>00519 
<a name="l00520"></a>00520     <a class="code" href="group__dmad__functions.html#ga2a3178c1d2615b7a4d7a0005662cdd89" title="Free the specified xDMA channel.">XDMAD_FreeChannel</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>);
<a name="l00521"></a>00521 
<a name="l00522"></a>00522     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00523"></a>00523     pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a> = QSPID_CH_NOT_ENABLED;
<a name="l00524"></a>00524 
<a name="l00525"></a>00525     <span class="keywordflow">return</span> 0;
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="comment"></span>
<a name="l00529"></a>00529 <span class="comment">/**</span>
<a name="l00530"></a>00530 <span class="comment"> * \brief Starts a QSPI read or write operation.</span>
<a name="l00531"></a>00531 <span class="comment"> *</span>
<a name="l00532"></a>00532 <span class="comment"> * \param pQspidma  Pointer to a Qspid instance.</span>
<a name="l00533"></a>00533 <span class="comment"> * \param ReadWrite Defines the memory access type</span>
<a name="l00534"></a>00534 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00535"></a>00535 <span class="comment"> * QSPID_ERROR_LOCK is the driver is in use, or QSPID_ERROR if the command is</span>
<a name="l00536"></a>00536 <span class="comment"> * not valid.</span>
<a name="l00537"></a>00537 <span class="comment"> */</span>
<a name="l00538"></a><a class="code" href="qspi__dma_8c.html#a16f401ef0f29ab14079e0355d7a48005">00538</a> uint32_t <a class="code" href="qspi__dma_8h.html#a16f401ef0f29ab14079e0355d7a48005" title="Starts a QSPI read or write operation.">QSPID_ReadWriteQSPI</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma, <a class="code" href="qspi_8h.html#adf94e21942d0dff736d1e65a129be37f" title="qspi access modes">Access_t</a> <span class="keyword">const</span> ReadWrite)
<a name="l00539"></a>00539 {
<a name="l00540"></a>00540     <a class="code" href="struct_qspi_buffer__t.html" title="qspi buffer structure">QspiBuffer_t</a> *pBuffer = &amp;pQspidma-&gt;Qspid.qspiBuffer;
<a name="l00541"></a>00541     uint8_t chanNum;
<a name="l00542"></a>00542     uint32_t semTimer = 0x7FF;
<a name="l00543"></a>00543 
<a name="l00544"></a>00544     <span class="comment">//assert(pBuffer-&gt;pDataTx);</span>
<a name="l00545"></a>00545 
<a name="l00546"></a>00546     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>)
<a name="l00547"></a>00547         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00548"></a>00548 
<a name="l00549"></a>00549     LockMutex(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>, semTimer);
<a name="l00550"></a>00550 
<a name="l00551"></a>00551     <span class="keywordflow">if</span> (QSPID_configureQpsiDma
<a name="l00552"></a>00552         (pQspidma, pQspidma-&gt;Qspid.pQspiFrame-&gt;Addr, pBuffer, ReadWrite))
<a name="l00553"></a>00553         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <span class="keywordflow">if</span> (ReadWrite == WriteAccess) {
<a name="l00556"></a>00556         chanNum =  pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>;
<a name="l00557"></a>00557         SCB_CleanDCache_by_Addr((uint32_t *)pBuffer-&gt;pDataTx, pBuffer-&gt;TxDataSize);
<a name="l00558"></a>00558     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ReadWrite == ReadAccess)
<a name="l00559"></a>00559         chanNum =  pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>;
<a name="l00560"></a>00560     <span class="keywordflow">else</span>
<a name="l00561"></a>00561         TRACE_ERROR(<span class="stringliteral">&quot;%s QSPI Access Error\n\r&quot;</span>, __FUNCTION__);
<a name="l00562"></a>00562 
<a name="l00563"></a>00563     <span class="comment">/* Start DMA 0(RX) &amp;&amp; 1(TX) */</span>
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga20bc2d5f85c7145a43d7ccd13b067e50" title="Start xDMA transfer.">XDMAD_StartTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, chanNum))
<a name="l00565"></a>00565         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00566"></a>00566 
<a name="l00567"></a>00567     <span class="keywordflow">return</span> 0;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="comment"></span>
<a name="l00570"></a>00570 <span class="comment">/**</span>
<a name="l00571"></a>00571 <span class="comment"> * \brief Starts a SPI master transfer. This is a non blocking function. It will</span>
<a name="l00572"></a>00572 <span class="comment"> *  return as soon as the transfer is started.</span>
<a name="l00573"></a>00573 <span class="comment"> *</span>
<a name="l00574"></a>00574 <span class="comment"> * \param pSpid  Pointer to a Spid instance.</span>
<a name="l00575"></a>00575 <span class="comment"> * \param pCommand Pointer to the SPI command to execute.</span>
<a name="l00576"></a>00576 <span class="comment"> * \returns 0 if the transfer has been started successfully; otherwise returns</span>
<a name="l00577"></a>00577 <span class="comment"> * SPID_ERROR_LOCK is the driver is in use, or SPID_ERROR if the command is not</span>
<a name="l00578"></a>00578 <span class="comment"> * valid.</span>
<a name="l00579"></a>00579 <span class="comment"> */</span>
<a name="l00580"></a><a class="code" href="qspi__dma_8c.html#ad1458b726cb714996c845b482425a10d">00580</a> uint32_t <a class="code" href="qspi__dma_8h.html#ad1458b726cb714996c845b482425a10d" title="Starts a SPI master transfer. This is a non blocking function. It will return as soon as the transfer...">QSPID_ReadWriteSPI</a>(<a class="code" href="struct_qspi_dma__t.html">QspiDma_t</a> *pQspidma, <a class="code" href="qspi_8h.html#adf94e21942d0dff736d1e65a129be37f" title="qspi access modes">Access_t</a> <span class="keyword">const</span> ReadWrite)
<a name="l00581"></a>00581 {
<a name="l00582"></a>00582     <a class="code" href="struct_qspi_buffer__t.html" title="qspi buffer structure">QspiBuffer_t</a> *pBuffer = &amp;pQspidma-&gt;Qspid.qspiBuffer;
<a name="l00583"></a>00583     uint32_t semTimer = 0x7FF;
<a name="l00584"></a>00584 
<a name="l00585"></a>00585     assert(pBuffer-&gt;pDataRx);
<a name="l00586"></a>00586     assert(pBuffer-&gt;pDataTx);
<a name="l00587"></a>00587 
<a name="l00588"></a>00588     <span class="comment">/* Try to get the dataflash semaphore */</span>
<a name="l00589"></a>00589     <span class="keywordflow">if</span> (pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>)
<a name="l00590"></a>00590 
<a name="l00591"></a>00591         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00592"></a>00592 
<a name="l00593"></a>00593     LockMutex(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a2aa003ec4235a55bfc91f458ae0b43d3">progress</a>, semTimer);
<a name="l00594"></a>00594 
<a name="l00595"></a>00595     <span class="keywordflow">if</span> (QSPID_configureQpsiDma
<a name="l00596"></a>00596         (pQspidma, pQspidma-&gt;Qspid.pQspiFrame-&gt;Addr, pBuffer, ReadWrite))
<a name="l00597"></a>00597         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00598"></a>00598 
<a name="l00599"></a>00599     SCB_CleanDCache_by_Addr((uint32_t *)pBuffer-&gt;pDataTx, pBuffer-&gt;TxDataSize);
<a name="l00600"></a>00600 
<a name="l00601"></a>00601     <span class="comment">/* Start DMA 0(RX) &amp;&amp; 1(TX) */</span>
<a name="l00602"></a>00602     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga20bc2d5f85c7145a43d7ccd13b067e50" title="Start xDMA transfer.">XDMAD_StartTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#aed9973dc17f21c261cf915e5d2761840">RxChNum</a>))
<a name="l00603"></a>00603         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00604"></a>00604 
<a name="l00605"></a>00605     <span class="keywordflow">if</span> (<a class="code" href="group__dmad__functions.html#ga20bc2d5f85c7145a43d7ccd13b067e50" title="Start xDMA transfer.">XDMAD_StartTransfer</a>(pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#ac7da9b074facb639fd0d407686547cdb">pXdmad</a>, pQspidma-&gt;<a class="code" href="struct_qspi_dma__t.html#a840f5d38b2b7ca1f933f92a2d5999a9d">TxChNum</a>))
<a name="l00606"></a>00606         <span class="keywordflow">return</span> QSPID_ERROR_LOCK;
<a name="l00607"></a>00607 
<a name="l00608"></a>00608     <span class="keywordflow">return</span> 0;
<a name="l00609"></a>00609 }
<a name="l00610"></a>00610 <span class="comment"></span>
<a name="l00611"></a>00611 <span class="comment">/**</span>
<a name="l00612"></a>00612 <span class="comment"> * \brief Check if the QSPI driver is busy.</span>
<a name="l00613"></a>00613 <span class="comment"> *</span>
<a name="l00614"></a>00614 <span class="comment"> * \param pSpid  Pointer to a Spid instance.</span>
<a name="l00615"></a>00615 <span class="comment"> * \returns 1 if the SPI driver is currently busy executing a command; otherwise</span>
<a name="l00616"></a>00616 <span class="comment"> */</span>
<a name="l00617"></a><a class="code" href="qspi__dma_8c.html#a4dd4aa5fce406ddb2b215df6397142b8">00617</a> uint32_t <a class="code" href="qspi__dma_8h.html#a4dd4aa5fce406ddb2b215df6397142b8" title="Check if the QSPI driver is busy.">QSPID_IsBusy</a>(<span class="keyword">volatile</span> uint8_t *QspiSemaphore)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (Is_LockFree(QspiSemaphore))
<a name="l00620"></a>00620         <span class="keywordflow">return</span> 1;
<a name="l00621"></a>00621     <span class="keywordflow">else</span>
<a name="l00622"></a>00622         <span class="keywordflow">return</span> 0;
<a name="l00623"></a>00623 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
