
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000002 cycles: 2980470 heartbeat IPC: 3.35518 cumulative IPC: 3.35518 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362423 heartbeat IPC: 2.95687 cumulative IPC: 3.14346 (Simulation time: 0 hr 1 min 2 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127007 (Simulation time: 0 hr 1 min 19 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 27045149 heartbeat IPC: 0.483495 cumulative IPC: 0.264296 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 68222635 heartbeat IPC: 0.242851 cumulative IPC: 0.249602 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 107635902 heartbeat IPC: 0.253722 cumulative IPC: 0.251234 (Simulation time: 0 hr 4 min 7 sec) 
Finished CPU 0 instructions: 25000000 cycles: 99508913 cumulative IPC: 0.251234 (Simulation time: 0 hr 4 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.251234 instructions: 25000000 cycles: 99508913
cpu0_DTLB TOTAL     ACCESS:    6315159  HIT:    5877578  MISS:     437581
cpu0_DTLB LOAD      ACCESS:    5890193  HIT:    5610049  MISS:     280144
cpu0_DTLB RFO       ACCESS:     424966  HIT:     267529  MISS:     157437
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.6206 cycles
cpu0_ITLB TOTAL     ACCESS:    2383348  HIT:    2383348  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383348  HIT:    2383348  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10708  HIT:      10708  MISS:          0
cpu0_L1I LOAD      ACCESS:      10708  HIT:      10708  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437581  HIT:     432151  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280144  HIT:     275460  MISS:       4684
cpu0_STLB RFO       ACCESS:     157437  HIT:     156691  MISS:        746
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.009 cycles
cpu0_L1D TOTAL     ACCESS:    6196315  HIT:    4954130  MISS:    1242185
cpu0_L1D LOAD      ACCESS:    5560096  HIT:    4434307  MISS:    1125789
cpu0_L1D RFO       ACCESS:     630818  HIT:     516374  MISS:     114444
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3449  MISS:       1952
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 155.439 cycles
cpu0_L2C TOTAL     ACCESS:    1911621  HIT:     600510  MISS:    1311111
cpu0_L2C LOAD      ACCESS:    1125783  HIT:     175201  MISS:     950582
cpu0_L2C RFO       ACCESS:     114437  HIT:      75934  MISS:      38503
cpu0_L2C PREFETCH  ACCESS:     321375  HIT:       1413  MISS:     319962
cpu0_L2C WRITEBACK ACCESS:     348074  HIT:     346520  MISS:       1554
cpu0_L2C TRANSLATION ACCESS:       1952  HIT:       1442  MISS:        510
cpu0_L2C PREFETCH  REQUESTED:     341256  ISSUED:     341256  USEFUL:       1385  USELESS:     318590
cpu0_L2C AVERAGE MISS LATENCY: 205.052 cycles
LLC TOTAL     ACCESS:    1567153  HIT:     578860  MISS:     988293
LLC LOAD      ACCESS:     950581  HIT:     307948  MISS:     642633
LLC RFO       ACCESS:      38502  HIT:      11701  MISS:      26801
LLC PREFETCH  ACCESS:     339596  HIT:      23380  MISS:     316216
LLC WRITEBACK ACCESS:     237964  HIT:     235603  MISS:       2361
LLC TRANSLATION ACCESS:        510  HIT:        228  MISS:        282
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 261.958 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     234191  ROW_BUFFER_MISS:     751358
 DBUS AVG_CONGESTED_CYCLE:    3.94254
 WQ ROW_BUFFER_HIT:      26074  ROW_BUFFER_MISS:     188358  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.171
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

