

================================================================
== Vivado HLS Report for 'Conv1DMac_new401'
================================================================
* Date:           Wed Apr 26 23:41:43 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str525, i32 0, i32 0, [1 x i8]* @p_str526, [1 x i8]* @p_str527, [1 x i8]* @p_str528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str529, [1 x i8]* @p_str530)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str518, i32 0, i32 0, [1 x i8]* @p_str519, [1 x i8]* @p_str520, [1 x i8]* @p_str521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str522, [1 x i8]* @p_str523)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i25 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_2, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.05ns)   --->   "%exitcond_flatten = icmp eq i25 %indvar_flatten1, -16777216"   --->   Operation 25 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.01ns)   --->   "%indvar_flatten_next1 = add i25 1, %indvar_flatten1"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten1 = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten1, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%tmp_210_mid = select i1 %exitcond_flatten1, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_210_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten1, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_211_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_886 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_886' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_211_mid = and i1 %tmp_886, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_211_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_2 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_861 = or i1 %tmp_211_mid, %exitcond_flatten1" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_861' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_861, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_979 = trunc i7 %nm_2 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_979' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%tmp_210_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_979, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_210_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%tmp_210_mid2 = select i1 %tmp_211_mid, i14 %tmp_210_mid1, i14 %tmp_210_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_210_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_211_mid, i6 %tmp_979, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_211_mid, i7 %nm_2, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_183)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_183 = add i14 %sf_cast1, %tmp_210_mid2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_183' <Predicate = (!exitcond_flatten)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_203 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_203' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_203, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_2 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_2' <Predicate = (!exitcond_flatten)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_184 = zext i14 %tmp_183 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_184' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights12_m_weights_4 = getelementptr [16384 x i7]* @weights12_m_weights_3, i64 0, i64 %tmp_184" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights12_m_weights_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights12_m_weights_5 = load i7* %weights12_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights12_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights12_m_weights_6 = getelementptr [16384 x i7]* @weights12_m_weights_2, i64 0, i64 %tmp_184" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights12_m_weights_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights12_m_weights_7 = load i7* %weights12_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights12_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights12_m_weights_8 = getelementptr [16384 x i7]* @weights12_m_weights_1, i64 0, i64 %tmp_184" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights12_m_weights_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights12_m_weights_9 = load i7* %weights12_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights12_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights12_m_weights_10 = getelementptr [16384 x i7]* @weights12_m_weights_s, i64 0, i64 %tmp_184" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights12_m_weights_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights12_m_weights_11 = load i7* %weights12_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights12_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights12_m_weights_5 = load i7* %weights12_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights12_m_weights_5' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights12_m_weights_5 to i15" [S3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s_186 = mul i15 %p_0132_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s_186' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_186, i32 14)" [S3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_980' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_186, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_140' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_186, i32 6)" [S3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_981' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_982 = trunc i15 %p_Val2_s_186 to i1" [S3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_982' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_186 = or i1 %tmp_982, %tmp_980" [S3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_186' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_187 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_186, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_187' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_188 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_187, i1 %tmp_186)" [S3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_188' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_189 = icmp ne i6 %tmp_188, 0" [S3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_189' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights12_m_weights_7 = load i7* %weights12_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 72 'load' 'weights12_m_weights_7' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights12_m_weights_7 to i15" [S3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_983' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_142' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_984' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_985 = trunc i15 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_985' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_192 = or i1 %tmp_985, %tmp_983" [S3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_192' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_193 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_193' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_1)   --->   "%tmp_194 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_193, i1 %tmp_192)" [S3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_194' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_1 = icmp ne i6 %tmp_194, 0" [S3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_279_1' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights12_m_weights_9 = load i7* %weights12_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 83 'load' 'weights12_m_weights_9' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights12_m_weights_9 to i15" [S3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_986' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_144' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_987' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_988 = trunc i15 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_988' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_196 = or i1 %tmp_988, %tmp_986" [S3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_196' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_197 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_197' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_2)   --->   "%tmp_198 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_197, i1 %tmp_196)" [S3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_198' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_2 = icmp ne i6 %tmp_198, 0" [S3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_279_2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights12_m_weights_11 = load i7* %weights12_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 94 'load' 'weights12_m_weights_11' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights12_m_weights_11 to i15" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast" [S3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_989' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_146' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_990' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_991 = trunc i15 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_991' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_200 = or i1 %tmp_991, %tmp_989" [S3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_200' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_201 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_201' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_279_3)   --->   "%tmp_202 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_201, i1 %tmp_200)" [S3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_202' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_279_3 = icmp ne i6 %tmp_202, 0" [S3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_279_3' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6_s = load i8* %macRegisters_0_V_6" [S3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6_s = load i8* %macRegisters_1_V_6" [S3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6_s = load i8* %macRegisters_2_V_6" [S3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6_s = load i8* %macRegisters_3_V_6" [S3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_189, %tmp_981" [S3/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_190 = zext i1 %qb_assign_2 to i8" [S3/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_190' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_190, %macRegisters_0_V_6_s" [S3/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_140, %tmp1" [S3/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_279_1, %tmp_984" [S3/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_280_1 = zext i1 %qb_assign_2_1 to i8" [S3/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_280_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_280_1, %macRegisters_1_V_6_s" [S3/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_142, %tmp2" [S3/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_279_2, %tmp_987" [S3/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_280_2 = zext i1 %qb_assign_2_2 to i8" [S3/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_280_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_280_2, %macRegisters_2_V_6_s" [S3/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_144, %tmp3" [S3/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_279_3, %tmp_990" [S3/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_280_3 = zext i1 %qb_assign_2_3 to i8" [S3/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_280_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_280_3, %macRegisters_3_V_6_s" [S3/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_146, %tmp4" [S3/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_6" [S3/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_203)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_6" [S3/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_203)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_6" [S3/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_203)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_6" [S3/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_203)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_203)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_147 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_147' <Predicate = (tmp_203)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_147" [S3/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_s' <Predicate = (tmp_203)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_1)   --->   "%tmp_148 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 1, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_148' <Predicate = (tmp_203)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_1 = add i8 %macRegisters_1_V, %tmp_148" [S3/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_23_1' <Predicate = (tmp_203)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_2)   --->   "%tmp_149 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 -1, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_149' <Predicate = (tmp_203)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_2 = add i8 %macRegisters_2_V, %tmp_149" [S3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_23_2' <Predicate = (tmp_203)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_3)   --->   "%tmp_150 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_150' <Predicate = (tmp_203)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_23_3 = add i8 %macRegisters_3_V, %tmp_150" [S3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_23_3' <Predicate = (tmp_203)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 138 'store' <Predicate = (tmp_203)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 139 'store' <Predicate = (tmp_203)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 140 'store' <Predicate = (tmp_203)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 141 'store' <Predicate = (tmp_203)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2275) nounwind" [S3/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2275)" [S3/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_182' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_415 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_23_3, i8 %p_Val2_23_2, i8 %p_Val2_23_1, i8 %p_Val2_s)" [S3/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_415' <Predicate = (tmp_203)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_415)" [S3/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_203)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_203)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2275, i32 %tmp_182)" [S3/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights12_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights12_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_6     (alloca         ) [ 01111110]
macRegisters_1_V_6     (alloca         ) [ 01111110]
macRegisters_2_V_6     (alloca         ) [ 01111110]
macRegisters_3_V_6     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten1        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00111110]
indvar_flatten_next1   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten1      (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_210_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_886                (icmp           ) [ 00000000]
tmp_211_mid            (and            ) [ 00000000]
nm_2                   (add            ) [ 00000000]
tmp_861                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_979                (trunc          ) [ 00000000]
tmp_210_mid1           (bitconcatenate ) [ 00000000]
tmp_210_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_183                (add            ) [ 00110000]
tmp_203                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_2                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_184                (zext           ) [ 00000000]
weights12_m_weights_4  (getelementptr  ) [ 00101000]
weights12_m_weights_6  (getelementptr  ) [ 00101000]
weights12_m_weights_8  (getelementptr  ) [ 00101000]
weights12_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights12_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_0132_cast            (sext           ) [ 00000000]
p_Val2_s_186           (mul            ) [ 00000000]
tmp_980                (bitselect      ) [ 00000000]
tmp_140                (partselect     ) [ 00100100]
tmp_981                (bitselect      ) [ 00100100]
tmp_982                (trunc          ) [ 00000000]
tmp_186                (or             ) [ 00000000]
tmp_187                (partselect     ) [ 00000000]
tmp_188                (bitconcatenate ) [ 00000000]
tmp_189                (icmp           ) [ 00100100]
weights12_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_983                (bitselect      ) [ 00000000]
tmp_142                (partselect     ) [ 00100100]
tmp_984                (bitselect      ) [ 00100100]
tmp_985                (trunc          ) [ 00000000]
tmp_192                (or             ) [ 00000000]
tmp_193                (partselect     ) [ 00000000]
tmp_194                (bitconcatenate ) [ 00000000]
tmp_279_1              (icmp           ) [ 00100100]
weights12_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_986                (bitselect      ) [ 00000000]
tmp_144                (partselect     ) [ 00100100]
tmp_987                (bitselect      ) [ 00100100]
tmp_988                (trunc          ) [ 00000000]
tmp_196                (or             ) [ 00000000]
tmp_197                (partselect     ) [ 00000000]
tmp_198                (bitconcatenate ) [ 00000000]
tmp_279_2              (icmp           ) [ 00100100]
weights12_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_989                (bitselect      ) [ 00000000]
tmp_146                (partselect     ) [ 00100100]
tmp_990                (bitselect      ) [ 00100100]
tmp_991                (trunc          ) [ 00000000]
tmp_200                (or             ) [ 00000000]
tmp_201                (partselect     ) [ 00000000]
tmp_202                (bitconcatenate ) [ 00000000]
tmp_279_3              (icmp           ) [ 00100100]
macRegisters_0_V_6_s   (load           ) [ 00000000]
macRegisters_1_V_6_s   (load           ) [ 00000000]
macRegisters_2_V_6_s   (load           ) [ 00000000]
macRegisters_3_V_6_s   (load           ) [ 00000000]
qb_assign_2            (and            ) [ 00000000]
tmp_190                (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_2_1          (and            ) [ 00000000]
tmp_280_1              (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_2_2          (and            ) [ 00000000]
tmp_280_2              (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_2_3          (and            ) [ 00000000]
tmp_280_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
tmp_147                (mux            ) [ 00000000]
p_Val2_s               (add            ) [ 00100010]
tmp_148                (mux            ) [ 00000000]
p_Val2_23_1            (add            ) [ 00100010]
tmp_149                (mux            ) [ 00000000]
p_Val2_23_2            (add            ) [ 00100010]
tmp_150                (mux            ) [ 00000000]
p_Val2_23_3            (add            ) [ 00100010]
StgValue_138           (store          ) [ 00000000]
StgValue_139           (store          ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (specloopname   ) [ 00000000]
StgValue_143           (specloopname   ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
tmp_182                (specregionbegin) [ 00000000]
StgValue_146           (specpipeline   ) [ 00000000]
tmp_V_415              (bitconcatenate ) [ 00000000]
StgValue_148           (write          ) [ 00000000]
StgValue_149           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_151           (br             ) [ 01111110]
StgValue_152           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights12_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights12_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights12_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights12_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str525"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str526"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str527"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str528"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str529"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str530"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str521"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str522"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str523"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2275"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="macRegisters_0_V_6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="macRegisters_1_V_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="macRegisters_2_V_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="macRegisters_3_V_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_V_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_148_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="weights12_m_weights_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_4/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_5/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weights12_m_weights_6_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_6/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_7/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="weights12_m_weights_8_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_8/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_9/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="weights12_m_weights_10_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="14" slack="0"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights12_m_weights_10/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights12_m_weights_11/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="25" slack="1"/>
<pin id="213" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="25" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="indvar_flatten_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="nm_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="nm_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="sf_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="1"/>
<pin id="246" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="sf_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_flatten_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="25" slack="0"/>
<pin id="289" dir="0" index="1" bw="25" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten_next1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="25" slack="0"/>
<pin id="296" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exitcond_flatten1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="nm_mid_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_210_mid_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="14" slack="0"/>
<pin id="317" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_210_mid/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="nm_t_mid_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="not_exitcond_flatten_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_886_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_886/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_211_mid_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_211_mid/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="nm_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_861_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_861/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sf_mid2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_979_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_979/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_210_mid1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_210_mid1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_210_mid2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="14" slack="0"/>
<pin id="382" dir="0" index="2" bw="14" slack="0"/>
<pin id="383" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_210_mid2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="nm_t_mid2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="nm_mid2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sf_cast1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_183_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="14" slack="0"/>
<pin id="410" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_183/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_203_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sf_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="indvar_flatten_op_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="indvar_flatten_next_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="16" slack="0"/>
<pin id="435" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_184_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_08_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_0132_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Val2_s_186_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_186/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_980_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_980/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_140_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="15" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="0" index="3" bw="5" slack="0"/>
<pin id="473" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_140/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_981_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="15" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_981/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_982_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="0"/>
<pin id="488" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_982/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_186_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_186/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_187_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="15" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="4" slack="0"/>
<pin id="501" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_187/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_188_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_188/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_189_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_189/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_0132_1_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Val2_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_983_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="15" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_983/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_142_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="15" slack="0"/>
<pin id="541" dir="0" index="2" bw="4" slack="0"/>
<pin id="542" dir="0" index="3" bw="5" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_984_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="15" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_984/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_985_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="0"/>
<pin id="558" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_985/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_192_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_192/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_193_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="15" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="4" slack="0"/>
<pin id="571" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_193/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_194_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_194/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_279_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_0132_2_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_Val2_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_986_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="15" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_986/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_144_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="0" index="3" bw="5" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_144/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_987_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="15" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_987/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_988_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_988/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_196_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_196/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_197_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="15" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="0" index="3" bw="4" slack="0"/>
<pin id="641" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_197/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_198_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_198/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_279_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_2/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_0132_3_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_989_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="15" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_989/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_146_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="15" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_990_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="15" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_990/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_991_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="0"/>
<pin id="698" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_991/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_200_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_200/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_201_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="0" index="1" bw="15" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="0" index="3" bw="4" slack="0"/>
<pin id="711" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_201/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_202_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="5" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_202/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_279_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_279_3/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="macRegisters_0_V_6_s_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="4"/>
<pin id="732" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_6_s/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="macRegisters_1_V_6_s_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="4"/>
<pin id="735" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_6_s/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="macRegisters_2_V_6_s_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="4"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_6_s/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="macRegisters_3_V_6_s_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="4"/>
<pin id="741" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_6_s/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="qb_assign_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="1"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_190_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_190/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="macRegisters_0_V_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="1"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="qb_assign_2_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="1" slack="1"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_280_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="macRegisters_1_V_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="1"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="qb_assign_2_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="1" slack="1"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_280_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_2/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="macRegisters_2_V_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="qb_assign_2_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="1" slack="1"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_280_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_280_3/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="macRegisters_3_V_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="StgValue_125_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="4"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="StgValue_126_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="4"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="StgValue_127_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="4"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="StgValue_128_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="4"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_147_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="0" index="3" bw="1" slack="0"/>
<pin id="843" dir="0" index="4" bw="1" slack="0"/>
<pin id="844" dir="0" index="5" bw="1" slack="0"/>
<pin id="845" dir="0" index="6" bw="1" slack="0"/>
<pin id="846" dir="0" index="7" bw="1" slack="0"/>
<pin id="847" dir="0" index="8" bw="1" slack="0"/>
<pin id="848" dir="0" index="9" bw="1" slack="0"/>
<pin id="849" dir="0" index="10" bw="1" slack="0"/>
<pin id="850" dir="0" index="11" bw="1" slack="0"/>
<pin id="851" dir="0" index="12" bw="1" slack="0"/>
<pin id="852" dir="0" index="13" bw="1" slack="0"/>
<pin id="853" dir="0" index="14" bw="1" slack="0"/>
<pin id="854" dir="0" index="15" bw="1" slack="0"/>
<pin id="855" dir="0" index="16" bw="1" slack="0"/>
<pin id="856" dir="0" index="17" bw="1" slack="0"/>
<pin id="857" dir="0" index="18" bw="1" slack="0"/>
<pin id="858" dir="0" index="19" bw="1" slack="0"/>
<pin id="859" dir="0" index="20" bw="1" slack="0"/>
<pin id="860" dir="0" index="21" bw="1" slack="0"/>
<pin id="861" dir="0" index="22" bw="1" slack="0"/>
<pin id="862" dir="0" index="23" bw="1" slack="0"/>
<pin id="863" dir="0" index="24" bw="1" slack="0"/>
<pin id="864" dir="0" index="25" bw="1" slack="0"/>
<pin id="865" dir="0" index="26" bw="1" slack="0"/>
<pin id="866" dir="0" index="27" bw="1" slack="0"/>
<pin id="867" dir="0" index="28" bw="1" slack="0"/>
<pin id="868" dir="0" index="29" bw="1" slack="0"/>
<pin id="869" dir="0" index="30" bw="1" slack="0"/>
<pin id="870" dir="0" index="31" bw="1" slack="0"/>
<pin id="871" dir="0" index="32" bw="1" slack="0"/>
<pin id="872" dir="0" index="33" bw="1" slack="0"/>
<pin id="873" dir="0" index="34" bw="1" slack="0"/>
<pin id="874" dir="0" index="35" bw="1" slack="0"/>
<pin id="875" dir="0" index="36" bw="1" slack="0"/>
<pin id="876" dir="0" index="37" bw="1" slack="0"/>
<pin id="877" dir="0" index="38" bw="1" slack="0"/>
<pin id="878" dir="0" index="39" bw="1" slack="0"/>
<pin id="879" dir="0" index="40" bw="1" slack="0"/>
<pin id="880" dir="0" index="41" bw="1" slack="0"/>
<pin id="881" dir="0" index="42" bw="1" slack="0"/>
<pin id="882" dir="0" index="43" bw="1" slack="0"/>
<pin id="883" dir="0" index="44" bw="1" slack="0"/>
<pin id="884" dir="0" index="45" bw="1" slack="0"/>
<pin id="885" dir="0" index="46" bw="1" slack="0"/>
<pin id="886" dir="0" index="47" bw="1" slack="0"/>
<pin id="887" dir="0" index="48" bw="1" slack="0"/>
<pin id="888" dir="0" index="49" bw="1" slack="0"/>
<pin id="889" dir="0" index="50" bw="1" slack="0"/>
<pin id="890" dir="0" index="51" bw="1" slack="0"/>
<pin id="891" dir="0" index="52" bw="1" slack="0"/>
<pin id="892" dir="0" index="53" bw="1" slack="0"/>
<pin id="893" dir="0" index="54" bw="1" slack="0"/>
<pin id="894" dir="0" index="55" bw="1" slack="0"/>
<pin id="895" dir="0" index="56" bw="1" slack="0"/>
<pin id="896" dir="0" index="57" bw="1" slack="0"/>
<pin id="897" dir="0" index="58" bw="1" slack="0"/>
<pin id="898" dir="0" index="59" bw="1" slack="0"/>
<pin id="899" dir="0" index="60" bw="1" slack="0"/>
<pin id="900" dir="0" index="61" bw="1" slack="0"/>
<pin id="901" dir="0" index="62" bw="1" slack="0"/>
<pin id="902" dir="0" index="63" bw="1" slack="0"/>
<pin id="903" dir="0" index="64" bw="1" slack="0"/>
<pin id="904" dir="0" index="65" bw="6" slack="3"/>
<pin id="905" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_147/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_Val2_s_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_148_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="0" index="3" bw="1" slack="0"/>
<pin id="982" dir="0" index="4" bw="1" slack="0"/>
<pin id="983" dir="0" index="5" bw="1" slack="0"/>
<pin id="984" dir="0" index="6" bw="1" slack="0"/>
<pin id="985" dir="0" index="7" bw="1" slack="0"/>
<pin id="986" dir="0" index="8" bw="1" slack="0"/>
<pin id="987" dir="0" index="9" bw="1" slack="0"/>
<pin id="988" dir="0" index="10" bw="1" slack="0"/>
<pin id="989" dir="0" index="11" bw="1" slack="0"/>
<pin id="990" dir="0" index="12" bw="1" slack="0"/>
<pin id="991" dir="0" index="13" bw="1" slack="0"/>
<pin id="992" dir="0" index="14" bw="1" slack="0"/>
<pin id="993" dir="0" index="15" bw="1" slack="0"/>
<pin id="994" dir="0" index="16" bw="1" slack="0"/>
<pin id="995" dir="0" index="17" bw="1" slack="0"/>
<pin id="996" dir="0" index="18" bw="1" slack="0"/>
<pin id="997" dir="0" index="19" bw="1" slack="0"/>
<pin id="998" dir="0" index="20" bw="1" slack="0"/>
<pin id="999" dir="0" index="21" bw="1" slack="0"/>
<pin id="1000" dir="0" index="22" bw="1" slack="0"/>
<pin id="1001" dir="0" index="23" bw="1" slack="0"/>
<pin id="1002" dir="0" index="24" bw="1" slack="0"/>
<pin id="1003" dir="0" index="25" bw="1" slack="0"/>
<pin id="1004" dir="0" index="26" bw="1" slack="0"/>
<pin id="1005" dir="0" index="27" bw="1" slack="0"/>
<pin id="1006" dir="0" index="28" bw="1" slack="0"/>
<pin id="1007" dir="0" index="29" bw="1" slack="0"/>
<pin id="1008" dir="0" index="30" bw="1" slack="0"/>
<pin id="1009" dir="0" index="31" bw="1" slack="0"/>
<pin id="1010" dir="0" index="32" bw="1" slack="0"/>
<pin id="1011" dir="0" index="33" bw="1" slack="0"/>
<pin id="1012" dir="0" index="34" bw="1" slack="0"/>
<pin id="1013" dir="0" index="35" bw="1" slack="0"/>
<pin id="1014" dir="0" index="36" bw="1" slack="0"/>
<pin id="1015" dir="0" index="37" bw="1" slack="0"/>
<pin id="1016" dir="0" index="38" bw="1" slack="0"/>
<pin id="1017" dir="0" index="39" bw="1" slack="0"/>
<pin id="1018" dir="0" index="40" bw="1" slack="0"/>
<pin id="1019" dir="0" index="41" bw="1" slack="0"/>
<pin id="1020" dir="0" index="42" bw="1" slack="0"/>
<pin id="1021" dir="0" index="43" bw="1" slack="0"/>
<pin id="1022" dir="0" index="44" bw="1" slack="0"/>
<pin id="1023" dir="0" index="45" bw="1" slack="0"/>
<pin id="1024" dir="0" index="46" bw="1" slack="0"/>
<pin id="1025" dir="0" index="47" bw="1" slack="0"/>
<pin id="1026" dir="0" index="48" bw="1" slack="0"/>
<pin id="1027" dir="0" index="49" bw="1" slack="0"/>
<pin id="1028" dir="0" index="50" bw="1" slack="0"/>
<pin id="1029" dir="0" index="51" bw="1" slack="0"/>
<pin id="1030" dir="0" index="52" bw="1" slack="0"/>
<pin id="1031" dir="0" index="53" bw="1" slack="0"/>
<pin id="1032" dir="0" index="54" bw="1" slack="0"/>
<pin id="1033" dir="0" index="55" bw="1" slack="0"/>
<pin id="1034" dir="0" index="56" bw="1" slack="0"/>
<pin id="1035" dir="0" index="57" bw="1" slack="0"/>
<pin id="1036" dir="0" index="58" bw="1" slack="0"/>
<pin id="1037" dir="0" index="59" bw="1" slack="0"/>
<pin id="1038" dir="0" index="60" bw="1" slack="0"/>
<pin id="1039" dir="0" index="61" bw="1" slack="0"/>
<pin id="1040" dir="0" index="62" bw="1" slack="0"/>
<pin id="1041" dir="0" index="63" bw="1" slack="0"/>
<pin id="1042" dir="0" index="64" bw="1" slack="0"/>
<pin id="1043" dir="0" index="65" bw="6" slack="3"/>
<pin id="1044" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_148/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="p_Val2_23_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_1/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_149_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="0" index="3" bw="1" slack="0"/>
<pin id="1121" dir="0" index="4" bw="1" slack="0"/>
<pin id="1122" dir="0" index="5" bw="1" slack="0"/>
<pin id="1123" dir="0" index="6" bw="1" slack="0"/>
<pin id="1124" dir="0" index="7" bw="1" slack="0"/>
<pin id="1125" dir="0" index="8" bw="1" slack="0"/>
<pin id="1126" dir="0" index="9" bw="1" slack="0"/>
<pin id="1127" dir="0" index="10" bw="1" slack="0"/>
<pin id="1128" dir="0" index="11" bw="1" slack="0"/>
<pin id="1129" dir="0" index="12" bw="1" slack="0"/>
<pin id="1130" dir="0" index="13" bw="1" slack="0"/>
<pin id="1131" dir="0" index="14" bw="1" slack="0"/>
<pin id="1132" dir="0" index="15" bw="1" slack="0"/>
<pin id="1133" dir="0" index="16" bw="1" slack="0"/>
<pin id="1134" dir="0" index="17" bw="1" slack="0"/>
<pin id="1135" dir="0" index="18" bw="1" slack="0"/>
<pin id="1136" dir="0" index="19" bw="1" slack="0"/>
<pin id="1137" dir="0" index="20" bw="1" slack="0"/>
<pin id="1138" dir="0" index="21" bw="1" slack="0"/>
<pin id="1139" dir="0" index="22" bw="1" slack="0"/>
<pin id="1140" dir="0" index="23" bw="1" slack="0"/>
<pin id="1141" dir="0" index="24" bw="1" slack="0"/>
<pin id="1142" dir="0" index="25" bw="1" slack="0"/>
<pin id="1143" dir="0" index="26" bw="1" slack="0"/>
<pin id="1144" dir="0" index="27" bw="1" slack="0"/>
<pin id="1145" dir="0" index="28" bw="1" slack="0"/>
<pin id="1146" dir="0" index="29" bw="1" slack="0"/>
<pin id="1147" dir="0" index="30" bw="1" slack="0"/>
<pin id="1148" dir="0" index="31" bw="1" slack="0"/>
<pin id="1149" dir="0" index="32" bw="1" slack="0"/>
<pin id="1150" dir="0" index="33" bw="1" slack="0"/>
<pin id="1151" dir="0" index="34" bw="1" slack="0"/>
<pin id="1152" dir="0" index="35" bw="1" slack="0"/>
<pin id="1153" dir="0" index="36" bw="1" slack="0"/>
<pin id="1154" dir="0" index="37" bw="1" slack="0"/>
<pin id="1155" dir="0" index="38" bw="1" slack="0"/>
<pin id="1156" dir="0" index="39" bw="1" slack="0"/>
<pin id="1157" dir="0" index="40" bw="1" slack="0"/>
<pin id="1158" dir="0" index="41" bw="1" slack="0"/>
<pin id="1159" dir="0" index="42" bw="1" slack="0"/>
<pin id="1160" dir="0" index="43" bw="1" slack="0"/>
<pin id="1161" dir="0" index="44" bw="1" slack="0"/>
<pin id="1162" dir="0" index="45" bw="1" slack="0"/>
<pin id="1163" dir="0" index="46" bw="1" slack="0"/>
<pin id="1164" dir="0" index="47" bw="1" slack="0"/>
<pin id="1165" dir="0" index="48" bw="1" slack="0"/>
<pin id="1166" dir="0" index="49" bw="1" slack="0"/>
<pin id="1167" dir="0" index="50" bw="3" slack="0"/>
<pin id="1168" dir="0" index="51" bw="1" slack="0"/>
<pin id="1169" dir="0" index="52" bw="1" slack="0"/>
<pin id="1170" dir="0" index="53" bw="1" slack="0"/>
<pin id="1171" dir="0" index="54" bw="1" slack="0"/>
<pin id="1172" dir="0" index="55" bw="1" slack="0"/>
<pin id="1173" dir="0" index="56" bw="1" slack="0"/>
<pin id="1174" dir="0" index="57" bw="1" slack="0"/>
<pin id="1175" dir="0" index="58" bw="1" slack="0"/>
<pin id="1176" dir="0" index="59" bw="1" slack="0"/>
<pin id="1177" dir="0" index="60" bw="1" slack="0"/>
<pin id="1178" dir="0" index="61" bw="1" slack="0"/>
<pin id="1179" dir="0" index="62" bw="1" slack="0"/>
<pin id="1180" dir="0" index="63" bw="1" slack="0"/>
<pin id="1181" dir="0" index="64" bw="1" slack="0"/>
<pin id="1182" dir="0" index="65" bw="6" slack="3"/>
<pin id="1183" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="p_Val2_23_2_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="0"/>
<pin id="1252" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_2/5 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_150_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="0" index="2" bw="1" slack="0"/>
<pin id="1259" dir="0" index="3" bw="1" slack="0"/>
<pin id="1260" dir="0" index="4" bw="1" slack="0"/>
<pin id="1261" dir="0" index="5" bw="1" slack="0"/>
<pin id="1262" dir="0" index="6" bw="1" slack="0"/>
<pin id="1263" dir="0" index="7" bw="1" slack="0"/>
<pin id="1264" dir="0" index="8" bw="1" slack="0"/>
<pin id="1265" dir="0" index="9" bw="1" slack="0"/>
<pin id="1266" dir="0" index="10" bw="1" slack="0"/>
<pin id="1267" dir="0" index="11" bw="1" slack="0"/>
<pin id="1268" dir="0" index="12" bw="1" slack="0"/>
<pin id="1269" dir="0" index="13" bw="1" slack="0"/>
<pin id="1270" dir="0" index="14" bw="1" slack="0"/>
<pin id="1271" dir="0" index="15" bw="1" slack="0"/>
<pin id="1272" dir="0" index="16" bw="1" slack="0"/>
<pin id="1273" dir="0" index="17" bw="1" slack="0"/>
<pin id="1274" dir="0" index="18" bw="1" slack="0"/>
<pin id="1275" dir="0" index="19" bw="1" slack="0"/>
<pin id="1276" dir="0" index="20" bw="1" slack="0"/>
<pin id="1277" dir="0" index="21" bw="1" slack="0"/>
<pin id="1278" dir="0" index="22" bw="1" slack="0"/>
<pin id="1279" dir="0" index="23" bw="1" slack="0"/>
<pin id="1280" dir="0" index="24" bw="1" slack="0"/>
<pin id="1281" dir="0" index="25" bw="1" slack="0"/>
<pin id="1282" dir="0" index="26" bw="1" slack="0"/>
<pin id="1283" dir="0" index="27" bw="1" slack="0"/>
<pin id="1284" dir="0" index="28" bw="1" slack="0"/>
<pin id="1285" dir="0" index="29" bw="1" slack="0"/>
<pin id="1286" dir="0" index="30" bw="1" slack="0"/>
<pin id="1287" dir="0" index="31" bw="1" slack="0"/>
<pin id="1288" dir="0" index="32" bw="1" slack="0"/>
<pin id="1289" dir="0" index="33" bw="1" slack="0"/>
<pin id="1290" dir="0" index="34" bw="3" slack="0"/>
<pin id="1291" dir="0" index="35" bw="1" slack="0"/>
<pin id="1292" dir="0" index="36" bw="1" slack="0"/>
<pin id="1293" dir="0" index="37" bw="1" slack="0"/>
<pin id="1294" dir="0" index="38" bw="1" slack="0"/>
<pin id="1295" dir="0" index="39" bw="1" slack="0"/>
<pin id="1296" dir="0" index="40" bw="1" slack="0"/>
<pin id="1297" dir="0" index="41" bw="1" slack="0"/>
<pin id="1298" dir="0" index="42" bw="1" slack="0"/>
<pin id="1299" dir="0" index="43" bw="1" slack="0"/>
<pin id="1300" dir="0" index="44" bw="1" slack="0"/>
<pin id="1301" dir="0" index="45" bw="1" slack="0"/>
<pin id="1302" dir="0" index="46" bw="1" slack="0"/>
<pin id="1303" dir="0" index="47" bw="1" slack="0"/>
<pin id="1304" dir="0" index="48" bw="1" slack="0"/>
<pin id="1305" dir="0" index="49" bw="1" slack="0"/>
<pin id="1306" dir="0" index="50" bw="1" slack="0"/>
<pin id="1307" dir="0" index="51" bw="1" slack="0"/>
<pin id="1308" dir="0" index="52" bw="1" slack="0"/>
<pin id="1309" dir="0" index="53" bw="1" slack="0"/>
<pin id="1310" dir="0" index="54" bw="1" slack="0"/>
<pin id="1311" dir="0" index="55" bw="1" slack="0"/>
<pin id="1312" dir="0" index="56" bw="1" slack="0"/>
<pin id="1313" dir="0" index="57" bw="1" slack="0"/>
<pin id="1314" dir="0" index="58" bw="1" slack="0"/>
<pin id="1315" dir="0" index="59" bw="1" slack="0"/>
<pin id="1316" dir="0" index="60" bw="1" slack="0"/>
<pin id="1317" dir="0" index="61" bw="1" slack="0"/>
<pin id="1318" dir="0" index="62" bw="1" slack="0"/>
<pin id="1319" dir="0" index="63" bw="1" slack="0"/>
<pin id="1320" dir="0" index="64" bw="1" slack="0"/>
<pin id="1321" dir="0" index="65" bw="6" slack="3"/>
<pin id="1322" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_150/5 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="p_Val2_23_3_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="0"/>
<pin id="1390" dir="0" index="1" bw="8" slack="0"/>
<pin id="1391" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23_3/5 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_V_415_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="0"/>
<pin id="1396" dir="0" index="1" bw="8" slack="1"/>
<pin id="1397" dir="0" index="2" bw="8" slack="1"/>
<pin id="1398" dir="0" index="3" bw="8" slack="1"/>
<pin id="1399" dir="0" index="4" bw="8" slack="1"/>
<pin id="1400" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_415/6 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="macRegisters_0_V_6_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="0"/>
<pin id="1405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_6 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="macRegisters_1_V_6_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="0"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_6 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="macRegisters_2_V_6_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="0"/>
<pin id="1419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_6 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="macRegisters_3_V_6_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="0"/>
<pin id="1426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_6 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="exitcond_flatten_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="1"/>
<pin id="1433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1435" class="1005" name="indvar_flatten_next1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="25" slack="0"/>
<pin id="1437" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="nm_t_mid2_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="6" slack="3"/>
<pin id="1442" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="nm_mid2_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="7" slack="0"/>
<pin id="1450" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_183_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="14" slack="1"/>
<pin id="1455" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp_203_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="3"/>
<pin id="1460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="sf_2_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="9" slack="0"/>
<pin id="1464" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="indvar_flatten_next_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="0"/>
<pin id="1469" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1472" class="1005" name="weights12_m_weights_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="14" slack="1"/>
<pin id="1474" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_4 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="weights12_m_weights_6_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="14" slack="1"/>
<pin id="1479" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_6 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="weights12_m_weights_8_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="14" slack="1"/>
<pin id="1484" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_8 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="weights12_m_weights_10_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="14" slack="1"/>
<pin id="1489" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights12_m_weights_10 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_140_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="1"/>
<pin id="1494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tmp_981_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="1"/>
<pin id="1499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_981 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="tmp_189_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="1"/>
<pin id="1504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp_142_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="1"/>
<pin id="1509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_984_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_984 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_279_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_144_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_987_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_987 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_279_2_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_2 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_146_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="1"/>
<pin id="1539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_990_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_990 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_279_3_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="1"/>
<pin id="1549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_279_3 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="p_Val2_s_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="8" slack="1"/>
<pin id="1554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1557" class="1005" name="p_Val2_23_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="8" slack="1"/>
<pin id="1559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="p_Val2_23_2_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="8" slack="1"/>
<pin id="1564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_2 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="p_Val2_23_3_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="8" slack="1"/>
<pin id="1569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="126" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="237" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="215" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="215" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="226" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="237" pin="4"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="299" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="279" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="299" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="275" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="299" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="248" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="72" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="305" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="299" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="248" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="347" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="341" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="313" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="341" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="367" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="321" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="341" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="347" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="305" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="359" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="379" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="359" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="359" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="78" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="226" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="299" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="449"><net_src comp="146" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="166" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="474"><net_src comp="90" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="454" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="454" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="454" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="460" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="454" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="12" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="98" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="511"><net_src comp="100" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="496" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="490" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="179" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="446" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="524" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="524" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="524" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="530" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="524" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="12" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="566" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="560" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="192" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="446" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="594" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="94" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="594" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="600" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="96" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="594" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="12" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="630" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="68" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="205" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="446" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="664" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="88" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="664" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="664" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="670" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="664" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="12" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="98" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="706" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="700" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="749"><net_src comp="742" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="730" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="768"><net_src comp="761" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="733" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="780" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="736" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="799" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="739" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="794" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="775" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="756" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="906"><net_src comp="102" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="907"><net_src comp="48" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="908"><net_src comp="48" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="909"><net_src comp="48" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="910"><net_src comp="48" pin="0"/><net_sink comp="838" pin=4"/></net>

<net id="911"><net_src comp="48" pin="0"/><net_sink comp="838" pin=5"/></net>

<net id="912"><net_src comp="48" pin="0"/><net_sink comp="838" pin=6"/></net>

<net id="913"><net_src comp="48" pin="0"/><net_sink comp="838" pin=7"/></net>

<net id="914"><net_src comp="48" pin="0"/><net_sink comp="838" pin=8"/></net>

<net id="915"><net_src comp="48" pin="0"/><net_sink comp="838" pin=9"/></net>

<net id="916"><net_src comp="48" pin="0"/><net_sink comp="838" pin=10"/></net>

<net id="917"><net_src comp="48" pin="0"/><net_sink comp="838" pin=11"/></net>

<net id="918"><net_src comp="48" pin="0"/><net_sink comp="838" pin=12"/></net>

<net id="919"><net_src comp="48" pin="0"/><net_sink comp="838" pin=13"/></net>

<net id="920"><net_src comp="48" pin="0"/><net_sink comp="838" pin=14"/></net>

<net id="921"><net_src comp="48" pin="0"/><net_sink comp="838" pin=15"/></net>

<net id="922"><net_src comp="48" pin="0"/><net_sink comp="838" pin=16"/></net>

<net id="923"><net_src comp="104" pin="0"/><net_sink comp="838" pin=17"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="838" pin=18"/></net>

<net id="925"><net_src comp="48" pin="0"/><net_sink comp="838" pin=19"/></net>

<net id="926"><net_src comp="104" pin="0"/><net_sink comp="838" pin=20"/></net>

<net id="927"><net_src comp="48" pin="0"/><net_sink comp="838" pin=21"/></net>

<net id="928"><net_src comp="48" pin="0"/><net_sink comp="838" pin=22"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="838" pin=23"/></net>

<net id="930"><net_src comp="48" pin="0"/><net_sink comp="838" pin=24"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="838" pin=25"/></net>

<net id="932"><net_src comp="48" pin="0"/><net_sink comp="838" pin=26"/></net>

<net id="933"><net_src comp="104" pin="0"/><net_sink comp="838" pin=27"/></net>

<net id="934"><net_src comp="48" pin="0"/><net_sink comp="838" pin=28"/></net>

<net id="935"><net_src comp="48" pin="0"/><net_sink comp="838" pin=29"/></net>

<net id="936"><net_src comp="48" pin="0"/><net_sink comp="838" pin=30"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="838" pin=31"/></net>

<net id="938"><net_src comp="48" pin="0"/><net_sink comp="838" pin=32"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="838" pin=33"/></net>

<net id="940"><net_src comp="48" pin="0"/><net_sink comp="838" pin=34"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="838" pin=35"/></net>

<net id="942"><net_src comp="48" pin="0"/><net_sink comp="838" pin=36"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="838" pin=37"/></net>

<net id="944"><net_src comp="48" pin="0"/><net_sink comp="838" pin=38"/></net>

<net id="945"><net_src comp="48" pin="0"/><net_sink comp="838" pin=39"/></net>

<net id="946"><net_src comp="48" pin="0"/><net_sink comp="838" pin=40"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="838" pin=41"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="838" pin=42"/></net>

<net id="949"><net_src comp="48" pin="0"/><net_sink comp="838" pin=43"/></net>

<net id="950"><net_src comp="48" pin="0"/><net_sink comp="838" pin=44"/></net>

<net id="951"><net_src comp="48" pin="0"/><net_sink comp="838" pin=45"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="838" pin=46"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="838" pin=47"/></net>

<net id="954"><net_src comp="104" pin="0"/><net_sink comp="838" pin=48"/></net>

<net id="955"><net_src comp="48" pin="0"/><net_sink comp="838" pin=49"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="838" pin=50"/></net>

<net id="957"><net_src comp="48" pin="0"/><net_sink comp="838" pin=51"/></net>

<net id="958"><net_src comp="48" pin="0"/><net_sink comp="838" pin=52"/></net>

<net id="959"><net_src comp="48" pin="0"/><net_sink comp="838" pin=53"/></net>

<net id="960"><net_src comp="104" pin="0"/><net_sink comp="838" pin=54"/></net>

<net id="961"><net_src comp="48" pin="0"/><net_sink comp="838" pin=55"/></net>

<net id="962"><net_src comp="48" pin="0"/><net_sink comp="838" pin=56"/></net>

<net id="963"><net_src comp="48" pin="0"/><net_sink comp="838" pin=57"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="838" pin=58"/></net>

<net id="965"><net_src comp="48" pin="0"/><net_sink comp="838" pin=59"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="838" pin=60"/></net>

<net id="967"><net_src comp="48" pin="0"/><net_sink comp="838" pin=61"/></net>

<net id="968"><net_src comp="48" pin="0"/><net_sink comp="838" pin=62"/></net>

<net id="969"><net_src comp="48" pin="0"/><net_sink comp="838" pin=63"/></net>

<net id="970"><net_src comp="48" pin="0"/><net_sink comp="838" pin=64"/></net>

<net id="975"><net_src comp="756" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="838" pin="66"/><net_sink comp="971" pin=1"/></net>

<net id="1045"><net_src comp="102" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="1046"><net_src comp="48" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="1047"><net_src comp="48" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="1048"><net_src comp="48" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="977" pin=4"/></net>

<net id="1050"><net_src comp="48" pin="0"/><net_sink comp="977" pin=5"/></net>

<net id="1051"><net_src comp="48" pin="0"/><net_sink comp="977" pin=6"/></net>

<net id="1052"><net_src comp="48" pin="0"/><net_sink comp="977" pin=7"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="977" pin=8"/></net>

<net id="1054"><net_src comp="48" pin="0"/><net_sink comp="977" pin=9"/></net>

<net id="1055"><net_src comp="48" pin="0"/><net_sink comp="977" pin=10"/></net>

<net id="1056"><net_src comp="48" pin="0"/><net_sink comp="977" pin=11"/></net>

<net id="1057"><net_src comp="48" pin="0"/><net_sink comp="977" pin=12"/></net>

<net id="1058"><net_src comp="48" pin="0"/><net_sink comp="977" pin=13"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="977" pin=14"/></net>

<net id="1060"><net_src comp="48" pin="0"/><net_sink comp="977" pin=15"/></net>

<net id="1061"><net_src comp="104" pin="0"/><net_sink comp="977" pin=16"/></net>

<net id="1062"><net_src comp="48" pin="0"/><net_sink comp="977" pin=17"/></net>

<net id="1063"><net_src comp="48" pin="0"/><net_sink comp="977" pin=18"/></net>

<net id="1064"><net_src comp="48" pin="0"/><net_sink comp="977" pin=19"/></net>

<net id="1065"><net_src comp="48" pin="0"/><net_sink comp="977" pin=20"/></net>

<net id="1066"><net_src comp="48" pin="0"/><net_sink comp="977" pin=21"/></net>

<net id="1067"><net_src comp="48" pin="0"/><net_sink comp="977" pin=22"/></net>

<net id="1068"><net_src comp="48" pin="0"/><net_sink comp="977" pin=23"/></net>

<net id="1069"><net_src comp="48" pin="0"/><net_sink comp="977" pin=24"/></net>

<net id="1070"><net_src comp="48" pin="0"/><net_sink comp="977" pin=25"/></net>

<net id="1071"><net_src comp="106" pin="0"/><net_sink comp="977" pin=26"/></net>

<net id="1072"><net_src comp="48" pin="0"/><net_sink comp="977" pin=27"/></net>

<net id="1073"><net_src comp="48" pin="0"/><net_sink comp="977" pin=28"/></net>

<net id="1074"><net_src comp="48" pin="0"/><net_sink comp="977" pin=29"/></net>

<net id="1075"><net_src comp="48" pin="0"/><net_sink comp="977" pin=30"/></net>

<net id="1076"><net_src comp="48" pin="0"/><net_sink comp="977" pin=31"/></net>

<net id="1077"><net_src comp="48" pin="0"/><net_sink comp="977" pin=32"/></net>

<net id="1078"><net_src comp="48" pin="0"/><net_sink comp="977" pin=33"/></net>

<net id="1079"><net_src comp="48" pin="0"/><net_sink comp="977" pin=34"/></net>

<net id="1080"><net_src comp="48" pin="0"/><net_sink comp="977" pin=35"/></net>

<net id="1081"><net_src comp="48" pin="0"/><net_sink comp="977" pin=36"/></net>

<net id="1082"><net_src comp="48" pin="0"/><net_sink comp="977" pin=37"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="977" pin=38"/></net>

<net id="1084"><net_src comp="48" pin="0"/><net_sink comp="977" pin=39"/></net>

<net id="1085"><net_src comp="48" pin="0"/><net_sink comp="977" pin=40"/></net>

<net id="1086"><net_src comp="106" pin="0"/><net_sink comp="977" pin=41"/></net>

<net id="1087"><net_src comp="48" pin="0"/><net_sink comp="977" pin=42"/></net>

<net id="1088"><net_src comp="104" pin="0"/><net_sink comp="977" pin=43"/></net>

<net id="1089"><net_src comp="48" pin="0"/><net_sink comp="977" pin=44"/></net>

<net id="1090"><net_src comp="48" pin="0"/><net_sink comp="977" pin=45"/></net>

<net id="1091"><net_src comp="48" pin="0"/><net_sink comp="977" pin=46"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="977" pin=47"/></net>

<net id="1093"><net_src comp="48" pin="0"/><net_sink comp="977" pin=48"/></net>

<net id="1094"><net_src comp="48" pin="0"/><net_sink comp="977" pin=49"/></net>

<net id="1095"><net_src comp="48" pin="0"/><net_sink comp="977" pin=50"/></net>

<net id="1096"><net_src comp="48" pin="0"/><net_sink comp="977" pin=51"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="977" pin=52"/></net>

<net id="1098"><net_src comp="48" pin="0"/><net_sink comp="977" pin=53"/></net>

<net id="1099"><net_src comp="48" pin="0"/><net_sink comp="977" pin=54"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="977" pin=55"/></net>

<net id="1101"><net_src comp="48" pin="0"/><net_sink comp="977" pin=56"/></net>

<net id="1102"><net_src comp="48" pin="0"/><net_sink comp="977" pin=57"/></net>

<net id="1103"><net_src comp="48" pin="0"/><net_sink comp="977" pin=58"/></net>

<net id="1104"><net_src comp="48" pin="0"/><net_sink comp="977" pin=59"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="977" pin=60"/></net>

<net id="1106"><net_src comp="48" pin="0"/><net_sink comp="977" pin=61"/></net>

<net id="1107"><net_src comp="104" pin="0"/><net_sink comp="977" pin=62"/></net>

<net id="1108"><net_src comp="106" pin="0"/><net_sink comp="977" pin=63"/></net>

<net id="1109"><net_src comp="48" pin="0"/><net_sink comp="977" pin=64"/></net>

<net id="1114"><net_src comp="775" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="977" pin="66"/><net_sink comp="1110" pin=1"/></net>

<net id="1184"><net_src comp="102" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1185"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1186"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1187"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1188"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=4"/></net>

<net id="1189"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=5"/></net>

<net id="1190"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=6"/></net>

<net id="1191"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=7"/></net>

<net id="1192"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=8"/></net>

<net id="1193"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=9"/></net>

<net id="1194"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=10"/></net>

<net id="1195"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=11"/></net>

<net id="1196"><net_src comp="104" pin="0"/><net_sink comp="1116" pin=12"/></net>

<net id="1197"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=13"/></net>

<net id="1198"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=14"/></net>

<net id="1199"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=15"/></net>

<net id="1200"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=16"/></net>

<net id="1201"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=17"/></net>

<net id="1202"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=18"/></net>

<net id="1203"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=19"/></net>

<net id="1204"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=20"/></net>

<net id="1205"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=21"/></net>

<net id="1206"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=22"/></net>

<net id="1207"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=23"/></net>

<net id="1208"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=24"/></net>

<net id="1209"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=25"/></net>

<net id="1210"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=26"/></net>

<net id="1211"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=27"/></net>

<net id="1212"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=28"/></net>

<net id="1213"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=29"/></net>

<net id="1214"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=30"/></net>

<net id="1215"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=31"/></net>

<net id="1216"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=32"/></net>

<net id="1217"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=33"/></net>

<net id="1218"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=34"/></net>

<net id="1219"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=35"/></net>

<net id="1220"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=36"/></net>

<net id="1221"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=37"/></net>

<net id="1222"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=38"/></net>

<net id="1223"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=39"/></net>

<net id="1224"><net_src comp="106" pin="0"/><net_sink comp="1116" pin=40"/></net>

<net id="1225"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=41"/></net>

<net id="1226"><net_src comp="104" pin="0"/><net_sink comp="1116" pin=42"/></net>

<net id="1227"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=43"/></net>

<net id="1228"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=44"/></net>

<net id="1229"><net_src comp="106" pin="0"/><net_sink comp="1116" pin=45"/></net>

<net id="1230"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=46"/></net>

<net id="1231"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=47"/></net>

<net id="1232"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=48"/></net>

<net id="1233"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=49"/></net>

<net id="1234"><net_src comp="108" pin="0"/><net_sink comp="1116" pin=50"/></net>

<net id="1235"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=51"/></net>

<net id="1236"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=52"/></net>

<net id="1237"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=53"/></net>

<net id="1238"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=54"/></net>

<net id="1239"><net_src comp="104" pin="0"/><net_sink comp="1116" pin=55"/></net>

<net id="1240"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=56"/></net>

<net id="1241"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=57"/></net>

<net id="1242"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=58"/></net>

<net id="1243"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=59"/></net>

<net id="1244"><net_src comp="104" pin="0"/><net_sink comp="1116" pin=60"/></net>

<net id="1245"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=61"/></net>

<net id="1246"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=62"/></net>

<net id="1247"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=63"/></net>

<net id="1248"><net_src comp="48" pin="0"/><net_sink comp="1116" pin=64"/></net>

<net id="1253"><net_src comp="794" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1116" pin="66"/><net_sink comp="1249" pin=1"/></net>

<net id="1323"><net_src comp="102" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1324"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1325"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1326"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1327"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=4"/></net>

<net id="1328"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=5"/></net>

<net id="1329"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=6"/></net>

<net id="1330"><net_src comp="106" pin="0"/><net_sink comp="1255" pin=7"/></net>

<net id="1331"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=8"/></net>

<net id="1332"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=9"/></net>

<net id="1333"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=10"/></net>

<net id="1334"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=11"/></net>

<net id="1335"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=12"/></net>

<net id="1336"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=13"/></net>

<net id="1337"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=14"/></net>

<net id="1338"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=15"/></net>

<net id="1339"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=16"/></net>

<net id="1340"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=17"/></net>

<net id="1341"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=18"/></net>

<net id="1342"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=19"/></net>

<net id="1343"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=20"/></net>

<net id="1344"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=21"/></net>

<net id="1345"><net_src comp="104" pin="0"/><net_sink comp="1255" pin=22"/></net>

<net id="1346"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=23"/></net>

<net id="1347"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=24"/></net>

<net id="1348"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=25"/></net>

<net id="1349"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=26"/></net>

<net id="1350"><net_src comp="104" pin="0"/><net_sink comp="1255" pin=27"/></net>

<net id="1351"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=28"/></net>

<net id="1352"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=29"/></net>

<net id="1353"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=30"/></net>

<net id="1354"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=31"/></net>

<net id="1355"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=32"/></net>

<net id="1356"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=33"/></net>

<net id="1357"><net_src comp="108" pin="0"/><net_sink comp="1255" pin=34"/></net>

<net id="1358"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=35"/></net>

<net id="1359"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=36"/></net>

<net id="1360"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=37"/></net>

<net id="1361"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=38"/></net>

<net id="1362"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=39"/></net>

<net id="1363"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=40"/></net>

<net id="1364"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=41"/></net>

<net id="1365"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=42"/></net>

<net id="1366"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=43"/></net>

<net id="1367"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=44"/></net>

<net id="1368"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=45"/></net>

<net id="1369"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=46"/></net>

<net id="1370"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=47"/></net>

<net id="1371"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=48"/></net>

<net id="1372"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=49"/></net>

<net id="1373"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=50"/></net>

<net id="1374"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=51"/></net>

<net id="1375"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=52"/></net>

<net id="1376"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=53"/></net>

<net id="1377"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=54"/></net>

<net id="1378"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=55"/></net>

<net id="1379"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=56"/></net>

<net id="1380"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=57"/></net>

<net id="1381"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=58"/></net>

<net id="1382"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=59"/></net>

<net id="1383"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=60"/></net>

<net id="1384"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=61"/></net>

<net id="1385"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=62"/></net>

<net id="1386"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=63"/></net>

<net id="1387"><net_src comp="48" pin="0"/><net_sink comp="1255" pin=64"/></net>

<net id="1392"><net_src comp="813" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1255" pin="66"/><net_sink comp="1388" pin=1"/></net>

<net id="1401"><net_src comp="124" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="1394" pin="5"/><net_sink comp="152" pin=2"/></net>

<net id="1406"><net_src comp="130" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1409"><net_src comp="1403" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1413"><net_src comp="134" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1416"><net_src comp="1410" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1420"><net_src comp="138" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1423"><net_src comp="1417" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1427"><net_src comp="142" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1434"><net_src comp="287" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1438"><net_src comp="293" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1443"><net_src comp="387" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="838" pin=65"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="977" pin=65"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="1116" pin=65"/></net>

<net id="1447"><net_src comp="1440" pin="1"/><net_sink comp="1255" pin=65"/></net>

<net id="1451"><net_src comp="395" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1456"><net_src comp="407" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1461"><net_src comp="413" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1465"><net_src comp="419" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1470"><net_src comp="431" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1475"><net_src comp="159" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1480"><net_src comp="172" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1485"><net_src comp="185" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1490"><net_src comp="198" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1495"><net_src comp="468" pin="4"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1500"><net_src comp="478" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1505"><net_src comp="514" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1510"><net_src comp="538" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1515"><net_src comp="548" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1520"><net_src comp="584" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1525"><net_src comp="608" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1530"><net_src comp="618" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1535"><net_src comp="654" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1540"><net_src comp="678" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1545"><net_src comp="688" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1550"><net_src comp="724" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1555"><net_src comp="971" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1394" pin=4"/></net>

<net id="1560"><net_src comp="1110" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1394" pin=3"/></net>

<net id="1565"><net_src comp="1249" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1394" pin=2"/></net>

<net id="1570"><net_src comp="1388" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1394" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new401 : in_V_V | {4 }
	Port: Conv1DMac_new401 : weights12_m_weights_3 | {3 4 }
	Port: Conv1DMac_new401 : weights12_m_weights_2 | {3 4 }
	Port: Conv1DMac_new401 : weights12_m_weights_1 | {3 4 }
	Port: Conv1DMac_new401 : weights12_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten : 1
		indvar_flatten_next1 : 1
		StgValue_27 : 2
		exitcond_flatten1 : 1
		nm_mid : 2
		tmp_210_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_886 : 1
		tmp_211_mid : 2
		nm_2 : 3
		tmp_861 : 2
		sf_mid2 : 2
		tmp_979 : 4
		tmp_210_mid1 : 5
		tmp_210_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_183 : 4
		tmp_203 : 3
		StgValue_46 : 4
		sf_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights12_m_weights_4 : 1
		weights12_m_weights_5 : 2
		weights12_m_weights_6 : 1
		weights12_m_weights_7 : 2
		weights12_m_weights_8 : 1
		weights12_m_weights_9 : 2
		weights12_m_weights_10 : 1
		weights12_m_weights_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s_186 : 2
		tmp_980 : 3
		tmp_140 : 3
		tmp_981 : 3
		tmp_982 : 3
		tmp_186 : 4
		tmp_187 : 3
		tmp_188 : 4
		tmp_189 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_983 : 3
		tmp_142 : 3
		tmp_984 : 3
		tmp_985 : 3
		tmp_192 : 4
		tmp_193 : 3
		tmp_194 : 4
		tmp_279_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_986 : 3
		tmp_144 : 3
		tmp_987 : 3
		tmp_988 : 3
		tmp_196 : 4
		tmp_197 : 3
		tmp_198 : 4
		tmp_279_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_989 : 3
		tmp_146 : 3
		tmp_990 : 3
		tmp_991 : 3
		tmp_200 : 4
		tmp_201 : 3
		tmp_202 : 4
		tmp_279_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_s : 3
		p_Val2_23_1 : 3
		p_Val2_23_2 : 3
		p_Val2_23_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_147_fu_838       |    0    |    0    |   273   |
|    mux   |        tmp_148_fu_977       |    0    |    0    |   273   |
|          |       tmp_149_fu_1116       |    0    |    0    |   273   |
|          |       tmp_150_fu_1255       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_293 |    0    |    0    |    32   |
|          |         nm_2_fu_347         |    0    |    0    |    15   |
|          |        tmp_183_fu_407       |    0    |    0    |    21   |
|          |         sf_2_fu_419         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_425  |    0    |    0    |    23   |
|          |         tmp1_fu_750         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_756   |    0    |    0    |    8    |
|          |         tmp2_fu_769         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_775   |    0    |    0    |    8    |
|          |         tmp3_fu_788         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_794   |    0    |    0    |    8    |
|          |         tmp4_fu_807         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_813   |    0    |    0    |    8    |
|          |       p_Val2_s_fu_971       |    0    |    0    |    15   |
|          |     p_Val2_23_1_fu_1110     |    0    |    0    |    15   |
|          |     p_Val2_23_2_fu_1249     |    0    |    0    |    15   |
|          |     p_Val2_23_3_fu_1388     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_186_fu_454     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_524       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_594       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_664       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_287   |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_299  |    0    |    0    |    13   |
|          |        tmp_886_fu_335       |    0    |    0    |    13   |
|   icmp   |        tmp_203_fu_413       |    0    |    0    |    13   |
|          |        tmp_189_fu_514       |    0    |    0    |    11   |
|          |       tmp_279_1_fu_584      |    0    |    0    |    11   |
|          |       tmp_279_2_fu_654      |    0    |    0    |    11   |
|          |       tmp_279_3_fu_724      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_305        |    0    |    0    |    7    |
|          |      tmp_210_mid_fu_313     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_321       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_359       |    0    |    0    |    9    |
|          |     tmp_210_mid2_fu_379     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_387      |    0    |    0    |    6    |
|          |        nm_mid2_fu_395       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_431 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_211_mid_fu_341     |    0    |    0    |    2    |
|          |      qb_assign_2_fu_742     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_761    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_780    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_799    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_861_fu_353       |    0    |    0    |    2    |
|          |        tmp_186_fu_490       |    0    |    0    |    2    |
|    or    |        tmp_192_fu_560       |    0    |    0    |    2    |
|          |        tmp_196_fu_630       |    0    |    0    |    2    |
|          |        tmp_200_fu_700       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_329 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_146      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_152  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_275         |    0    |    0    |    0    |
|          |        tmp_979_fu_367       |    0    |    0    |    0    |
|   trunc  |        tmp_982_fu_486       |    0    |    0    |    0    |
|          |        tmp_985_fu_556       |    0    |    0    |    0    |
|          |        tmp_988_fu_626       |    0    |    0    |    0    |
|          |        tmp_991_fu_696       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_279        |    0    |    0    |    0    |
|          |     tmp_210_mid1_fu_371     |    0    |    0    |    0    |
|          |        tmp_188_fu_506       |    0    |    0    |    0    |
|bitconcatenate|        tmp_194_fu_576       |    0    |    0    |    0    |
|          |        tmp_198_fu_646       |    0    |    0    |    0    |
|          |        tmp_202_fu_716       |    0    |    0    |    0    |
|          |      tmp_V_415_fu_1394      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_403       |    0    |    0    |    0    |
|          |        tmp_184_fu_439       |    0    |    0    |    0    |
|   zext   |        tmp_190_fu_746       |    0    |    0    |    0    |
|          |       tmp_280_1_fu_765      |    0    |    0    |    0    |
|          |       tmp_280_2_fu_784      |    0    |    0    |    0    |
|          |       tmp_280_3_fu_803      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_446      |    0    |    0    |    0    |
|          |      p_0132_cast_fu_450     |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_520    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_590    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_660    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_980_fu_460       |    0    |    0    |    0    |
|          |        tmp_981_fu_478       |    0    |    0    |    0    |
|          |        tmp_983_fu_530       |    0    |    0    |    0    |
| bitselect|        tmp_984_fu_548       |    0    |    0    |    0    |
|          |        tmp_986_fu_600       |    0    |    0    |    0    |
|          |        tmp_987_fu_618       |    0    |    0    |    0    |
|          |        tmp_989_fu_670       |    0    |    0    |    0    |
|          |        tmp_990_fu_688       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_140_fu_468       |    0    |    0    |    0    |
|          |        tmp_187_fu_496       |    0    |    0    |    0    |
|          |        tmp_142_fu_538       |    0    |    0    |    0    |
|partselect|        tmp_193_fu_566       |    0    |    0    |    0    |
|          |        tmp_144_fu_608       |    0    |    0    |    0    |
|          |        tmp_197_fu_636       |    0    |    0    |    0    |
|          |        tmp_146_fu_678       |    0    |    0    |    0    |
|          |        tmp_201_fu_706       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1689  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten_reg_1431   |    1   |
|    indvar_flatten1_reg_211    |   25   |
| indvar_flatten_next1_reg_1435 |   25   |
|  indvar_flatten_next_reg_1467 |   16   |
|     indvar_flatten_reg_222    |   16   |
|  macRegisters_0_V_6_reg_1403  |    8   |
|  macRegisters_1_V_6_reg_1410  |    8   |
|  macRegisters_2_V_6_reg_1417  |    8   |
|  macRegisters_3_V_6_reg_1424  |    8   |
|        nm_mid2_reg_1448       |    7   |
|           nm_reg_233          |    7   |
|       nm_t_mid2_reg_1440      |    6   |
|      p_Val2_23_1_reg_1557     |    8   |
|      p_Val2_23_2_reg_1562     |    8   |
|      p_Val2_23_3_reg_1567     |    8   |
|       p_Val2_s_reg_1552       |    8   |
|         sf_2_reg_1462         |    9   |
|           sf_reg_244          |    9   |
|        tmp_140_reg_1492       |    8   |
|        tmp_142_reg_1507       |    8   |
|        tmp_144_reg_1522       |    8   |
|        tmp_146_reg_1537       |    8   |
|        tmp_183_reg_1453       |   14   |
|        tmp_189_reg_1502       |    1   |
|        tmp_203_reg_1458       |    1   |
|       tmp_279_1_reg_1517      |    1   |
|       tmp_279_2_reg_1532      |    1   |
|       tmp_279_3_reg_1547      |    1   |
|        tmp_981_reg_1497       |    1   |
|        tmp_984_reg_1512       |    1   |
|        tmp_987_reg_1527       |    1   |
|        tmp_990_reg_1542       |    1   |
|weights12_m_weights_10_reg_1487|   14   |
| weights12_m_weights_4_reg_1472|   14   |
| weights12_m_weights_6_reg_1477|   14   |
| weights12_m_weights_8_reg_1482|   14   |
+-------------------------------+--------+
|             Total             |   296  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_166 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1689  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   296  |  1725  |
+-----------+--------+--------+--------+--------+
