Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 28 18:14:39 2021
| Host         : DESKTOP-JVECLPU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.373        0.000                      0                    6        0.254        0.000                      0                    6        7.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.373        0.000                      0                    6        0.254        0.000                      0                    6        7.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.373ns  (required time - arrival time)
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.718ns (44.233%)  route 0.905ns (55.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  Count_reg[2]/Q
                         net (fo=5, routed)           0.905     6.746    ClkOut_OBUF[0]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.045 r  Count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.045    p_0_in[5]
    SLICE_X43Y37         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[5]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.032    25.418    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         25.418    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                 18.373    

Slack (MET) :             18.403ns  (required time - arrival time)
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.593%)  route 0.890ns (54.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  Count_reg[2]/Q
                         net (fo=5, routed)           0.890     6.731    ClkOut_OBUF[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.327     7.058 r  Count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.058    p_0_in[2]
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.075    25.461    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         25.461    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 18.403    

Slack (MET) :             18.526ns  (required time - arrival time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.580ns (39.454%)  route 0.890ns (60.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Count_reg[0]/Q
                         net (fo=6, routed)           0.890     6.768    Count_reg_n_0_[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.892 r  Count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.892    p_0_in[3]
    SLICE_X43Y37         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[3]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031    25.417    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 18.526    

Slack (MET) :             18.526ns  (required time - arrival time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.580ns (39.508%)  route 0.888ns (60.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Count_reg[0]/Q
                         net (fo=6, routed)           0.888     6.766    Count_reg_n_0_[0]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  Count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.890    p_0_in[1]
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.029    25.415    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         25.415    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                 18.526    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.608ns (40.586%)  route 0.890ns (59.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  Count_reg[0]/Q
                         net (fo=6, routed)           0.890     6.768    Count_reg_n_0_[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.152     6.920 r  Count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.920    p_0_in[4]
    SLICE_X43Y37         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[4]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.075    25.461    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         25.461    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.738ns  (required time - arrival time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.101%)  route 0.678ns (53.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.753     5.422    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  Count_reg[0]/Q
                         net (fo=6, routed)           0.678     6.556    Count_reg_n_0_[0]
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.680 r  Count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.680    p_0_in[0]
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  ClkIn (IN)
                         net (fo=0)                   0.000    20.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.575    24.968    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
                         clock pessimism              0.454    25.422    
                         clock uncertainty           -0.035    25.386    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031    25.417    Count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 18.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.226ns (65.275%)  route 0.120ns (34.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Count_reg[4]/Q
                         net (fo=3, routed)           0.120     1.751    ClkOut_OBUF[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.098     1.849 r  Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in[5]
    SLICE_X43Y37         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.595    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Count_reg[1]/Q
                         net (fo=5, routed)           0.179     1.824    Count_reg_n_0_[1]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.042     1.866 r  Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    p_0_in[2]
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[2]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.107     1.610    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Count_reg[1]/Q
                         net (fo=5, routed)           0.181     1.826    Count_reg_n_0_[1]
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.043     1.869 r  Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    p_0_in[4]
    SLICE_X43Y37         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[4]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.107     1.610    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Count_reg[1]/Q
                         net (fo=5, routed)           0.179     1.824    Count_reg_n_0_[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    p_0_in[1]
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.594    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Count_reg[1]/Q
                         net (fo=5, routed)           0.181     1.826    Count_reg_n_0_[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.871 r  Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    p_0_in[3]
    SLICE_X43Y37         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.595    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.591     1.503    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  Count_reg[0]/Q
                         net (fo=6, routed)           0.242     1.886    Count_reg_n_0_[0]
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.931 r  Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    p_0_in[0]
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ClkIn (IN)
                         net (fo=0)                   0.000     0.000    ClkIn
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ClkIn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ClkIn_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ClkIn_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.859     2.018    ClkIn_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  Count_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.595    Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { ClkIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ClkIn_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y37    Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X43Y37    Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X43Y37    Count_reg[3]/C



