vhdl xil_defaultlib  \
"../../../../ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz_sim_netlist.vhdl" \

nosort
