<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART2::ISR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html">USART2</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html">ISR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART2::ISR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt &amp; status register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aae091a36dca5df1a41ccfb6ed1ae4405"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#aae091a36dca5df1a41ccfb6ed1ae4405">REACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 22, 1 &gt;</td></tr>
<tr class="memdesc:aae091a36dca5df1a41ccfb6ed1ae4405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable acknowledge flag.  <a href="#aae091a36dca5df1a41ccfb6ed1ae4405">More...</a><br /></td></tr>
<tr class="separator:aae091a36dca5df1a41ccfb6ed1ae4405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b54149d6da2d1a3034815bec85e3906"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2b54149d6da2d1a3034815bec85e3906">TEACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 21, 1 &gt;</td></tr>
<tr class="memdesc:a2b54149d6da2d1a3034815bec85e3906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable acknowledge flag.  <a href="#a2b54149d6da2d1a3034815bec85e3906">More...</a><br /></td></tr>
<tr class="separator:a2b54149d6da2d1a3034815bec85e3906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3282f022a0579969b60bc7b819589cb0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a3282f022a0579969b60bc7b819589cb0">WUF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 20, 1 &gt;</td></tr>
<tr class="memdesc:a3282f022a0579969b60bc7b819589cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode flag.  <a href="#a3282f022a0579969b60bc7b819589cb0">More...</a><br /></td></tr>
<tr class="separator:a3282f022a0579969b60bc7b819589cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f689bbde23a77020b1c37d7afa84041"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a0f689bbde23a77020b1c37d7afa84041">RWU</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 19, 1 &gt;</td></tr>
<tr class="memdesc:a0f689bbde23a77020b1c37d7afa84041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup from Mute mode.  <a href="#a0f689bbde23a77020b1c37d7afa84041">More...</a><br /></td></tr>
<tr class="separator:a0f689bbde23a77020b1c37d7afa84041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1504e24fffa81aa3023f6a24023e1b15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a1504e24fffa81aa3023f6a24023e1b15">SBKF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 18, 1 &gt;</td></tr>
<tr class="memdesc:a1504e24fffa81aa3023f6a24023e1b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send break flag.  <a href="#a1504e24fffa81aa3023f6a24023e1b15">More...</a><br /></td></tr>
<tr class="separator:a1504e24fffa81aa3023f6a24023e1b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b36fc149f72d31769b46704cb53443"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a43b36fc149f72d31769b46704cb53443">CMF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 17, 1 &gt;</td></tr>
<tr class="memdesc:a43b36fc149f72d31769b46704cb53443"><td class="mdescLeft">&#160;</td><td class="mdescRight">character match flag  <a href="#a43b36fc149f72d31769b46704cb53443">More...</a><br /></td></tr>
<tr class="separator:a43b36fc149f72d31769b46704cb53443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4b4efa1dc87f0a7d45a2b4cb1f1741"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a1a4b4efa1dc87f0a7d45a2b4cb1f1741">BUSY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 16, 1 &gt;</td></tr>
<tr class="memdesc:a1a4b4efa1dc87f0a7d45a2b4cb1f1741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#a1a4b4efa1dc87f0a7d45a2b4cb1f1741">More...</a><br /></td></tr>
<tr class="separator:a1a4b4efa1dc87f0a7d45a2b4cb1f1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e3c0fbc5433c55d9b4eebf4fec966f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a98e3c0fbc5433c55d9b4eebf4fec966f">ABRF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 15, 1 &gt;</td></tr>
<tr class="memdesc:a98e3c0fbc5433c55d9b4eebf4fec966f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate flag.  <a href="#a98e3c0fbc5433c55d9b4eebf4fec966f">More...</a><br /></td></tr>
<tr class="separator:a98e3c0fbc5433c55d9b4eebf4fec966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7938c94cb3681baf8e037de464420a25"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a7938c94cb3681baf8e037de464420a25">ABRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a7938c94cb3681baf8e037de464420a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate error.  <a href="#a7938c94cb3681baf8e037de464420a25">More...</a><br /></td></tr>
<tr class="separator:a7938c94cb3681baf8e037de464420a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b0842d4640499f06c559d686db77c3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a52b0842d4640499f06c559d686db77c3">EOBF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 12, 1 &gt;</td></tr>
<tr class="memdesc:a52b0842d4640499f06c559d686db77c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of block flag.  <a href="#a52b0842d4640499f06c559d686db77c3">More...</a><br /></td></tr>
<tr class="separator:a52b0842d4640499f06c559d686db77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84631997c1eed398eea4d4c9f10eb58f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a84631997c1eed398eea4d4c9f10eb58f">RTOF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 11, 1 &gt;</td></tr>
<tr class="memdesc:a84631997c1eed398eea4d4c9f10eb58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout.  <a href="#a84631997c1eed398eea4d4c9f10eb58f">More...</a><br /></td></tr>
<tr class="separator:a84631997c1eed398eea4d4c9f10eb58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afe210ae64f5021dbac9851cadd368b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a0afe210ae64f5021dbac9851cadd368b">CTS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 10, 1 &gt;</td></tr>
<tr class="memdesc:a0afe210ae64f5021dbac9851cadd368b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS flag.  <a href="#a0afe210ae64f5021dbac9851cadd368b">More...</a><br /></td></tr>
<tr class="separator:a0afe210ae64f5021dbac9851cadd368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b9a328e8773e8e30f75b2e04d775e8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a76b9a328e8773e8e30f75b2e04d775e8">CTSIF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 9, 1 &gt;</td></tr>
<tr class="memdesc:a76b9a328e8773e8e30f75b2e04d775e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS interrupt flag.  <a href="#a76b9a328e8773e8e30f75b2e04d775e8">More...</a><br /></td></tr>
<tr class="separator:a76b9a328e8773e8e30f75b2e04d775e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674378fe0123b6654f16ade2e8e2d000"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a674378fe0123b6654f16ade2e8e2d000">LBDF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 8, 1 &gt;</td></tr>
<tr class="memdesc:a674378fe0123b6654f16ade2e8e2d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection flag.  <a href="#a674378fe0123b6654f16ade2e8e2d000">More...</a><br /></td></tr>
<tr class="separator:a674378fe0123b6654f16ade2e8e2d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e37b803803959c18adceec45d559d4b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2e37b803803959c18adceec45d559d4b">TXE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 7, 1 &gt;</td></tr>
<tr class="memdesc:a2e37b803803959c18adceec45d559d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="#a2e37b803803959c18adceec45d559d4b">More...</a><br /></td></tr>
<tr class="separator:a2e37b803803959c18adceec45d559d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a426ae5edcca58a32f12a1b0b4f1751"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2a426ae5edcca58a32f12a1b0b4f1751">TC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 6, 1 &gt;</td></tr>
<tr class="memdesc:a2a426ae5edcca58a32f12a1b0b4f1751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete.  <a href="#a2a426ae5edcca58a32f12a1b0b4f1751">More...</a><br /></td></tr>
<tr class="separator:a2a426ae5edcca58a32f12a1b0b4f1751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb7c71e7773aa314c58cd44172692a1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#aebb7c71e7773aa314c58cd44172692a1">RXNE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 5, 1 &gt;</td></tr>
<tr class="memdesc:aebb7c71e7773aa314c58cd44172692a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data register not empty.  <a href="#aebb7c71e7773aa314c58cd44172692a1">More...</a><br /></td></tr>
<tr class="separator:aebb7c71e7773aa314c58cd44172692a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04d2523362b17b7f9905f02647ac865"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#ad04d2523362b17b7f9905f02647ac865">IDLE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 4, 1 &gt;</td></tr>
<tr class="memdesc:ad04d2523362b17b7f9905f02647ac865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle line detected.  <a href="#ad04d2523362b17b7f9905f02647ac865">More...</a><br /></td></tr>
<tr class="separator:ad04d2523362b17b7f9905f02647ac865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff0e963eb3bc44f71065f4a421b675f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a5ff0e963eb3bc44f71065f4a421b675f">ORE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 3, 1 &gt;</td></tr>
<tr class="memdesc:a5ff0e963eb3bc44f71065f4a421b675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error.  <a href="#a5ff0e963eb3bc44f71065f4a421b675f">More...</a><br /></td></tr>
<tr class="separator:a5ff0e963eb3bc44f71065f4a421b675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f305ec98ae245d074043ef7c4bc3631"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a9f305ec98ae245d074043ef7c4bc3631">NF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a9f305ec98ae245d074043ef7c4bc3631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise detected flag.  <a href="#a9f305ec98ae245d074043ef7c4bc3631">More...</a><br /></td></tr>
<tr class="separator:a9f305ec98ae245d074043ef7c4bc3631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59d5b2ff7691fffdd6a1ae41421a3ea"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#ab59d5b2ff7691fffdd6a1ae41421a3ea">FE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 1, 1 &gt;</td></tr>
<tr class="memdesc:ab59d5b2ff7691fffdd6a1ae41421a3ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#ab59d5b2ff7691fffdd6a1ae41421a3ea">More...</a><br /></td></tr>
<tr class="separator:ab59d5b2ff7691fffdd6a1ae41421a3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f85f50cd765a246ef71b33c8014421"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#af8f85f50cd765a246ef71b33c8014421">PE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 0, 1 &gt;</td></tr>
<tr class="memdesc:af8f85f50cd765a246ef71b33c8014421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#af8f85f50cd765a246ef71b33c8014421">More...</a><br /></td></tr>
<tr class="separator:af8f85f50cd765a246ef71b33c8014421"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interrupt &amp; status register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aae091a36dca5df1a41ccfb6ed1ae4405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#aae091a36dca5df1a41ccfb6ed1ae4405">STM32LIB::reg::USART2::ISR::REACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive enable acknowledge flag. </p>

</div>
</div>
<a class="anchor" id="a2b54149d6da2d1a3034815bec85e3906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2b54149d6da2d1a3034815bec85e3906">STM32LIB::reg::USART2::ISR::TEACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit enable acknowledge flag. </p>

</div>
</div>
<a class="anchor" id="a3282f022a0579969b60bc7b819589cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a3282f022a0579969b60bc7b819589cb0">STM32LIB::reg::USART2::ISR::WUF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode flag. </p>

</div>
</div>
<a class="anchor" id="a0f689bbde23a77020b1c37d7afa84041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a0f689bbde23a77020b1c37d7afa84041">STM32LIB::reg::USART2::ISR::RWU</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup from Mute mode. </p>

</div>
</div>
<a class="anchor" id="a1504e24fffa81aa3023f6a24023e1b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a1504e24fffa81aa3023f6a24023e1b15">STM32LIB::reg::USART2::ISR::SBKF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send break flag. </p>

</div>
</div>
<a class="anchor" id="a43b36fc149f72d31769b46704cb53443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a43b36fc149f72d31769b46704cb53443">STM32LIB::reg::USART2::ISR::CMF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>character match flag </p>

</div>
</div>
<a class="anchor" id="a1a4b4efa1dc87f0a7d45a2b4cb1f1741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a1a4b4efa1dc87f0a7d45a2b4cb1f1741">STM32LIB::reg::USART2::ISR::BUSY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy flag. </p>

</div>
</div>
<a class="anchor" id="a98e3c0fbc5433c55d9b4eebf4fec966f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a98e3c0fbc5433c55d9b4eebf4fec966f">STM32LIB::reg::USART2::ISR::ABRF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate flag. </p>

</div>
</div>
<a class="anchor" id="a7938c94cb3681baf8e037de464420a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a7938c94cb3681baf8e037de464420a25">STM32LIB::reg::USART2::ISR::ABRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate error. </p>

</div>
</div>
<a class="anchor" id="a52b0842d4640499f06c559d686db77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a52b0842d4640499f06c559d686db77c3">STM32LIB::reg::USART2::ISR::EOBF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of block flag. </p>

</div>
</div>
<a class="anchor" id="a84631997c1eed398eea4d4c9f10eb58f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a84631997c1eed398eea4d4c9f10eb58f">STM32LIB::reg::USART2::ISR::RTOF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout. </p>

</div>
</div>
<a class="anchor" id="a0afe210ae64f5021dbac9851cadd368b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a0afe210ae64f5021dbac9851cadd368b">STM32LIB::reg::USART2::ISR::CTS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS flag. </p>

</div>
</div>
<a class="anchor" id="a76b9a328e8773e8e30f75b2e04d775e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a76b9a328e8773e8e30f75b2e04d775e8">STM32LIB::reg::USART2::ISR::CTSIF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a674378fe0123b6654f16ade2e8e2d000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a674378fe0123b6654f16ade2e8e2d000">STM32LIB::reg::USART2::ISR::LBDF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection flag. </p>

</div>
</div>
<a class="anchor" id="a2e37b803803959c18adceec45d559d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2e37b803803959c18adceec45d559d4b">STM32LIB::reg::USART2::ISR::TXE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register empty. </p>

</div>
</div>
<a class="anchor" id="a2a426ae5edcca58a32f12a1b0b4f1751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a2a426ae5edcca58a32f12a1b0b4f1751">STM32LIB::reg::USART2::ISR::TC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete. </p>

</div>
</div>
<a class="anchor" id="aebb7c71e7773aa314c58cd44172692a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#aebb7c71e7773aa314c58cd44172692a1">STM32LIB::reg::USART2::ISR::RXNE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data register not empty. </p>

</div>
</div>
<a class="anchor" id="ad04d2523362b17b7f9905f02647ac865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#ad04d2523362b17b7f9905f02647ac865">STM32LIB::reg::USART2::ISR::IDLE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Idle line detected. </p>

</div>
</div>
<a class="anchor" id="a5ff0e963eb3bc44f71065f4a421b675f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a5ff0e963eb3bc44f71065f4a421b675f">STM32LIB::reg::USART2::ISR::ORE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun error. </p>

</div>
</div>
<a class="anchor" id="a9f305ec98ae245d074043ef7c4bc3631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#a9f305ec98ae245d074043ef7c4bc3631">STM32LIB::reg::USART2::ISR::NF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise detected flag. </p>

</div>
</div>
<a class="anchor" id="ab59d5b2ff7691fffdd6a1ae41421a3ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#ab59d5b2ff7691fffdd6a1ae41421a3ea">STM32LIB::reg::USART2::ISR::FE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error. </p>

</div>
</div>
<a class="anchor" id="af8f85f50cd765a246ef71b33c8014421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#af8f85f50cd765a246ef71b33c8014421">STM32LIB::reg::USART2::ISR::PE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X4000441C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
