<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="15"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ov7670_vga_0_frame_addr[14]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[13]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[12]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[11]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[10]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[9]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[8]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[7]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[6]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[5]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[4]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[3]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[2]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[1]"/>
        <net name="design_1_i/ov7670_vga_0_frame_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_ov7670_vga_0_frame_addr[17]"/>
        <net name="u_ila_0_ov7670_vga_0_frame_addr[16]"/>
        <net name="u_ila_0_ov7670_vga_0_frame_addr[15]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[17]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[16]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[15]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[14]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[13]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[12]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[11]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[10]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[9]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[8]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[7]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[6]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[5]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[4]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[3]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[2]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[1]"/>
        <net name="design_1_i/finger_detection_0/inst/not_white_reg[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
