// Seed: 2296616667
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    output wire id_9
);
  tri id_11 = id_7;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output logic id_6,
    output wand id_7,
    output wor id_8,
    input uwire id_9,
    input tri id_10,
    input tri id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply1 id_17,
    input tri0 id_18,
    output wand id_19
);
  always id_6 = @(id_18 != 1) 1'b0;
  module_0(
      id_2, id_1, id_2, id_13, id_18, id_2, id_13, id_9, id_2, id_17
  );
endmodule
