<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fft_peripheral.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fft_computer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fft_computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fft_computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fft_computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fft_computer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fft_computer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_computer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fft_computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fft_computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fft_computer.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_computer_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_computer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_computer_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_computer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="output_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="output_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="output_ctrl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="output_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fft_computer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fft_computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_fft_computer_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fft_computer_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fft_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fft_core_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_output_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_output_ctrl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1383916911" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1383916911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384259872" xil_pn:in_ck="6753353936535120140" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384259872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fft_computer.v"/>
      <outfile xil_pn:name="multiplier.v"/>
      <outfile xil_pn:name="output_ctrl.v"/>
      <outfile xil_pn:name="tb_fft_comp.v"/>
      <outfile xil_pn:name="tb_fft_core.v"/>
      <outfile xil_pn:name="tb_output_ctrl.v"/>
    </transform>
    <transform xil_pn:end_ts="1384260453" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7063519135299273050" xil_pn:start_ts="1384260453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384260453" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2873496036869590946" xil_pn:start_ts="1384260453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973995" xil_pn:in_ck="2120093721370049898" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1169204743202341086" xil_pn:start_ts="1383973995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.v"/>
      <outfile xil_pn:name="ipcore_dir/output_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/output_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1384259872" xil_pn:in_ck="6753353936535120140" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384259872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fft_computer.v"/>
      <outfile xil_pn:name="multiplier.v"/>
      <outfile xil_pn:name="output_ctrl.v"/>
      <outfile xil_pn:name="tb_fft_comp.v"/>
      <outfile xil_pn:name="tb_fft_core.v"/>
      <outfile xil_pn:name="tb_output_ctrl.v"/>
    </transform>
    <transform xil_pn:end_ts="1384260470" xil_pn:in_ck="-4124501920278296370" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2840083274912028566" xil_pn:start_ts="1384260453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fft_computer_beh.prj"/>
      <outfile xil_pn:name="tb_fft_computer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1384260471" xil_pn:in_ck="2442421419654803096" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-643063344189175655" xil_pn:start_ts="1384260470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fft_computer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7347904475578308777" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:in_ck="2120093721370049898" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1169204743202341086" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.v"/>
      <outfile xil_pn:name="ipcore_dir/output_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/output_fifo.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2789094733278599899" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:in_ck="7103583674146578440" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973929" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7833556568750072556" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973958" xil_pn:in_ck="-4601668293240677752" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-9044257343985267374" xil_pn:start_ts="1383973929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fft_computer.lso"/>
      <outfile xil_pn:name="fft_computer.ngc"/>
      <outfile xil_pn:name="fft_computer.ngr"/>
      <outfile xil_pn:name="fft_computer.prj"/>
      <outfile xil_pn:name="fft_computer.stx"/>
      <outfile xil_pn:name="fft_computer.syr"/>
      <outfile xil_pn:name="fft_computer.xst"/>
      <outfile xil_pn:name="fft_computer_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1383973958" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7793229155680273328" xil_pn:start_ts="1383973958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383973981" xil_pn:in_ck="5160295393413430554" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3437366386779051866" xil_pn:start_ts="1383973958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fft_computer.bld"/>
      <outfile xil_pn:name="fft_computer.ngd"/>
      <outfile xil_pn:name="fft_computer_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1383973989" xil_pn:in_ck="-8604595211735186475" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="6343818628637911857" xil_pn:start_ts="1383973981">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
