{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714587937633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714587937633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 19:25:33 2024 " "Processing started: Wed May 01 19:25:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714587937633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587937633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587937633 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1714587937908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL " "Found entity 1: Q_TRIAL" {  } { { "Q_TRIAL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_learn_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_learn_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_LEARN_V2 " "Found entity 1: Q_LEARN_V2" {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_Q " "Found entity 1: NEW_Q" {  } { { "NEW_Q.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/NEW_Q.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxq_reward.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxq_reward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAXQ_REWARD " "Found entity 1: MAXQ_REWARD" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_q.sv 1 1 " "Found 1 design units, including 1 entities, in source file init_q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INIT_Q " "Found entity 1: INIT_Q" {  } { { "INIT_Q.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/INIT_Q.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocked_states.sv 1 1 " "Found 1 design units, including 1 entities, in source file blocked_states.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCKED_STATES " "Found entity 1: BLOCKED_STATES" {  } { { "BLOCKED_STATES.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/BLOCKED_STATES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj300_edmonds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj300_edmonds.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJ300_Edmonds " "Found entity 1: PROJ300_Edmonds" {  } { { "PROJ300_Edmonds.v" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL_TB " "Found entity 1: PWM_SERVO_CONTROL_TB" {  } { { "PWM_SERVO_CONTROL_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_pwm_combined_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_PWM_COMBINED_TB " "Found entity 1: ANGLE_PWM_COMBINED_TB" {  } { { "ANGLE_PWM_COMBINED_TB.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_DECODE " "Found entity 1: ANGLE_DECODE" {  } { { "ANGLE_DECODE.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_trial_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_trial_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_TRIAL_EXPLOIT " "Found entity 1: Q_TRIAL_EXPLOIT" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file action_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACTION_EXPLOIT " "Found entity 1: ACTION_EXPLOIT" {  } { { "ACTION_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ACTION_EXPLOIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_exploit.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_exploit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Q_EXPLOIT " "Found entity 1: Q_EXPLOIT" {  } { { "Q_Exploit.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714587942263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714587942283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY " "Pin \"KEY\" not connected" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY\[0\]" "" } { 640 -232 -56 656 "KEY\[1\]" "" } { 672 -232 -56 688 "KEY\[2\]" "" } { 704 -232 -56 720 "KEY\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1714587942283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_LEVEL TOP_LEVEL:inst " "Elaborating entity \"TOP_LEVEL\" for hierarchy \"TOP_LEVEL:inst\"" {  } { { "Top.bdf" "inst" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 224 72 248 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587942283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blocked TOP_LEVEL.sv(29) " "Verilog HDL or VHDL warning at TOP_LEVEL.sv(29): object \"blocked\" assigned a value but never read" {  } { { "TOP_LEVEL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_OUTPUT_UNIT TOP_LEVEL:inst\|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT " "Elaborating entity \"ANGLE_OUTPUT_UNIT\" for hierarchy \"TOP_LEVEL:inst\|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT\"" {  } { { "TOP_LEVEL.sv" "ANGLE_OUTPUT_UNIT" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches ANGLE_OUTPUT_UNIT.sv(23) " "Verilog HDL or VHDL warning at ANGLE_OUTPUT_UNIT.sv(23): object \"switches\" assigned a value but never read" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ANGLE_OUTPUT_UNIT.sv(38) " "Verilog HDL Case Statement warning at ANGLE_OUTPUT_UNIT.sv(38): case item expression never matches the case expression" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "maze_state ANGLE_OUTPUT_UNIT.sv(29) " "Verilog HDL Always Construct warning at ANGLE_OUTPUT_UNIT.sv(29): inferring latch(es) for variable \"maze_state\", which holds its previous value in one or more paths through the always construct" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ANGLE_OUTPUT_UNIT.sv(74) " "Verilog HDL Case Statement information at ANGLE_OUTPUT_UNIT.sv(74): all case item expressions in this case statement are onehot" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[0\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[0\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[1\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[1\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[2\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[2\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[3\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[3\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[4\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[4\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maze_state\[5\] ANGLE_OUTPUT_UNIT.sv(29) " "Inferred latch for \"maze_state\[5\]\" at ANGLE_OUTPUT_UNIT.sv(29)" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|ANGLE_OUTPUT_UNIT:ANGLE_OUTPUT_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_SERVO_CONTROL TOP_LEVEL:inst\|PWM_SERVO_CONTROL:PWM_SERVO_CONTROL " "Elaborating entity \"PWM_SERVO_CONTROL\" for hierarchy \"TOP_LEVEL:inst\|PWM_SERVO_CONTROL:PWM_SERVO_CONTROL\"" {  } { { "TOP_LEVEL.sv" "PWM_SERVO_CONTROL" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PWM_SERVO_CONTROL.sv(41) " "Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(41): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 41 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 "|Top|TOP_LEVEL:inst|PWM_SERVO_CONTROL:PWM_SERVO_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_LEARN_V2 TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2 " "Elaborating entity \"Q_LEARN_V2\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\"" {  } { { "TOP_LEVEL.sv" "Q_LEARN_V2" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587942293 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "new_Q_episodes\[11\] 0 Q_LEARN_V2.sv(23) " "Net \"new_Q_episodes\[11\]\" at Q_LEARN_V2.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714587942833 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done\[1..11\] 0 Q_LEARN_V2.sv(31) " "Net \"done\[1..11\]\" at Q_LEARN_V2.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "Q_LEARN_V2.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714587942833 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q_episodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q_episodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943143 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INIT_Q TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|INIT_Q:INIT_Q " "Elaborating entity \"INIT_Q\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|INIT_Q:INIT_Q\"" {  } { { "Q_LEARN_V2.sv" "INIT_Q" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCKED_STATES TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|BLOCKED_STATES:BLOCKED_STATES " "Elaborating entity \"BLOCKED_STATES\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|BLOCKED_STATES:BLOCKED_STATES\"" {  } { { "Q_LEARN_V2.sv" "BLOCKED_STATES" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAXQ_REWARD TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|MAXQ_REWARD:Q_LEARN\[0\].MAXQ_REWARD_episode " "Elaborating entity \"MAXQ_REWARD\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|MAXQ_REWARD:Q_LEARN\[0\].MAXQ_REWARD_episode\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].MAXQ_REWARD_episode" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done MAXQ_REWARD.sv(24) " "Verilog HDL Always Construct warning at MAXQ_REWARD.sv(24): variable \"done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MAXQ_REWARD.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2|MAXQ_REWARD:Q_LEARN[0].MAXQ_REWARD_episode"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_Q TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|NEW_Q:Q_LEARN\[0\].NEW_Q_episode " "Elaborating entity \"NEW_Q\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|NEW_Q:Q_LEARN\[0\].NEW_Q_episode\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].NEW_Q_episode" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943397 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done NEW_Q.sv(44) " "Verilog HDL Always Construct warning at NEW_Q.sv(44): variable \"done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NEW_Q.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/NEW_Q.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2|NEW_Q:Q_LEARN[0].NEW_Q_episode"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "new_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"new_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_TRIAL TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_TRIAL:Q_LEARN\[0\].Q_TRIAL_episode " "Elaborating entity \"Q_TRIAL\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_TRIAL:Q_LEARN\[0\].Q_TRIAL_episode\"" {  } { { "Q_LEARN_V2.sv" "Q_LEARN\[0\].Q_TRIAL_episode" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done Q_TRIAL.sv(18) " "Verilog HDL Always Construct warning at Q_TRIAL.sv(18): variable \"done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2|Q_TRIAL:Q_LEARN[0].Q_TRIAL_episode"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_EXPLOIT TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT " "Elaborating entity \"Q_EXPLOIT\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT\"" {  } { { "Q_LEARN_V2.sv" "Q_EXPLOIT" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "final_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"final_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACTION_EXPLOIT TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT\|ACTION_EXPLOIT:ACTION_EXPLOIT " "Elaborating entity \"ACTION_EXPLOIT\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT\|ACTION_EXPLOIT:ACTION_EXPLOIT\"" {  } { { "Q_Exploit.sv" "ACTION_EXPLOIT" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_TRIAL_EXPLOIT TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT\|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT " "Elaborating entity \"Q_TRIAL_EXPLOIT\" for hierarchy \"TOP_LEVEL:inst\|Q_LEARN_V2:Q_LEARN_V2\|Q_EXPLOIT:Q_EXPLOIT\|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT\"" {  } { { "Q_Exploit.sv" "Q_TRIAL_EXPLOIT" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done Q_TRIAL_EXPLOIT.sv(20) " "Verilog HDL Always Construct warning at Q_TRIAL_EXPLOIT.sv(20): variable \"done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Q_TRIAL_EXPLOIT.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 "|Top|TOP_LEVEL:inst|Q_LEARN_V2:Q_LEARN_V2|Q_EXPLOIT:Q_EXPLOIT|Q_TRIAL_EXPLOIT:Q_TRIAL_EXPLOIT"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "old_Q " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"old_Q\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TOP_LEVEL:inst\|TIMER:TIMER " "Elaborating entity \"TIMER\" for hierarchy \"TOP_LEVEL:inst\|TIMER:TIMER\"" {  } { { "TOP_LEVEL.sv" "TIMER" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943497 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "TIMER.sv(14) " "Verilog HDL Case Statement warning at TIMER.sv(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714587943507 "|Top|TOP_LEVEL:inst|TIMER:TIMER"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "TIMER.sv(22) " "Verilog HDL Case Statement warning at TIMER.sv(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "TIMER.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714587943507 "|Top|TOP_LEVEL:inst|TIMER:TIMER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_DECODE TOP_LEVEL:inst\|ANGLE_DECODE:ANGLE_DECODE " "Elaborating entity \"ANGLE_DECODE\" for hierarchy \"TOP_LEVEL:inst\|ANGLE_DECODE:ANGLE_DECODE\"" {  } { { "TOP_LEVEL.sv" "ANGLE_DECODE" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943507 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ANGLE_DECODE.sv(20) " "Verilog HDL Case Statement information at ANGLE_DECODE.sv(20): all case item expressions in this case statement are onehot" {  } { { "ANGLE_DECODE.sv" "" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714587943507 "|Top|TOP_LEVEL:inst|ANGLE_DECODE:ANGLE_DECODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7seg TOP_LEVEL:inst\|LED_7seg:LED_7seg " "Elaborating entity \"LED_7seg\" for hierarchy \"TOP_LEVEL:inst\|LED_7seg:LED_7seg\"" {  } { { "TOP_LEVEL.sv" "LED_7seg" { Text "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TOP_LEVEL.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587943507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 256 928 1104 272 "GPIO_0\[3\]" "" } { 296 928 1104 312 "GPIO_0\[5\]" "" } { 336 928 1104 352 "GPIO_0\[7\]" "" } { 216 928 1104 232 "GPIO_0\[1\]" "" } { 424 936 1112 440 "GPIO_0\[2\]" "" } { 464 936 1112 480 "GPIO_0\[4\]" "" } { 504 936 1112 520 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 256 928 1104 272 "GPIO_0\[3\]" "" } { 296 928 1104 312 "GPIO_0\[5\]" "" } { 336 928 1104 352 "GPIO_0\[7\]" "" } { 216 928 1104 232 "GPIO_0\[1\]" "" } { 424 936 1112 440 "GPIO_0\[2\]" "" } { 464 936 1112 480 "GPIO_0\[4\]" "" } { 504 936 1112 520 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 256 928 1104 272 "GPIO_0\[3\]" "" } { 296 928 1104 312 "GPIO_0\[5\]" "" } { 336 928 1104 352 "GPIO_0\[7\]" "" } { 216 928 1104 232 "GPIO_0\[1\]" "" } { 424 936 1112 440 "GPIO_0\[2\]" "" } { 464 936 1112 480 "GPIO_0\[4\]" "" } { 504 936 1112 520 "GPIO_0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 296 312 544 "HEX0\[0\]" "" } { 368 320 336 544 "HEX0\[1\]" "" } { 368 344 360 544 "HEX0\[2\]" "" } { 368 368 384 544 "HEX0\[3\]" "" } { 368 392 408 544 "HEX0\[4\]" "" } { 368 416 432 544 "HEX0\[5\]" "" } { 368 440 456 544 "HEX0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 296 312 544 "HEX0\[0\]" "" } { 368 320 336 544 "HEX0\[1\]" "" } { 368 344 360 544 "HEX0\[2\]" "" } { 368 368 384 544 "HEX0\[3\]" "" } { 368 392 408 544 "HEX0\[4\]" "" } { 368 416 432 544 "HEX0\[5\]" "" } { 368 440 456 544 "HEX0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 480 496 544 "HEX1\[0\]" "" } { 368 504 520 544 "HEX1\[1\]" "" } { 368 528 544 544 "HEX1\[2\]" "" } { 368 552 568 544 "HEX1\[3\]" "" } { 368 576 592 544 "HEX1\[4\]" "" } { 368 600 616 544 "HEX1\[5\]" "" } { 368 624 640 544 "HEX1\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 664 680 544 "HEX2\[0\]" "" } { 368 688 704 544 "HEX2\[1\]" "" } { 368 712 728 544 "HEX2\[2\]" "" } { 368 736 752 544 "HEX2\[3\]" "" } { 368 760 776 544 "HEX2\[4\]" "" } { 368 784 800 544 "HEX2\[5\]" "" } { 368 808 824 544 "HEX2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 664 680 544 "HEX2\[0\]" "" } { 368 688 704 544 "HEX2\[1\]" "" } { 368 712 728 544 "HEX2\[2\]" "" } { 368 736 752 544 "HEX2\[3\]" "" } { 368 760 776 544 "HEX2\[4\]" "" } { 368 784 800 544 "HEX2\[5\]" "" } { 368 808 824 544 "HEX2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 664 680 544 "HEX2\[0\]" "" } { 368 688 704 544 "HEX2\[1\]" "" } { 368 712 728 544 "HEX2\[2\]" "" } { 368 736 752 544 "HEX2\[3\]" "" } { 368 760 776 544 "HEX2\[4\]" "" } { 368 784 800 544 "HEX2\[5\]" "" } { 368 808 824 544 "HEX2\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 488 48 224 504 "HEX3\[0\]" "" } { 512 48 224 528 "HEX3\[1\]" "" } { 536 48 224 552 "HEX3\[2\]" "" } { 560 48 224 576 "HEX3\[3\]" "" } { 584 48 224 600 "HEX3\[4\]" "" } { 608 48 224 624 "HEX3\[5\]" "" } { 632 48 224 648 "HEX3\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 168 928 1104 184 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714587949793 "|Top|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714587949793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714587949833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41688 " "41688 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714587950131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714587950844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714587950844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 -240 -64 232 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 736 -224 -48 752 "RESET_N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 608 -232 -56 624 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714587951327 "|Top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714587951327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714587951337 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714587951337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714587951337 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714587951337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714587951337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5269 " "Peak virtual memory: 5269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714587951559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 19:25:51 2024 " "Processing ended: Wed May 01 19:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714587951559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714587951559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714587951559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714587951559 ""}
