

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Thu Mar  7 10:40:31 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem7
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val"   --->   Operation 2 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val"   --->   Operation 3 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val"   --->   Operation 4 'read' 'func3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val"   --->   Operation 5 'read' 'func7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %opcode_val"   --->   Operation 6 'read' 'opcode_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %op1_val_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %op2_val_read"   --->   Operation 8 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%switch_ln9 = switch i6 %opcode_val_read, void %sw.epilog126, i6 51, void %sw.bb, i6 19, void %sw.bb57" [OP_AL_32I.cpp:9]   --->   Operation 9 'switch' 'switch_ln9' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%switch_ln36 = switch i3 %func3_val_read, void %sw.bb119, i3 0, void %sw.bb59, i3 1, void %sw.bb62, i3 2, void %sw.bb66, i3 3, void %sw.bb82, i3 4, void %sw.bb100, i3 5, void %sw.bb102, i3 6, void %sw.bb117" [OP_AL_32I.cpp:36]   --->   Operation 10 'switch' 'switch_ln36' <Predicate = (opcode_val_read == 19)> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.28ns)   --->   "%rd_val_6 = or i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:49]   --->   Operation 11 'or' 'rd_val_6' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%br_ln49 = br void %sw.epilog126" [OP_AL_32I.cpp:49]   --->   Operation 12 'br' 'br_ln49' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.72>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%switch_ln43 = switch i7 %func7_val_read, void %sw.epilog126, i7 0, void %sw.bb104, i7 32, void %sw.bb110" [OP_AL_32I.cpp:43]   --->   Operation 13 'switch' 'switch_ln43' <Predicate = (opcode_val_read == 19 & func3_val_read == 5)> <Delay = 0.72>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:45]   --->   Operation 14 'trunc' 'trunc_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %trunc_ln45" [OP_AL_32I.cpp:45]   --->   Operation 15 'zext' 'zext_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "%rd_val_16 = ashr i32 %op1_val_read, i32 %zext_ln45" [OP_AL_32I.cpp:45]   --->   Operation 16 'ashr' 'rd_val_16' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %rd_val_16" [OP_AL_32I.cpp:7]   --->   Operation 17 'trunc' 'trunc_ln7_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%br_ln45 = br void %sw.epilog126" [OP_AL_32I.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:44]   --->   Operation 19 'trunc' 'trunc_ln44' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %trunc_ln44" [OP_AL_32I.cpp:44]   --->   Operation 20 'zext' 'zext_ln44' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "%rd_val_15 = lshr i32 %op1_val_read, i32 %zext_ln44" [OP_AL_32I.cpp:44]   --->   Operation 21 'lshr' 'rd_val_15' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %rd_val_15" [OP_AL_32I.cpp:7]   --->   Operation 22 'trunc' 'trunc_ln7_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.72ns)   --->   "%br_ln44 = br void %sw.epilog126" [OP_AL_32I.cpp:44]   --->   Operation 23 'br' 'br_ln44' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 24 [1/1] (0.28ns)   --->   "%rd_val_5 = xor i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:41]   --->   Operation 24 'xor' 'rd_val_5' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%br_ln41 = br void %sw.epilog126" [OP_AL_32I.cpp:41]   --->   Operation 25 'br' 'br_ln41' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.72>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%rd_val_4 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:40]   --->   Operation 26 'icmp' 'rd_val_4' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i1 %rd_val_4" [OP_AL_32I.cpp:7]   --->   Operation 27 'zext' 'zext_ln7_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%br_ln40 = br void %sw.epilog126" [OP_AL_32I.cpp:40]   --->   Operation 28 'br' 'br_ln40' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.72>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%rd_val_3 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:39]   --->   Operation 29 'icmp' 'rd_val_3' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i1 %rd_val_3" [OP_AL_32I.cpp:7]   --->   Operation 30 'zext' 'zext_ln7' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%br_ln39 = br void %sw.epilog126" [OP_AL_32I.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.72>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %op2_val_read" [OP_AL_32I.cpp:38]   --->   Operation 32 'trunc' 'trunc_ln38' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %trunc_ln38" [OP_AL_32I.cpp:38]   --->   Operation 33 'zext' 'zext_ln38' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.18ns)   --->   "%rd_val_2 = shl i32 %op1_val_read, i32 %zext_ln38" [OP_AL_32I.cpp:38]   --->   Operation 34 'shl' 'rd_val_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %rd_val_2" [OP_AL_32I.cpp:7]   --->   Operation 35 'trunc' 'trunc_ln7' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%br_ln38 = br void %sw.epilog126" [OP_AL_32I.cpp:38]   --->   Operation 36 'br' 'br_ln38' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.72>
ST_1 : Operation 37 [1/1] (0.94ns)   --->   "%rd_val_1 = add i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:37]   --->   Operation 37 'add' 'rd_val_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.72ns)   --->   "%br_ln37 = br void %sw.epilog126" [OP_AL_32I.cpp:37]   --->   Operation 38 'br' 'br_ln37' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%rd_val = and i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:50]   --->   Operation 39 'and' 'rd_val' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.72ns)   --->   "%br_ln50 = br void %sw.epilog126" [OP_AL_32I.cpp:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.72>
ST_1 : Operation 41 [1/1] (0.72ns)   --->   "%switch_ln11 = switch i7 %func7_val_read, void %sw.epilog126, i7 0, void %sw.bb2, i7 32, void %sw.bb44" [OP_AL_32I.cpp:11]   --->   Operation 41 'switch' 'switch_ln11' <Predicate = (opcode_val_read == 51)> <Delay = 0.72>
ST_1 : Operation 42 [1/1] (0.72ns)   --->   "%switch_ln26 = switch i3 %func3_val_read, void %sw.epilog126, i3 0, void %sw.bb46, i3 5, void %sw.bb49" [OP_AL_32I.cpp:26]   --->   Operation 42 'switch' 'switch_ln26' <Predicate = (opcode_val_read == 51 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:28]   --->   Operation 43 'bitselect' 'tmp_12' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_12, void %if.end.i, void %if.then.i" [OP_AL_32I.cpp:28]   --->   Operation 44 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%ashr_ln28 = ashr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:28]   --->   Operation 45 'ashr' 'ashr_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_12)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %ashr_ln28" [OP_AL_32I.cpp:28]   --->   Operation 46 'trunc' 'trunc_ln28_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_12)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.72ns)   --->   "%br_ln28 = br void %sw.epilog126" [OP_AL_32I.cpp:28]   --->   Operation 47 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_12)> <Delay = 0.72>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%sub_ln28 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:28]   --->   Operation 48 'sub' 'sub_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_12)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.18ns)   --->   "%shl_ln28 = shl i32 %op1_val_read, i32 %sub_ln28" [OP_AL_32I.cpp:28]   --->   Operation 49 'shl' 'shl_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_12)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %shl_ln28" [OP_AL_32I.cpp:28]   --->   Operation 50 'trunc' 'trunc_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_12)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.72ns)   --->   "%br_ln28 = br void %sw.epilog126" [OP_AL_32I.cpp:28]   --->   Operation 51 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_12)> <Delay = 0.72>
ST_1 : Operation 52 [1/1] (0.94ns)   --->   "%rd_val_14 = sub i31 %empty, i31 %empty_61" [OP_AL_32I.cpp:27]   --->   Operation 52 'sub' 'rd_val_14' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%br_ln27 = br void %sw.epilog126" [OP_AL_32I.cpp:27]   --->   Operation 53 'br' 'br_ln27' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 54 [1/1] (0.69ns)   --->   "%switch_ln13 = switch i3 %func3_val_read, void %sw.bb41, i3 0, void %sw.bb4, i3 1, void %sw.bb6, i3 2, void %sw.bb8, i3 3, void %sw.bb16, i3 4, void %sw.bb33, i3 5, void %sw.bb35, i3 6, void %sw.bb39" [OP_AL_32I.cpp:13]   --->   Operation 54 'switch' 'switch_ln13' <Predicate = (opcode_val_read == 51 & func7_val_read == 0)> <Delay = 0.69>
ST_1 : Operation 55 [1/1] (0.28ns)   --->   "%rd_val_13 = or i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:20]   --->   Operation 55 'or' 'rd_val_13' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.72ns)   --->   "%br_ln20 = br void %sw.epilog126" [OP_AL_32I.cpp:20]   --->   Operation 56 'br' 'br_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:19]   --->   Operation 57 'bitselect' 'tmp_11' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_11, void %if.end.i279, void %if.then.i272" [OP_AL_32I.cpp:19]   --->   Operation 58 'br' 'br_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.18ns)   --->   "%lshr_ln19 = lshr i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:19]   --->   Operation 59 'lshr' 'lshr_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_11)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %lshr_ln19" [OP_AL_32I.cpp:19]   --->   Operation 60 'trunc' 'trunc_ln19_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_11)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%br_ln19 = br void %sw.epilog126" [OP_AL_32I.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_11)> <Delay = 0.72>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%sub_ln19 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:19]   --->   Operation 62 'sub' 'sub_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_11)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.18ns)   --->   "%shl_ln19 = shl i32 %op1_val_read, i32 %sub_ln19" [OP_AL_32I.cpp:19]   --->   Operation 63 'shl' 'shl_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_11)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %shl_ln19" [OP_AL_32I.cpp:19]   --->   Operation 64 'trunc' 'trunc_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_11)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.72ns)   --->   "%br_ln19 = br void %sw.epilog126" [OP_AL_32I.cpp:19]   --->   Operation 65 'br' 'br_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_11)> <Delay = 0.72>
ST_1 : Operation 66 [1/1] (0.28ns)   --->   "%rd_val_12 = xor i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:18]   --->   Operation 66 'xor' 'rd_val_12' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.72ns)   --->   "%br_ln18 = br void %sw.epilog126" [OP_AL_32I.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 68 [1/1] (0.95ns)   --->   "%rd_val_11 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:17]   --->   Operation 68 'icmp' 'rd_val_11' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i1 %rd_val_11" [OP_AL_32I.cpp:7]   --->   Operation 69 'zext' 'zext_ln7_3' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.72ns)   --->   "%br_ln17 = br void %sw.epilog126" [OP_AL_32I.cpp:17]   --->   Operation 70 'br' 'br_ln17' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 71 [1/1] (0.95ns)   --->   "%rd_val_10 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:16]   --->   Operation 71 'icmp' 'rd_val_10' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i1 %rd_val_10" [OP_AL_32I.cpp:7]   --->   Operation 72 'zext' 'zext_ln7_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.72ns)   --->   "%br_ln16 = br void %sw.epilog126" [OP_AL_32I.cpp:16]   --->   Operation 73 'br' 'br_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31" [OP_AL_32I.cpp:15]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp, void %if.else.i, void %if.then.i361" [OP_AL_32I.cpp:15]   --->   Operation 75 'br' 'br_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.18ns)   --->   "%shl_ln15 = shl i32 %op1_val_read, i32 %op2_val_read" [OP_AL_32I.cpp:15]   --->   Operation 76 'shl' 'shl_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i32 %shl_ln15" [OP_AL_32I.cpp:15]   --->   Operation 77 'trunc' 'trunc_ln15_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.72ns)   --->   "%br_ln15 = br void %sw.epilog126" [OP_AL_32I.cpp:15]   --->   Operation 78 'br' 'br_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 0.72>
ST_1 : Operation 79 [1/1] (0.95ns)   --->   "%sub_ln15 = sub i32 0, i32 %op2_val_read" [OP_AL_32I.cpp:15]   --->   Operation 79 'sub' 'sub_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%ashr_ln15 = ashr i32 %op1_val_read, i32 %sub_ln15" [OP_AL_32I.cpp:15]   --->   Operation 80 'ashr' 'ashr_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %ashr_ln15" [OP_AL_32I.cpp:15]   --->   Operation 81 'trunc' 'trunc_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.72ns)   --->   "%br_ln15 = br void %sw.epilog126" [OP_AL_32I.cpp:15]   --->   Operation 82 'br' 'br_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.72>
ST_1 : Operation 83 [1/1] (0.94ns)   --->   "%rd_val_8 = add i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:14]   --->   Operation 83 'add' 'rd_val_8' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.72ns)   --->   "%br_ln14 = br void %sw.epilog126" [OP_AL_32I.cpp:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%rd_val_7 = and i31 %empty_61, i31 %empty" [OP_AL_32I.cpp:21]   --->   Operation 85 'and' 'rd_val_7' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.72ns)   --->   "%br_ln21 = br void %sw.epilog126" [OP_AL_32I.cpp:21]   --->   Operation 86 'br' 'br_ln21' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%rd_val_9 = phi i31 %rd_val, void %sw.bb119, i31 %rd_val_6, void %sw.bb117, i31 %rd_val_5, void %sw.bb100, i31 %zext_ln7_1, void %sw.bb82, i31 %zext_ln7, void %sw.bb66, i31 %trunc_ln7, void %sw.bb62, i31 %rd_val_1, void %sw.bb59, i31 %trunc_ln7_2, void %sw.bb110, i31 %trunc_ln7_1, void %sw.bb104, i31 %rd_val_14, void %sw.bb46, i31 %trunc_ln28, void %if.then.i, i31 %trunc_ln28_1, void %if.end.i, i31 %rd_val_7, void %sw.bb41, i31 %rd_val_13, void %sw.bb39, i31 %rd_val_12, void %sw.bb33, i31 %zext_ln7_3, void %sw.bb16, i31 %zext_ln7_2, void %sw.bb8, i31 %rd_val_8, void %sw.bb4, i31 %trunc_ln19, void %if.then.i272, i31 %trunc_ln19_1, void %if.end.i279, i31 %trunc_ln15, void %if.then.i361, i31 %trunc_ln15_1, void %if.else.i, i31 0, void %entry, i31 0, void %sw.bb, i31 0, void %sw.bb44, i31 0, void %sw.bb102"   --->   Operation 87 'phi' 'rd_val_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%error = phi i1 0, void %sw.bb119, i1 0, void %sw.bb117, i1 0, void %sw.bb100, i1 0, void %sw.bb82, i1 0, void %sw.bb66, i1 0, void %sw.bb62, i1 0, void %sw.bb59, i1 0, void %sw.bb110, i1 0, void %sw.bb104, i1 0, void %sw.bb46, i1 0, void %if.then.i, i1 0, void %if.end.i, i1 0, void %sw.bb41, i1 0, void %sw.bb39, i1 0, void %sw.bb33, i1 0, void %sw.bb16, i1 0, void %sw.bb8, i1 0, void %sw.bb4, i1 0, void %if.then.i272, i1 0, void %if.end.i279, i1 0, void %if.then.i361, i1 0, void %if.else.i, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb44, i1 1, void %sw.bb102"   --->   Operation 88 'phi' 'error' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rd_val_9, i1 %error" [OP_AL_32I.cpp:56]   --->   Operation 89 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln57 = ret i32 %or_ln" [OP_AL_32I.cpp:57]   --->   Operation 90 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opcode_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read    (read          ) [ 00]
op1_val_read    (read          ) [ 00]
func3_val_read  (read          ) [ 01]
func7_val_read  (read          ) [ 01]
opcode_val_read (read          ) [ 01]
empty           (trunc         ) [ 00]
empty_61        (trunc         ) [ 00]
switch_ln9      (switch        ) [ 00]
switch_ln36     (switch        ) [ 00]
rd_val_6        (or            ) [ 00]
br_ln49         (br            ) [ 00]
switch_ln43     (switch        ) [ 00]
trunc_ln45      (trunc         ) [ 00]
zext_ln45       (zext          ) [ 00]
rd_val_16       (ashr          ) [ 00]
trunc_ln7_2     (trunc         ) [ 00]
br_ln45         (br            ) [ 00]
trunc_ln44      (trunc         ) [ 00]
zext_ln44       (zext          ) [ 00]
rd_val_15       (lshr          ) [ 00]
trunc_ln7_1     (trunc         ) [ 00]
br_ln44         (br            ) [ 00]
rd_val_5        (xor           ) [ 00]
br_ln41         (br            ) [ 00]
rd_val_4        (icmp          ) [ 00]
zext_ln7_1      (zext          ) [ 00]
br_ln40         (br            ) [ 00]
rd_val_3        (icmp          ) [ 00]
zext_ln7        (zext          ) [ 00]
br_ln39         (br            ) [ 00]
trunc_ln38      (trunc         ) [ 00]
zext_ln38       (zext          ) [ 00]
rd_val_2        (shl           ) [ 00]
trunc_ln7       (trunc         ) [ 00]
br_ln38         (br            ) [ 00]
rd_val_1        (add           ) [ 00]
br_ln37         (br            ) [ 00]
rd_val          (and           ) [ 00]
br_ln50         (br            ) [ 00]
switch_ln11     (switch        ) [ 00]
switch_ln26     (switch        ) [ 00]
tmp_12          (bitselect     ) [ 01]
br_ln28         (br            ) [ 00]
ashr_ln28       (ashr          ) [ 00]
trunc_ln28_1    (trunc         ) [ 00]
br_ln28         (br            ) [ 00]
sub_ln28        (sub           ) [ 00]
shl_ln28        (shl           ) [ 00]
trunc_ln28      (trunc         ) [ 00]
br_ln28         (br            ) [ 00]
rd_val_14       (sub           ) [ 00]
br_ln27         (br            ) [ 00]
switch_ln13     (switch        ) [ 00]
rd_val_13       (or            ) [ 00]
br_ln20         (br            ) [ 00]
tmp_11          (bitselect     ) [ 01]
br_ln19         (br            ) [ 00]
lshr_ln19       (lshr          ) [ 00]
trunc_ln19_1    (trunc         ) [ 00]
br_ln19         (br            ) [ 00]
sub_ln19        (sub           ) [ 00]
shl_ln19        (shl           ) [ 00]
trunc_ln19      (trunc         ) [ 00]
br_ln19         (br            ) [ 00]
rd_val_12       (xor           ) [ 00]
br_ln18         (br            ) [ 00]
rd_val_11       (icmp          ) [ 00]
zext_ln7_3      (zext          ) [ 00]
br_ln17         (br            ) [ 00]
rd_val_10       (icmp          ) [ 00]
zext_ln7_2      (zext          ) [ 00]
br_ln16         (br            ) [ 00]
tmp             (bitselect     ) [ 01]
br_ln15         (br            ) [ 00]
shl_ln15        (shl           ) [ 00]
trunc_ln15_1    (trunc         ) [ 00]
br_ln15         (br            ) [ 00]
sub_ln15        (sub           ) [ 00]
ashr_ln15       (ashr          ) [ 00]
trunc_ln15      (trunc         ) [ 00]
br_ln15         (br            ) [ 00]
rd_val_8        (add           ) [ 00]
br_ln14         (br            ) [ 00]
rd_val_7        (and           ) [ 00]
br_ln21         (br            ) [ 00]
rd_val_9        (phi           ) [ 00]
error           (phi           ) [ 00]
or_ln           (bitconcatenate) [ 00]
ret_ln57        (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opcode_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcode_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="op2_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="op1_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="func3_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="func7_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="opcode_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opcode_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="rd_val_9_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="86" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_val_9 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="rd_val_9_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="31" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="31" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="4" bw="31" slack="0"/>
<pin id="93" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="1" slack="0"/>
<pin id="95" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="8" bw="1" slack="0"/>
<pin id="97" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="10" bw="31" slack="0"/>
<pin id="99" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="12" bw="31" slack="0"/>
<pin id="101" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="14" bw="31" slack="0"/>
<pin id="103" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="16" bw="31" slack="0"/>
<pin id="105" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="18" bw="31" slack="0"/>
<pin id="107" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="20" bw="31" slack="0"/>
<pin id="109" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="22" bw="31" slack="0"/>
<pin id="111" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="24" bw="31" slack="0"/>
<pin id="113" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="26" bw="31" slack="0"/>
<pin id="115" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="28" bw="31" slack="0"/>
<pin id="117" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="30" bw="1" slack="0"/>
<pin id="119" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="32" bw="1" slack="0"/>
<pin id="121" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="34" bw="31" slack="0"/>
<pin id="123" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="36" bw="31" slack="0"/>
<pin id="125" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="38" bw="31" slack="0"/>
<pin id="127" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="40" bw="31" slack="0"/>
<pin id="129" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="42" bw="31" slack="0"/>
<pin id="131" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="44" bw="1" slack="0"/>
<pin id="133" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="46" bw="1" slack="0"/>
<pin id="135" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="48" bw="1" slack="0"/>
<pin id="137" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="50" bw="1" slack="0"/>
<pin id="139" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="52" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_9/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="error_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="error_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="1" slack="0"/>
<pin id="156" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="8" bw="1" slack="0"/>
<pin id="158" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="10" bw="1" slack="0"/>
<pin id="160" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="12" bw="1" slack="0"/>
<pin id="162" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="14" bw="1" slack="0"/>
<pin id="164" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="16" bw="1" slack="0"/>
<pin id="166" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="18" bw="1" slack="0"/>
<pin id="168" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="20" bw="1" slack="0"/>
<pin id="170" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="22" bw="1" slack="0"/>
<pin id="172" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="24" bw="1" slack="0"/>
<pin id="174" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="26" bw="1" slack="0"/>
<pin id="176" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="28" bw="1" slack="0"/>
<pin id="178" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="30" bw="1" slack="0"/>
<pin id="180" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="32" bw="1" slack="0"/>
<pin id="182" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="34" bw="1" slack="0"/>
<pin id="184" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="36" bw="1" slack="0"/>
<pin id="186" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="38" bw="1" slack="0"/>
<pin id="188" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="40" bw="1" slack="0"/>
<pin id="190" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="42" bw="1" slack="0"/>
<pin id="192" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="44" bw="1" slack="0"/>
<pin id="194" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="46" bw="1" slack="0"/>
<pin id="196" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="48" bw="1" slack="0"/>
<pin id="198" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="50" bw="1" slack="0"/>
<pin id="200" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="52" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="31" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="rd_val_6/1 rd_val_13/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_5/1 rd_val_12/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_4/1 rd_val_11/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_3/1 rd_val_10/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_1/1 rd_val_8/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val/1 rd_val_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 tmp_11/1 tmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/1 sub_ln19/1 sub_ln15/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/1 shl_ln19/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_61_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln45_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln45_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="rd_val_16_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="rd_val_16/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln7_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln44_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln44_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="rd_val_15_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rd_val_15/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln7_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln7_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln38_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln38_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="rd_val_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="ashr_ln28_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln28/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln28_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln28_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="rd_val_14_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_14/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lshr_ln19_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln19/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln19_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln19_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln7_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_3/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln7_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln15_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln15_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="0"/>
<pin id="424" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="ashr_ln15_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln15/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="87" pin=44"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="87" pin=46"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="87" pin=48"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="87" pin=50"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="148" pin=8"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="148" pin=10"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="148" pin=12"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="148" pin=14"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="148" pin=16"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="148" pin=18"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="148" pin=20"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="148" pin=22"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="148" pin=24"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="148" pin=26"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="148" pin=28"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="148" pin=30"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="148" pin=32"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="148" pin=34"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="148" pin=36"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="148" pin=38"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="148" pin=40"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="148" pin=42"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="148" pin=44"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="148" pin=46"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="148" pin=48"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="148" pin=50"/></net>

<net id="232"><net_src comp="228" pin="2"/><net_sink comp="87" pin=2"/></net>

<net id="233"><net_src comp="228" pin="2"/><net_sink comp="87" pin=26"/></net>

<net id="238"><net_src comp="234" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="239"><net_src comp="234" pin="2"/><net_sink comp="87" pin=28"/></net>

<net id="244"><net_src comp="60" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="54" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="54" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="252" pin="2"/><net_sink comp="87" pin=12"/></net>

<net id="257"><net_src comp="252" pin="2"/><net_sink comp="87" pin=34"/></net>

<net id="262"><net_src comp="258" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="263"><net_src comp="258" pin="2"/><net_sink comp="87" pin=24"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="54" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="54" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="60" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="60" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="295"><net_src comp="54" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="303"><net_src comp="54" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="60" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="87" pin=14"/></net>

<net id="322"><net_src comp="54" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="60" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="87" pin=16"/></net>

<net id="341"><net_src comp="240" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="87" pin=6"/></net>

<net id="346"><net_src comp="246" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="87" pin=8"/></net>

<net id="351"><net_src comp="54" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="60" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="87" pin=10"/></net>

<net id="371"><net_src comp="60" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="54" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="87" pin=22"/></net>

<net id="381"><net_src comp="278" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="87" pin=20"/></net>

<net id="387"><net_src comp="284" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="292" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="87" pin=18"/></net>

<net id="394"><net_src comp="60" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="54" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="87" pin=38"/></net>

<net id="404"><net_src comp="278" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="87" pin=36"/></net>

<net id="409"><net_src comp="240" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="87" pin=30"/></net>

<net id="414"><net_src comp="246" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="87" pin=32"/></net>

<net id="420"><net_src comp="60" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="54" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="87" pin=42"/></net>

<net id="431"><net_src comp="60" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="272" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="87" pin=40"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="87" pin="52"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="148" pin="52"/><net_sink comp="438" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : opcode_val | {1 }
	Port: OP_AL_32I : func7_val | {1 }
	Port: OP_AL_32I : func3_val | {1 }
	Port: OP_AL_32I : op1_val | {1 }
	Port: OP_AL_32I : op2_val | {1 }
  - Chain level:
	State 1
		rd_val_6 : 1
		zext_ln45 : 1
		rd_val_16 : 2
		trunc_ln7_2 : 3
		zext_ln44 : 1
		rd_val_15 : 2
		trunc_ln7_1 : 3
		rd_val_5 : 1
		zext_ln7_1 : 1
		zext_ln7 : 1
		zext_ln38 : 1
		rd_val_2 : 2
		trunc_ln7 : 3
		rd_val_1 : 1
		rd_val : 1
		br_ln28 : 1
		trunc_ln28_1 : 1
		shl_ln28 : 1
		trunc_ln28 : 2
		rd_val_14 : 1
		rd_val_13 : 1
		br_ln19 : 1
		trunc_ln19_1 : 1
		shl_ln19 : 1
		trunc_ln19 : 2
		rd_val_12 : 1
		zext_ln7_3 : 1
		zext_ln7_2 : 1
		br_ln15 : 1
		trunc_ln15_1 : 1
		ashr_ln15 : 1
		trunc_ln15 : 2
		rd_val_8 : 1
		rd_val_7 : 1
		rd_val_9 : 4
		error : 1
		or_ln : 5
		ret_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_278         |    0    |   100   |
|    shl   |       rd_val_2_fu_356      |    0    |   100   |
|          |       shl_ln15_fu_416      |    0    |   100   |
|----------|----------------------------|---------|---------|
|          |      rd_val_16_fu_308      |    0    |   100   |
|   ashr   |      ashr_ln28_fu_367      |    0    |   100   |
|          |      ashr_ln15_fu_427      |    0    |   100   |
|----------|----------------------------|---------|---------|
|   lshr   |      rd_val_15_fu_327      |    0    |   100   |
|          |      lshr_ln19_fu_390      |    0    |   100   |
|----------|----------------------------|---------|---------|
|   icmp   |         grp_fu_240         |    0    |    39   |
|          |         grp_fu_246         |    0    |    39   |
|----------|----------------------------|---------|---------|
|    sub   |         grp_fu_272         |    0    |    39   |
|          |      rd_val_14_fu_383      |    0    |    38   |
|----------|----------------------------|---------|---------|
|    add   |         grp_fu_252         |    0    |    38   |
|----------|----------------------------|---------|---------|
|    or    |         grp_fu_228         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    xor   |         grp_fu_234         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    and   |         grp_fu_258         |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |   op2_val_read_read_fu_54  |    0    |    0    |
|          |   op1_val_read_read_fu_60  |    0    |    0    |
|   read   |  func3_val_read_read_fu_66 |    0    |    0    |
|          |  func7_val_read_read_fu_72 |    0    |    0    |
|          | opcode_val_read_read_fu_78 |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         grp_fu_264         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_284        |    0    |    0    |
|          |       empty_61_fu_292      |    0    |    0    |
|          |      trunc_ln45_fu_300     |    0    |    0    |
|          |     trunc_ln7_2_fu_314     |    0    |    0    |
|          |      trunc_ln44_fu_319     |    0    |    0    |
|          |     trunc_ln7_1_fu_333     |    0    |    0    |
|   trunc  |      trunc_ln38_fu_348     |    0    |    0    |
|          |      trunc_ln7_fu_362      |    0    |    0    |
|          |     trunc_ln28_1_fu_373    |    0    |    0    |
|          |      trunc_ln28_fu_378     |    0    |    0    |
|          |     trunc_ln19_1_fu_396    |    0    |    0    |
|          |      trunc_ln19_fu_401     |    0    |    0    |
|          |     trunc_ln15_1_fu_422    |    0    |    0    |
|          |      trunc_ln15_fu_433     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln45_fu_304      |    0    |    0    |
|          |      zext_ln44_fu_323      |    0    |    0    |
|          |      zext_ln7_1_fu_338     |    0    |    0    |
|   zext   |       zext_ln7_fu_343      |    0    |    0    |
|          |      zext_ln38_fu_352      |    0    |    0    |
|          |      zext_ln7_3_fu_406     |    0    |    0    |
|          |      zext_ln7_2_fu_411     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_438        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1086  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| error_reg_145 |    1   |
|rd_val_9_reg_84|   31   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1086  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |  1086  |
+-----------+--------+--------+
