

================================================================
== Vitis HLS Report for 'dense_layer_2'
================================================================
* Date:           Fri Dec 12 15:02:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     6413|     6413|  64.130 us|  64.130 us|  6402|  6402|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_36_2  |     6411|     6411|        14|          2|          1|  3200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.36>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%popcount_sum = alloca i32 1" [bnn.cpp:33]   --->   Operation 17 'alloca' 'popcount_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [bnn.cpp:36]   --->   Operation 18 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [bnn.cpp:32]   --->   Operation 19 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [bnn.cpp:23]   --->   Operation 22 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32 2, i32 63" [bnn.cpp:23]   --->   Operation 23 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [bnn.cpp:23]   --->   Operation 24 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [bnn.cpp:23]   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln32 = store i8 0, i8 %n" [bnn.cpp:32]   --->   Operation 27 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 0, i5 %w" [bnn.cpp:36]   --->   Operation 28 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %popcount_sum" [bnn.cpp:33]   --->   Operation 29 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [bnn.cpp:32]   --->   Operation 30 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [bnn.cpp:32]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%icmp_ln32 = icmp_eq  i12 %indvar_flatten_load, i12 3200" [bnn.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln32 = add i12 %indvar_flatten_load, i12 1" [bnn.cpp:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc23, void %for.end25" [bnn.cpp:32]   --->   Operation 34 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [bnn.cpp:36]   --->   Operation 35 'load' 'w_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_eq  i5 %w_load, i5 25" [bnn.cpp:36]   --->   Operation 36 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln36, i5 0, i5 %w_load" [bnn.cpp:32]   --->   Operation 37 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%first_iter_0 = icmp_eq  i5 %select_ln32, i5 0" [bnn.cpp:32]   --->   Operation 38 'icmp' 'first_iter_0' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %first_iter_0, void %for.body4.split_ifconv, void %for.first.iter.for.body4" [bnn.cpp:36]   --->   Operation 39 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln32 = store i12 %add_ln32, i12 %indvar_flatten" [bnn.cpp:32]   --->   Operation 40 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 41 'readreq' 'empty' <Predicate = (!icmp_ln32 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %select_ln32, i5 1" [bnn.cpp:36]   --->   Operation 42 'add' 'add_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%icmp_ln36_1 = icmp_eq  i5 %add_ln36, i5 25" [bnn.cpp:36]   --->   Operation 43 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %new.latch.for.body4.split_ifconv, void %last.iter.for.body4.split_ifconv" [bnn.cpp:36]   --->   Operation 44 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %w" [bnn.cpp:36]   --->   Operation 45 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 46 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 47 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 47 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 48 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 49 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [bnn.cpp:32]   --->   Operation 50 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln32_1 = add i8 %n_load, i8 1" [bnn.cpp:32]   --->   Operation 51 'add' 'add_ln32_1' <Predicate = (icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln32_2 = select i1 %icmp_ln36, i8 %add_ln32_1, i8 %n_load" [bnn.cpp:32]   --->   Operation 52 'select' 'select_ln32_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 53 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %select_ln32_2" [bnn.cpp:32]   --->   Operation 54 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln32_2" [bnn.cpp:36]   --->   Operation 55 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln36 = mul i12 %zext_ln36, i12 25" [bnn.cpp:36]   --->   Operation 56 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln32" [bnn.cpp:52]   --->   Operation 57 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln32 = store i8 %select_ln32_2, i8 %n" [bnn.cpp:32]   --->   Operation 58 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 59 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln36 = mul i12 %zext_ln36, i12 25" [bnn.cpp:36]   --->   Operation 60 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 61 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25" [bnn.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body4.split_ifconv" [bnn.cpp:36]   --->   Operation 62 'br' 'br_ln36' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln36 = mul i12 %zext_ln36, i12 25" [bnn.cpp:36]   --->   Operation 63 'mul' 'mul_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %select_ln32" [bnn.cpp:36]   --->   Operation 64 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln37 = add i12 %zext_ln36_1, i12 %mul_ln36" [bnn.cpp:37]   --->   Operation 65 'add' 'add_ln37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 66 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:37]   --->   Operation 66 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 67 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln37 = add i12 %zext_ln36_1, i12 %mul_ln36" [bnn.cpp:37]   --->   Operation 67 'add' 'add_ln37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %add_ln37" [bnn.cpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%golden_w1_addr = getelementptr i32 %golden_w1, i64 0, i64 %zext_ln37" [bnn.cpp:37]   --->   Operation 69 'getelementptr' 'golden_w1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (3.25ns)   --->   "%golden_w1_load = load i12 %golden_w1_addr" [bnn.cpp:37]   --->   Operation 70 'load' 'golden_w1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3200> <ROM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 71 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 72 [1/2] ( I:3.25ns O:3.25ns )   --->   "%golden_w1_load = load i12 %golden_w1_addr" [bnn.cpp:37]   --->   Operation 72 'load' 'golden_w1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3200> <ROM>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_30)   --->   "%bit_sel3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 16" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 73 'bitselect' 'bit_sel3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_30)   --->   "%xor_ln18 = xor i1 %bit_sel3, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 74 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_30)   --->   "%trunc_ln18_2 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 75 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_30)   --->   "%xor_ln18_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %xor_ln18, i16 %trunc_ln18_2" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 76 'bitconcatenate' 'xor_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_30)   --->   "%trunc_ln18_3 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 77 'trunc' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_29)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 17" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 78 'bitselect' 'bit_sel4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_29)   --->   "%xor_ln18_32 = xor i1 %bit_sel4, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 79 'xor' 'xor_ln18_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_29)   --->   "%trunc_ln18_4 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 80 'trunc' 'trunc_ln18_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_29)   --->   "%xor_ln18_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %xor_ln18_32, i17 %trunc_ln18_4" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 81 'bitconcatenate' 'xor_ln18_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_29)   --->   "%trunc_ln18_5 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 82 'trunc' 'trunc_ln18_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_28)   --->   "%bit_sel6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 18" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 83 'bitselect' 'bit_sel6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_28)   --->   "%xor_ln18_33 = xor i1 %bit_sel6, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 84 'xor' 'xor_ln18_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_28)   --->   "%trunc_ln18_6 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 85 'trunc' 'trunc_ln18_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_28)   --->   "%xor_ln18_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %xor_ln18_33, i18 %trunc_ln18_6" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 86 'bitconcatenate' 'xor_ln18_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_28)   --->   "%trunc_ln18_7 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 87 'trunc' 'trunc_ln18_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_27)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 19" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 88 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_27)   --->   "%xor_ln18_34 = xor i1 %bit_sel7, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 89 'xor' 'xor_ln18_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_27)   --->   "%trunc_ln18_8 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 90 'trunc' 'trunc_ln18_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_27)   --->   "%xor_ln18_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 %xor_ln18_34, i19 %trunc_ln18_8" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 91 'bitconcatenate' 'xor_ln18_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_27)   --->   "%trunc_ln18_9 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 92 'trunc' 'trunc_ln18_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_26)   --->   "%bit_sel9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 20" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 93 'bitselect' 'bit_sel9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_26)   --->   "%xor_ln18_35 = xor i1 %bit_sel9, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 94 'xor' 'xor_ln18_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_26)   --->   "%trunc_ln18_10 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 95 'trunc' 'trunc_ln18_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_26)   --->   "%xor_ln18_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i20, i1 %xor_ln18_35, i20 %trunc_ln18_10" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 96 'bitconcatenate' 'xor_ln18_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_26)   --->   "%trunc_ln18_11 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 97 'trunc' 'trunc_ln18_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_25)   --->   "%bit_sel10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 21" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 98 'bitselect' 'bit_sel10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_25)   --->   "%xor_ln18_36 = xor i1 %bit_sel10, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 99 'xor' 'xor_ln18_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_25)   --->   "%trunc_ln18_12 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 100 'trunc' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_25)   --->   "%xor_ln18_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i21, i1 %xor_ln18_36, i21 %trunc_ln18_12" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 101 'bitconcatenate' 'xor_ln18_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_25)   --->   "%trunc_ln18_13 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 102 'trunc' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_24)   --->   "%bit_sel12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 22" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 103 'bitselect' 'bit_sel12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_24)   --->   "%xor_ln18_37 = xor i1 %bit_sel12, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 104 'xor' 'xor_ln18_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_24)   --->   "%trunc_ln18_14 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 105 'trunc' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_24)   --->   "%xor_ln18_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 %xor_ln18_37, i22 %trunc_ln18_14" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 106 'bitconcatenate' 'xor_ln18_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_24)   --->   "%trunc_ln18_15 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 107 'trunc' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_23)   --->   "%bit_sel13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 23" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 108 'bitselect' 'bit_sel13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_23)   --->   "%xor_ln18_38 = xor i1 %bit_sel13, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 109 'xor' 'xor_ln18_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_23)   --->   "%trunc_ln18_16 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 110 'trunc' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_23)   --->   "%xor_ln18_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 %xor_ln18_38, i23 %trunc_ln18_16" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 111 'bitconcatenate' 'xor_ln18_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_23)   --->   "%trunc_ln18_17 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 112 'trunc' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_22)   --->   "%bit_sel15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 24" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 113 'bitselect' 'bit_sel15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_22)   --->   "%xor_ln18_39 = xor i1 %bit_sel15, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 114 'xor' 'xor_ln18_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_22)   --->   "%trunc_ln18_18 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 115 'trunc' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_22)   --->   "%xor_ln18_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %xor_ln18_39, i24 %trunc_ln18_18" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 116 'bitconcatenate' 'xor_ln18_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_22)   --->   "%trunc_ln18_19 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 117 'trunc' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_21)   --->   "%bit_sel16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 25" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 118 'bitselect' 'bit_sel16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_21)   --->   "%xor_ln18_40 = xor i1 %bit_sel16, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 119 'xor' 'xor_ln18_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_21)   --->   "%trunc_ln18_20 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 120 'trunc' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_21)   --->   "%xor_ln18_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 %xor_ln18_40, i25 %trunc_ln18_20" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 121 'bitconcatenate' 'xor_ln18_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_21)   --->   "%trunc_ln18_21 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 122 'trunc' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_20)   --->   "%bit_sel18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 26" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 123 'bitselect' 'bit_sel18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_20)   --->   "%xor_ln18_41 = xor i1 %bit_sel18, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 124 'xor' 'xor_ln18_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_20)   --->   "%trunc_ln18_22 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 125 'trunc' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_20)   --->   "%xor_ln18_10 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i1.i26, i1 %xor_ln18_41, i26 %trunc_ln18_22" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 126 'bitconcatenate' 'xor_ln18_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_20)   --->   "%trunc_ln18_23 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 127 'trunc' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_19)   --->   "%bit_sel19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 27" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 128 'bitselect' 'bit_sel19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_19)   --->   "%xor_ln18_42 = xor i1 %bit_sel19, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 129 'xor' 'xor_ln18_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_19)   --->   "%trunc_ln18_24 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 130 'trunc' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_19)   --->   "%xor_ln18_11 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln18_42, i27 %trunc_ln18_24" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 131 'bitconcatenate' 'xor_ln18_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_19)   --->   "%trunc_ln18_25 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 132 'trunc' 'trunc_ln18_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_18)   --->   "%bit_sel21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 28" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 133 'bitselect' 'bit_sel21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_18)   --->   "%xor_ln18_43 = xor i1 %bit_sel21, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 134 'xor' 'xor_ln18_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_18)   --->   "%trunc_ln18_26 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 135 'trunc' 'trunc_ln18_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_18)   --->   "%xor_ln18_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i28, i1 %xor_ln18_43, i28 %trunc_ln18_26" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 136 'bitconcatenate' 'xor_ln18_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_18)   --->   "%trunc_ln18_27 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 137 'trunc' 'trunc_ln18_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_17)   --->   "%bit_sel22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 29" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 138 'bitselect' 'bit_sel22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_17)   --->   "%xor_ln18_44 = xor i1 %bit_sel22, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 139 'xor' 'xor_ln18_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_17)   --->   "%trunc_ln18_28 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 140 'trunc' 'trunc_ln18_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_17)   --->   "%xor_ln18_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i29, i1 %xor_ln18_44, i29 %trunc_ln18_28" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 141 'bitconcatenate' 'xor_ln18_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_17)   --->   "%trunc_ln18_29 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 142 'trunc' 'trunc_ln18_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_16)   --->   "%bit_sel24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 30" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 143 'bitselect' 'bit_sel24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_16)   --->   "%xor_ln18_45 = xor i1 %bit_sel24, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 144 'xor' 'xor_ln18_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_16)   --->   "%trunc_ln18_30 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 145 'trunc' 'trunc_ln18_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_16)   --->   "%xor_ln18_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %xor_ln18_45, i30 %trunc_ln18_30" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 146 'bitconcatenate' 'xor_ln18_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_16)   --->   "%trunc_ln18_31 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 147 'trunc' 'trunc_ln18_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%bit_sel25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 148 'bitselect' 'bit_sel25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln18_46 = xor i1 %bit_sel25, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 149 'xor' 'xor_ln18_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln18_15 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln18_46, i1 %trunc_ln18" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 150 'bitconcatenate' 'xor_ln18_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%trunc_ln18_32 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 151 'trunc' 'trunc_ln18_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%bit_sel27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 2" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 152 'bitselect' 'bit_sel27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln18_47 = xor i1 %bit_sel27, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 153 'xor' 'xor_ln18_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%trunc_ln18_33 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 154 'trunc' 'trunc_ln18_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln18_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln18_47, i2 %trunc_ln18_33" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 155 'bitconcatenate' 'xor_ln18_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%trunc_ln18_34 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 156 'trunc' 'trunc_ln18_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%bit_sel28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 3" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 157 'bitselect' 'bit_sel28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln18_48 = xor i1 %bit_sel28, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 158 'xor' 'xor_ln18_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%trunc_ln18_35 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 159 'trunc' 'trunc_ln18_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln18_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln18_48, i3 %trunc_ln18_35" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 160 'bitconcatenate' 'xor_ln18_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%trunc_ln18_36 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 161 'trunc' 'trunc_ln18_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%bit_sel30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 4" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 162 'bitselect' 'bit_sel30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln18_49 = xor i1 %bit_sel30, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 163 'xor' 'xor_ln18_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%trunc_ln18_37 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 164 'trunc' 'trunc_ln18_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln18_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln18_49, i4 %trunc_ln18_37" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 165 'bitconcatenate' 'xor_ln18_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%trunc_ln18_38 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 166 'trunc' 'trunc_ln18_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%bit_sel29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 5" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 167 'bitselect' 'bit_sel29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln18_50 = xor i1 %bit_sel29, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 168 'xor' 'xor_ln18_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%trunc_ln18_39 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 169 'trunc' 'trunc_ln18_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln18_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln18_50, i5 %trunc_ln18_39" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 170 'bitconcatenate' 'xor_ln18_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%trunc_ln18_40 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 171 'trunc' 'trunc_ln18_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%bit_sel26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 6" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 172 'bitselect' 'bit_sel26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln18_51 = xor i1 %bit_sel26, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 173 'xor' 'xor_ln18_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%trunc_ln18_41 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 174 'trunc' 'trunc_ln18_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln18_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %xor_ln18_51, i6 %trunc_ln18_41" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 175 'bitconcatenate' 'xor_ln18_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%trunc_ln18_42 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 176 'trunc' 'trunc_ln18_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%bit_sel23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 7" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 177 'bitselect' 'bit_sel23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln18_52 = xor i1 %bit_sel23, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 178 'xor' 'xor_ln18_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%trunc_ln18_43 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 179 'trunc' 'trunc_ln18_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln18_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln18_52, i7 %trunc_ln18_43" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 180 'bitconcatenate' 'xor_ln18_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%trunc_ln18_44 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 181 'trunc' 'trunc_ln18_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%bit_sel20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 8" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 182 'bitselect' 'bit_sel20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%xor_ln18_53 = xor i1 %bit_sel20, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 183 'xor' 'xor_ln18_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%trunc_ln18_45 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 184 'trunc' 'trunc_ln18_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%xor_ln18_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln18_53, i8 %trunc_ln18_45" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 185 'bitconcatenate' 'xor_ln18_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%trunc_ln18_46 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 186 'trunc' 'trunc_ln18_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%bit_sel17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 9" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 187 'bitselect' 'bit_sel17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln18_54 = xor i1 %bit_sel17, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 188 'xor' 'xor_ln18_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%trunc_ln18_47 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 189 'trunc' 'trunc_ln18_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln18_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln18_54, i9 %trunc_ln18_47" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 190 'bitconcatenate' 'xor_ln18_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%trunc_ln18_48 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 191 'trunc' 'trunc_ln18_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%bit_sel14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 10" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 192 'bitselect' 'bit_sel14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln18_55 = xor i1 %bit_sel14, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 193 'xor' 'xor_ln18_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%trunc_ln18_49 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 194 'trunc' 'trunc_ln18_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln18_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %xor_ln18_55, i10 %trunc_ln18_49" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 195 'bitconcatenate' 'xor_ln18_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%trunc_ln18_50 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 196 'trunc' 'trunc_ln18_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%bit_sel11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 11" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 197 'bitselect' 'bit_sel11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln18_56 = xor i1 %bit_sel11, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 198 'xor' 'xor_ln18_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%trunc_ln18_51 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 199 'trunc' 'trunc_ln18_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln18_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %xor_ln18_56, i11 %trunc_ln18_51" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 200 'bitconcatenate' 'xor_ln18_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%trunc_ln18_52 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 201 'trunc' 'trunc_ln18_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%bit_sel8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 12" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 202 'bitselect' 'bit_sel8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln18_57 = xor i1 %bit_sel8, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 203 'xor' 'xor_ln18_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%trunc_ln18_53 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 204 'trunc' 'trunc_ln18_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln18_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %xor_ln18_57, i12 %trunc_ln18_53" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 205 'bitconcatenate' 'xor_ln18_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%trunc_ln18_54 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 206 'trunc' 'trunc_ln18_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%bit_sel5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 13" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 207 'bitselect' 'bit_sel5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln18_58 = xor i1 %bit_sel5, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 208 'xor' 'xor_ln18_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%trunc_ln18_55 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 209 'trunc' 'trunc_ln18_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln18_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %xor_ln18_58, i13 %trunc_ln18_55" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 210 'bitconcatenate' 'xor_ln18_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%trunc_ln18_56 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 211 'trunc' 'trunc_ln18_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 14" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 212 'bitselect' 'bit_sel2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln18_59 = xor i1 %bit_sel2, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 213 'xor' 'xor_ln18_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%trunc_ln18_57 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 214 'trunc' 'trunc_ln18_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln18_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i14, i1 %xor_ln18_59, i14 %trunc_ln18_57" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 215 'bitconcatenate' 'xor_ln18_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%trunc_ln18_58 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 216 'trunc' 'trunc_ln18_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 15" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 217 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln18_60 = xor i1 %bit_sel, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 218 'xor' 'xor_ln18_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%trunc_ln18_59 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 219 'trunc' 'trunc_ln18_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln18_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln18_60, i15 %trunc_ln18_59" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 220 'bitconcatenate' 'xor_ln18_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%trunc_ln18_60 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 221 'trunc' 'trunc_ln18_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln47)   --->   "%xor_ln18_31 = xor i1 %trunc_ln18, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 222 'xor' 'xor_ln18_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln47)   --->   "%trunc_ln18_61 = trunc i32 %golden_w1_load" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 223 'trunc' 'trunc_ln18_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln47)   --->   "%xor_ln37 = xor i1 %trunc_ln18_61, i1 %xor_ln18_31" [bnn.cpp:37]   --->   Operation 224 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln37_1 = xor i16 %trunc_ln18_60, i16 %xor_ln18_29" [bnn.cpp:37]   --->   Operation 225 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln37_2 = xor i15 %trunc_ln18_58, i15 %xor_ln18_28" [bnn.cpp:37]   --->   Operation 226 'xor' 'xor_ln37_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln37_3 = xor i14 %trunc_ln18_56, i14 %xor_ln18_27" [bnn.cpp:37]   --->   Operation 227 'xor' 'xor_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln37_4 = xor i13 %trunc_ln18_54, i13 %xor_ln18_26" [bnn.cpp:37]   --->   Operation 228 'xor' 'xor_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln37_5 = xor i12 %trunc_ln18_52, i12 %xor_ln18_25" [bnn.cpp:37]   --->   Operation 229 'xor' 'xor_ln37_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln37_6 = xor i11 %trunc_ln18_50, i11 %xor_ln18_24" [bnn.cpp:37]   --->   Operation 230 'xor' 'xor_ln37_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%xor_ln37_7 = xor i10 %trunc_ln18_48, i10 %xor_ln18_23" [bnn.cpp:37]   --->   Operation 231 'xor' 'xor_ln37_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%xor_ln37_8 = xor i9 %trunc_ln18_46, i9 %xor_ln18_22" [bnn.cpp:37]   --->   Operation 232 'xor' 'xor_ln37_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%xor_ln37_9 = xor i8 %trunc_ln18_44, i8 %xor_ln18_21" [bnn.cpp:37]   --->   Operation 233 'xor' 'xor_ln37_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%xor_ln37_10 = xor i7 %trunc_ln18_42, i7 %xor_ln18_20" [bnn.cpp:37]   --->   Operation 234 'xor' 'xor_ln37_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln37_11 = xor i6 %trunc_ln18_40, i6 %xor_ln18_19" [bnn.cpp:37]   --->   Operation 235 'xor' 'xor_ln37_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%xor_ln37_12 = xor i5 %trunc_ln18_38, i5 %xor_ln18_18" [bnn.cpp:37]   --->   Operation 236 'xor' 'xor_ln37_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%xor_ln37_13 = xor i4 %trunc_ln18_36, i4 %xor_ln18_17" [bnn.cpp:37]   --->   Operation 237 'xor' 'xor_ln37_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%xor_ln37_14 = xor i3 %trunc_ln18_34, i3 %xor_ln18_16" [bnn.cpp:37]   --->   Operation 238 'xor' 'xor_ln37_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%xor_ln37_15 = xor i2 %trunc_ln18_32, i2 %xor_ln18_15" [bnn.cpp:37]   --->   Operation 239 'xor' 'xor_ln37_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln37_16 = xor i31 %trunc_ln18_31, i31 %xor_ln18_14" [bnn.cpp:37]   --->   Operation 240 'xor' 'xor_ln37_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln37_17 = xor i30 %trunc_ln18_29, i30 %xor_ln18_13" [bnn.cpp:37]   --->   Operation 241 'xor' 'xor_ln37_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln37_18 = xor i29 %trunc_ln18_27, i29 %xor_ln18_12" [bnn.cpp:37]   --->   Operation 242 'xor' 'xor_ln37_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln37_19 = xor i28 %trunc_ln18_25, i28 %xor_ln18_11" [bnn.cpp:37]   --->   Operation 243 'xor' 'xor_ln37_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (1.00ns) (out node of the LUT)   --->   "%xor_ln37_20 = xor i27 %trunc_ln18_23, i27 %xor_ln18_10" [bnn.cpp:37]   --->   Operation 244 'xor' 'xor_ln37_20' <Predicate = true> <Delay = 1.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (1.01ns) (out node of the LUT)   --->   "%xor_ln37_21 = xor i26 %trunc_ln18_21, i26 %xor_ln18_s" [bnn.cpp:37]   --->   Operation 245 'xor' 'xor_ln37_21' <Predicate = true> <Delay = 1.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (1.02ns) (out node of the LUT)   --->   "%xor_ln37_22 = xor i25 %trunc_ln18_19, i25 %xor_ln18_9" [bnn.cpp:37]   --->   Operation 246 'xor' 'xor_ln37_22' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln37_23 = xor i24 %trunc_ln18_17, i24 %xor_ln18_8" [bnn.cpp:37]   --->   Operation 247 'xor' 'xor_ln37_23' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln37_24 = xor i23 %trunc_ln18_15, i23 %xor_ln18_7" [bnn.cpp:37]   --->   Operation 248 'xor' 'xor_ln37_24' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln37_25 = xor i22 %trunc_ln18_13, i22 %xor_ln18_6" [bnn.cpp:37]   --->   Operation 249 'xor' 'xor_ln37_25' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln37_26 = xor i21 %trunc_ln18_11, i21 %xor_ln18_5" [bnn.cpp:37]   --->   Operation 250 'xor' 'xor_ln37_26' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln37_27 = xor i20 %trunc_ln18_9, i20 %xor_ln18_4" [bnn.cpp:37]   --->   Operation 251 'xor' 'xor_ln37_27' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (1.02ns) (out node of the LUT)   --->   "%xor_ln37_28 = xor i19 %trunc_ln18_7, i19 %xor_ln18_3" [bnn.cpp:37]   --->   Operation 252 'xor' 'xor_ln37_28' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (1.01ns) (out node of the LUT)   --->   "%xor_ln37_29 = xor i18 %trunc_ln18_5, i18 %xor_ln18_2" [bnn.cpp:37]   --->   Operation 253 'xor' 'xor_ln37_29' <Predicate = true> <Delay = 1.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (1.00ns) (out node of the LUT)   --->   "%xor_ln37_30 = xor i17 %trunc_ln18_3, i17 %xor_ln18_1" [bnn.cpp:37]   --->   Operation 254 'xor' 'xor_ln37_30' <Predicate = true> <Delay = 1.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln37_30, i32 16" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 255 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i1 %tmp" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 256 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln37_29, i32 17" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 257 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln37_28, i32 18" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 258 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln37_27, i32 19" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 259 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln37_26, i32 20" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 260 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln37_25, i32 21" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 261 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln37_24, i32 22" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 262 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln37_23, i32 23" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 263 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln37_22, i32 24" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 264 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln37_21, i32 25" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 265 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln37_20, i32 26" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 266 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln37_19, i32 27" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 267 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln37_18, i32 28" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 268 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln37_17, i32 29" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 269 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln37_16, i32 30" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 270 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln37_15, i32 1" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 271 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln37_14, i32 2" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 272 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln37_13, i32 3" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 273 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln37_12, i32 4" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 274 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln37_11, i32 5" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 275 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln37_10, i32 6" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 276 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln37_9, i32 7" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 277 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln37_8, i32 8" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 278 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %xor_ln37_7, i32 9" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 279 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xor_ln37_6, i32 10" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 280 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %xor_ln37_5, i32 11" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 281 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %xor_ln37_4, i32 12" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 282 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %xor_ln37_3, i32 13" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 283 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %xor_ln37_2, i32 14" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 284 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln37_1, i32 15" [bnn.cpp:47]   --->   Operation 285 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%zext_ln47 = zext i1 %tmp_24" [bnn.cpp:47]   --->   Operation 286 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%zext_ln47_1 = zext i1 %tmp_20" [bnn.cpp:47]   --->   Operation 287 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%zext_ln47_2 = zext i1 %tmp_28" [bnn.cpp:47]   --->   Operation 288 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%zext_ln47_3 = zext i1 %tmp_17" [bnn.cpp:47]   --->   Operation 289 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_3)   --->   "%zext_ln47_4 = zext i1 %tmp_18" [bnn.cpp:47]   --->   Operation 290 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%zext_ln47_5 = zext i1 %tmp_29" [bnn.cpp:47]   --->   Operation 291 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_4)   --->   "%zext_ln47_6 = zext i1 %tmp_26" [bnn.cpp:47]   --->   Operation 292 'zext' 'zext_ln47_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%zext_ln47_7 = zext i1 %tmp_30" [bnn.cpp:47]   --->   Operation 293 'zext' 'zext_ln47_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_7)   --->   "%zext_ln47_8 = zext i1 %tmp_21" [bnn.cpp:47]   --->   Operation 294 'zext' 'zext_ln47_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%zext_ln47_9 = zext i1 %tmp_19" [bnn.cpp:47]   --->   Operation 295 'zext' 'zext_ln47_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_8)   --->   "%zext_ln47_10 = zext i1 %tmp_22" [bnn.cpp:47]   --->   Operation 296 'zext' 'zext_ln47_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%zext_ln47_11 = zext i1 %tmp_25" [bnn.cpp:47]   --->   Operation 297 'zext' 'zext_ln47_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_10)   --->   "%zext_ln47_12 = zext i1 %tmp_27" [bnn.cpp:47]   --->   Operation 298 'zext' 'zext_ln47_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_11)   --->   "%zext_ln47_13 = zext i1 %tmp_16" [bnn.cpp:47]   --->   Operation 299 'zext' 'zext_ln47_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln47)   --->   "%zext_ln47_14 = zext i1 %xor_ln37" [bnn.cpp:47]   --->   Operation 300 'zext' 'zext_ln47_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_15)   --->   "%zext_ln47_15 = zext i1 %tmp_23" [bnn.cpp:47]   --->   Operation 301 'zext' 'zext_ln47_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_1 = add i2 %zext_ln47, i2 %zext_ln47_2" [bnn.cpp:47]   --->   Operation 302 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln47)   --->   "%zext_ln47_16 = zext i2 %add_ln47_1" [bnn.cpp:47]   --->   Operation 303 'zext' 'zext_ln47_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47 = add i32 %zext_ln47_16, i32 %zext_ln47_14" [bnn.cpp:47]   --->   Operation 304 'add' 'add_ln47' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_3 = add i2 %zext_ln47_1, i2 %zext_ln47_4" [bnn.cpp:47]   --->   Operation 305 'add' 'add_ln47_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln47_17 = zext i2 %add_ln47_3" [bnn.cpp:47]   --->   Operation 306 'zext' 'zext_ln47_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_4 = add i2 %zext_ln47_3, i2 %zext_ln47_6" [bnn.cpp:47]   --->   Operation 307 'add' 'add_ln47_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln47_18 = zext i2 %add_ln47_4" [bnn.cpp:47]   --->   Operation 308 'zext' 'zext_ln47_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (1.56ns)   --->   "%add_ln47_5 = add i3 %zext_ln47_18, i3 %zext_ln47_17" [bnn.cpp:47]   --->   Operation 309 'add' 'add_ln47_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_7 = add i2 %zext_ln47_5, i2 %zext_ln47_8" [bnn.cpp:47]   --->   Operation 310 'add' 'add_ln47_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln47_20 = zext i2 %add_ln47_7" [bnn.cpp:47]   --->   Operation 311 'zext' 'zext_ln47_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_8 = add i2 %zext_ln47_7, i2 %zext_ln47_10" [bnn.cpp:47]   --->   Operation 312 'add' 'add_ln47_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln47_21 = zext i2 %add_ln47_8" [bnn.cpp:47]   --->   Operation 313 'zext' 'zext_ln47_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (1.56ns)   --->   "%add_ln47_9 = add i3 %zext_ln47_21, i3 %zext_ln47_20" [bnn.cpp:47]   --->   Operation 314 'add' 'add_ln47_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_10 = add i2 %zext_ln47_9, i2 %zext_ln47_12" [bnn.cpp:47]   --->   Operation 315 'add' 'add_ln47_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln47_23 = zext i2 %add_ln47_10" [bnn.cpp:47]   --->   Operation 316 'zext' 'zext_ln47_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_11 = add i2 %zext_ln47_11, i2 %zext_ln47_13" [bnn.cpp:47]   --->   Operation 317 'add' 'add_ln47_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln47_24 = zext i2 %add_ln47_11" [bnn.cpp:47]   --->   Operation 318 'zext' 'zext_ln47_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (1.56ns)   --->   "%add_ln47_12 = add i3 %zext_ln47_24, i3 %zext_ln47_23" [bnn.cpp:47]   --->   Operation 319 'add' 'add_ln47_12' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln47_15 = add i2 %zext_ln47_15, i2 %zext_ln10" [bnn.cpp:47]   --->   Operation 320 'add' 'add_ln47_15' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%popcount_sum_load = load i32 %popcount_sum" [bnn.cpp:32]   --->   Operation 321 'load' 'popcount_sum_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_36_2_str"   --->   Operation 322 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 323 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.69ns)   --->   "%select_ln32_1 = select i1 %icmp_ln36, i32 0, i32 %popcount_sum_load" [bnn.cpp:32]   --->   Operation 324 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 31" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 325 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%xor_ln18_30 = xor i1 %bit_sel1, i1 1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 326 'xor' 'xor_ln18_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%trunc_ln18_1 = trunc i32 %gmem_addr_read" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 327 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18_30, i31 %trunc_ln18_1" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 328 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%xnor_result = xor i32 %golden_w1_load, i32 %xor_ln" [bnn.cpp:18->bnn.cpp:37]   --->   Operation 329 'xor' 'xnor_result' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i1 %tmp_1" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 330 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i1 %tmp_1" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 331 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i1 %tmp_2" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 332 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln10_4 = zext i1 %tmp_3" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 333 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln10_5 = zext i1 %tmp_4" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 334 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln10_6 = zext i1 %tmp_5" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 335 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln10_7 = zext i1 %tmp_6" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 336 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln10_8 = zext i1 %tmp_7" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 337 'zext' 'zext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln10_9 = zext i1 %tmp_8" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 338 'zext' 'zext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln10_10 = zext i1 %tmp_9" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 339 'zext' 'zext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln10_11 = zext i1 %tmp_10" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 340 'zext' 'zext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln10_12 = zext i1 %tmp_11" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 341 'zext' 'zext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln10_13 = zext i1 %tmp_12" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 342 'zext' 'zext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln10_14 = zext i1 %tmp_13" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 343 'zext' 'zext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln10_15 = zext i1 %tmp_14" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 344 'zext' 'zext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 345 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%zext_ln10_16 = zext i1 %tmp_15" [bnn.cpp:10->bnn.cpp:47]   --->   Operation 346 'zext' 'zext_ln10_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln43 = add i32 %zext_ln10_16, i32 %select_ln32_1" [bnn.cpp:43]   --->   Operation 347 'add' 'add_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (1.56ns)   --->   "%add_ln43_2 = add i2 %zext_ln10, i2 %zext_ln10_10" [bnn.cpp:43]   --->   Operation 348 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i2 %add_ln43_2" [bnn.cpp:43]   --->   Operation 349 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_1 = add i32 %zext_ln43, i32 %zext_ln10_1" [bnn.cpp:43]   --->   Operation 350 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 351 [1/1] (1.56ns)   --->   "%add_ln43_4 = add i2 %zext_ln10_6, i2 %zext_ln10_9" [bnn.cpp:43]   --->   Operation 351 'add' 'add_ln43_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i2 %add_ln43_4" [bnn.cpp:43]   --->   Operation 352 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (1.56ns)   --->   "%add_ln43_5 = add i2 %zext_ln10_15, i2 %zext_ln10_12" [bnn.cpp:43]   --->   Operation 353 'add' 'add_ln43_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i2 %add_ln43_5" [bnn.cpp:43]   --->   Operation 354 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (1.56ns)   --->   "%add_ln43_6 = add i3 %zext_ln43_2, i3 %zext_ln43_1" [bnn.cpp:43]   --->   Operation 355 'add' 'add_ln43_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i3 %add_ln43_6" [bnn.cpp:43]   --->   Operation 356 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln43_3 = add i32 %zext_ln43_3, i32 %add_ln43_1" [bnn.cpp:43]   --->   Operation 357 'add' 'add_ln43_3' <Predicate = true> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 358 [1/1] (1.56ns)   --->   "%add_ln43_8 = add i2 %zext_ln10_5, i2 %zext_ln10_14" [bnn.cpp:43]   --->   Operation 358 'add' 'add_ln43_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i2 %add_ln43_8" [bnn.cpp:43]   --->   Operation 359 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (1.56ns)   --->   "%add_ln43_9 = add i2 %zext_ln10_7, i2 %zext_ln10_13" [bnn.cpp:43]   --->   Operation 360 'add' 'add_ln43_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i2 %add_ln43_9" [bnn.cpp:43]   --->   Operation 361 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (1.56ns)   --->   "%add_ln43_10 = add i3 %zext_ln43_5, i3 %zext_ln43_4" [bnn.cpp:43]   --->   Operation 362 'add' 'add_ln43_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i3 %add_ln43_10" [bnn.cpp:43]   --->   Operation 363 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (1.56ns)   --->   "%add_ln43_11 = add i2 %zext_ln10_4, i2 %zext_ln10_11" [bnn.cpp:43]   --->   Operation 364 'add' 'add_ln43_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i2 %add_ln43_11" [bnn.cpp:43]   --->   Operation 365 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (1.56ns)   --->   "%add_ln43_12 = add i2 %zext_ln10_3, i2 %zext_ln10_8" [bnn.cpp:43]   --->   Operation 366 'add' 'add_ln43_12' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i2 %add_ln43_12" [bnn.cpp:43]   --->   Operation 367 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (1.56ns)   --->   "%add_ln43_13 = add i3 %zext_ln43_8, i3 %zext_ln43_7" [bnn.cpp:43]   --->   Operation 368 'add' 'add_ln43_13' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i3 %add_ln43_13" [bnn.cpp:43]   --->   Operation 369 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (1.65ns)   --->   "%add_ln43_14 = add i4 %zext_ln43_9, i4 %zext_ln43_6" [bnn.cpp:43]   --->   Operation 370 'add' 'add_ln43_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln47_19 = zext i3 %add_ln47_5" [bnn.cpp:47]   --->   Operation 371 'zext' 'zext_ln47_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_2 = add i32 %zext_ln47_19, i32 %add_ln47" [bnn.cpp:47]   --->   Operation 372 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln47_22 = zext i3 %add_ln47_9" [bnn.cpp:47]   --->   Operation 373 'zext' 'zext_ln47_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln47_25 = zext i3 %add_ln47_12" [bnn.cpp:47]   --->   Operation 374 'zext' 'zext_ln47_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (1.65ns)   --->   "%add_ln47_13 = add i4 %zext_ln47_25, i4 %zext_ln47_22" [bnn.cpp:47]   --->   Operation 375 'add' 'add_ln47_13' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln47_26 = zext i4 %add_ln47_13" [bnn.cpp:47]   --->   Operation 376 'zext' 'zext_ln47_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln47_6 = add i32 %zext_ln47_26, i32 %add_ln47_2" [bnn.cpp:47]   --->   Operation 377 'add' 'add_ln47_6' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln47_27 = zext i2 %add_ln47_15" [bnn.cpp:47]   --->   Operation 378 'zext' 'zext_ln47_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (1.56ns)   --->   "%add_ln47_16 = add i2 %zext_ln10_2, i2 %zext_ln10_3" [bnn.cpp:47]   --->   Operation 379 'add' 'add_ln47_16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln47_28 = zext i2 %add_ln47_16" [bnn.cpp:47]   --->   Operation 380 'zext' 'zext_ln47_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (1.56ns)   --->   "%add_ln47_17 = add i3 %zext_ln47_28, i3 %zext_ln47_27" [bnn.cpp:47]   --->   Operation 381 'add' 'add_ln47_17' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln47_29 = zext i3 %add_ln47_17" [bnn.cpp:47]   --->   Operation 382 'zext' 'zext_ln47_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (1.56ns)   --->   "%add_ln47_18 = add i2 %zext_ln10_4, i2 %zext_ln10_5" [bnn.cpp:47]   --->   Operation 383 'add' 'add_ln47_18' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln47_30 = zext i2 %add_ln47_18" [bnn.cpp:47]   --->   Operation 384 'zext' 'zext_ln47_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (1.56ns)   --->   "%add_ln47_19 = add i2 %zext_ln10_6, i2 %zext_ln10_7" [bnn.cpp:47]   --->   Operation 385 'add' 'add_ln47_19' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln47_31 = zext i2 %add_ln47_19" [bnn.cpp:47]   --->   Operation 386 'zext' 'zext_ln47_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (1.56ns)   --->   "%add_ln47_20 = add i3 %zext_ln47_31, i3 %zext_ln47_30" [bnn.cpp:47]   --->   Operation 387 'add' 'add_ln47_20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln47_32 = zext i3 %add_ln47_20" [bnn.cpp:47]   --->   Operation 388 'zext' 'zext_ln47_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (1.65ns)   --->   "%add_ln47_21 = add i4 %zext_ln47_32, i4 %zext_ln47_29" [bnn.cpp:47]   --->   Operation 389 'add' 'add_ln47_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln47_33 = zext i4 %add_ln47_21" [bnn.cpp:47]   --->   Operation 390 'zext' 'zext_ln47_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (1.56ns)   --->   "%add_ln47_22 = add i2 %zext_ln10_8, i2 %zext_ln10_9" [bnn.cpp:47]   --->   Operation 391 'add' 'add_ln47_22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln47_34 = zext i2 %add_ln47_22" [bnn.cpp:47]   --->   Operation 392 'zext' 'zext_ln47_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (1.56ns)   --->   "%add_ln47_23 = add i2 %zext_ln10_10, i2 %zext_ln10_11" [bnn.cpp:47]   --->   Operation 393 'add' 'add_ln47_23' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln47_35 = zext i2 %add_ln47_23" [bnn.cpp:47]   --->   Operation 394 'zext' 'zext_ln47_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (1.56ns)   --->   "%add_ln47_24 = add i3 %zext_ln47_35, i3 %zext_ln47_34" [bnn.cpp:47]   --->   Operation 395 'add' 'add_ln47_24' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln47_36 = zext i3 %add_ln47_24" [bnn.cpp:47]   --->   Operation 396 'zext' 'zext_ln47_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (1.56ns)   --->   "%add_ln47_25 = add i2 %zext_ln10_12, i2 %zext_ln10_13" [bnn.cpp:47]   --->   Operation 397 'add' 'add_ln47_25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln47_37 = zext i2 %add_ln47_25" [bnn.cpp:47]   --->   Operation 398 'zext' 'zext_ln47_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (1.56ns)   --->   "%add_ln47_26 = add i2 %zext_ln10_14, i2 %zext_ln10_15" [bnn.cpp:47]   --->   Operation 399 'add' 'add_ln47_26' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln47_38 = zext i2 %add_ln47_26" [bnn.cpp:47]   --->   Operation 400 'zext' 'zext_ln47_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (1.56ns)   --->   "%add_ln47_27 = add i3 %zext_ln47_38, i3 %zext_ln47_37" [bnn.cpp:47]   --->   Operation 401 'add' 'add_ln47_27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln47_39 = zext i3 %add_ln47_27" [bnn.cpp:47]   --->   Operation 402 'zext' 'zext_ln47_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (1.65ns)   --->   "%add_ln47_28 = add i4 %zext_ln47_39, i4 %zext_ln47_36" [bnn.cpp:47]   --->   Operation 403 'add' 'add_ln47_28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln47_40 = zext i4 %add_ln47_28" [bnn.cpp:47]   --->   Operation 404 'zext' 'zext_ln47_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (1.73ns)   --->   "%add_ln47_29 = add i5 %zext_ln47_40, i5 %zext_ln47_33" [bnn.cpp:47]   --->   Operation 405 'add' 'add_ln47_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (1.58ns)   --->   "%ret_ln54 = ret" [bnn.cpp:54]   --->   Operation 421 'ret' 'ret_ln54' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.65>
ST_13 : Operation 406 [1/1] (1.78ns)   --->   "%icmp_ln40 = icmp_eq  i5 %select_ln32, i5 24" [bnn.cpp:40]   --->   Operation 406 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i4 %add_ln43_14" [bnn.cpp:43]   --->   Operation 407 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_7 = add i32 %zext_ln43_10, i32 %add_ln43_3" [bnn.cpp:43]   --->   Operation 408 'add' 'add_ln43_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 409 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%popcount_sum_1 = add i32 %add_ln43_7, i32 %add_ln43" [bnn.cpp:43]   --->   Operation 409 'add' 'popcount_sum_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln47_41 = zext i5 %add_ln47_29" [bnn.cpp:47]   --->   Operation 410 'zext' 'zext_ln47_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_14 = add i32 %zext_ln47_41, i32 %add_ln47_6" [bnn.cpp:47]   --->   Operation 411 'add' 'add_ln47_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 412 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%popcount_sum_3 = add i32 %add_ln47_14, i32 %add_ln43" [bnn.cpp:47]   --->   Operation 412 'add' 'popcount_sum_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 413 [1/1] (0.69ns)   --->   "%popcount_sum_2 = select i1 %icmp_ln40, i32 %popcount_sum_1, i32 %popcount_sum_3" [bnn.cpp:40]   --->   Operation 413 'select' 'popcount_sum_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %popcount_sum_2, i32 %popcount_sum" [bnn.cpp:33]   --->   Operation 414 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body4" [bnn.cpp:36]   --->   Operation 415 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:33]   --->   Operation 416 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%shl_ln52 = shl i32 %popcount_sum_2, i32 1" [bnn.cpp:52]   --->   Operation 417 'shl' 'shl_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln52 = add i32 %shl_ln52, i32 4294966512" [bnn.cpp:52]   --->   Operation 418 'add' 'add_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln52 = store i32 %add_ln52, i7 %output_addr" [bnn.cpp:52]   --->   Operation 419 'store' 'store_ln52' <Predicate = (icmp_ln36_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln36 = br void %new.latch.for.body4.split_ifconv" [bnn.cpp:36]   --->   Operation 420 'br' 'br_ln36' <Predicate = (icmp_ln36_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.363ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of constant 0 on local variable 'w', bnn.cpp:36 [16]  (1.588 ns)
	'load' operation 5 bit ('w_load', bnn.cpp:36) on local variable 'w', bnn.cpp:36 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', bnn.cpp:36) [30]  (1.780 ns)
	'select' operation 5 bit ('select_ln32', bnn.cpp:32) [31]  (1.215 ns)
	'icmp' operation 1 bit ('first_iter_0', bnn.cpp:32) [35]  (1.780 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', bnn.cpp:36) on port 'gmem' (bnn.cpp:36) [38]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', bnn.cpp:37) on port 'gmem' (bnn.cpp:37) [46]  (7.300 ns)

 <State 11>: 6.384ns
The critical path consists of the following:
	'load' operation 32 bit ('b', bnn.cpp:37) on array 'golden_w1' [50]  (3.254 ns)
	'xor' operation 10 bit ('xor_ln37_7', bnn.cpp:37) [215]  (0.000 ns)
	'add' operation 2 bit ('add_ln47_1', bnn.cpp:47) [331]  (1.565 ns)
	'add' operation 32 bit ('add_ln47', bnn.cpp:47) [333]  (1.565 ns)

 <State 12>: 6.515ns
The critical path consists of the following:
	'add' operation 2 bit ('add_ln47_16', bnn.cpp:47) [358]  (1.565 ns)
	'add' operation 3 bit ('add_ln47_17', bnn.cpp:47) [360]  (1.565 ns)
	'add' operation 4 bit ('add_ln47_21', bnn.cpp:47) [368]  (1.650 ns)
	'add' operation 5 bit ('add_ln47_29', bnn.cpp:47) [384]  (1.735 ns)

 <State 13>: 6.657ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln43_7', bnn.cpp:43) [298]  (0.000 ns)
	'add' operation 32 bit ('popcount_sum', bnn.cpp:43) [299]  (4.371 ns)
	'select' operation 32 bit ('popcount_sum', bnn.cpp:40) [388]  (0.698 ns)
	'store' operation 0 bit ('store_ln33', bnn.cpp:33) of variable 'popcount_sum', bnn.cpp:40 on local variable 'popcount_sum', bnn.cpp:33 [402]  (1.588 ns)

 <State 14>: 5.806ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln52', bnn.cpp:52) [391]  (0.000 ns)
	'add' operation 32 bit ('add_ln52', bnn.cpp:52) [392]  (2.552 ns)
	'store' operation 0 bit ('store_ln52', bnn.cpp:52) of variable 'add_ln52', bnn.cpp:52 on array 'output_r' [396]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
