Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 12:11:18 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                         ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.111 ns                        ; Registrador:PCWrite|Saida[5] ; S[29]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 80.81 MHz ( period = 12.374 ns ) ; LS:inst14|LSOut[21]          ; Banco_reg:Reg_Control|Reg4[21] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDRReg|Saida[5]  ; LS:inst14|LSOut[5]             ; clk        ; clk      ; 183          ;
; Total number of failed paths ;                                          ;               ;                                  ;                              ;                                ;            ;          ; 183          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 80.81 MHz ( period = 12.374 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg4[21]  ; clk        ; clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg5[21]  ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg1[21]  ; clk        ; clk      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg6[31]  ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg31[21] ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg19[21] ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg9[21]  ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 81.22 MHz ( period = 12.312 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg25[21] ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 81.27 MHz ( period = 12.304 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg27[21] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg21[21] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg29[21] ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 81.31 MHz ( period = 12.298 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg3[21]  ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg23[21] ; clk        ; clk      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 81.37 MHz ( period = 12.290 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg17[21] ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg14[21] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg7[21]  ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg10[21] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg8[31]  ; clk        ; clk      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg10[31] ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg26[31] ; clk        ; clk      ; None                        ; None                      ; 2.260 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg1[22]  ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 82.96 MHz ( period = 12.054 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg5[22]  ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg4[31]  ; clk        ; clk      ; None                        ; None                      ; 2.236 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg20[31] ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg7[17]  ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 83.11 MHz ( period = 12.032 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg7[31]  ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg19[31] ; clk        ; clk      ; None                        ; None                      ; 2.240 ns                ;
; N/A                                     ; 83.17 MHz ( period = 12.024 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg23[31] ; clk        ; clk      ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; 83.26 MHz ( period = 12.010 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg21[31] ; clk        ; clk      ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 83.31 MHz ( period = 12.004 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg9[31]  ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 83.31 MHz ( period = 12.004 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg22[7]  ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg1[31]  ; clk        ; clk      ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 83.42 MHz ( period = 11.988 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg13[31] ; clk        ; clk      ; None                        ; None                      ; 2.218 ns                ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg22[21] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 83.49 MHz ( period = 11.978 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg11[6]  ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 83.50 MHz ( period = 11.976 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg30[31] ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 83.50 MHz ( period = 11.976 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 83.51 MHz ( period = 11.974 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg14[31] ; clk        ; clk      ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.970 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg20[17] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg27[31] ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg23[7]  ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg7[7]   ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 83.64 MHz ( period = 11.956 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg31[31] ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 83.64 MHz ( period = 11.956 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg25[7]  ; clk        ; clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg28[31] ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 83.72 MHz ( period = 11.944 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg28[7]  ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg30[21] ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 84.05 MHz ( period = 11.898 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg6[21]  ; clk        ; clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg20[7]  ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg8[7]   ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; 84.20 MHz ( period = 11.876 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg19[26] ; clk        ; clk      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg11[21] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 84.25 MHz ( period = 11.870 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg13[21] ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 84.26 MHz ( period = 11.868 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg15[21] ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 84.36 MHz ( period = 11.854 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg9[22]  ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg19[22] ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg8[21]  ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 84.59 MHz ( period = 11.822 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg21[23] ; clk        ; clk      ; None                        ; None                      ; 2.136 ns                ;
; N/A                                     ; 84.70 MHz ( period = 11.806 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg28[17] ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 84.70 MHz ( period = 11.806 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg31[17] ; clk        ; clk      ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 84.72 MHz ( period = 11.804 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg17[31] ; clk        ; clk      ; None                        ; None                      ; 2.128 ns                ;
; N/A                                     ; 84.72 MHz ( period = 11.804 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg12[17] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 84.77 MHz ( period = 11.796 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg27[17] ; clk        ; clk      ; None                        ; None                      ; 2.101 ns                ;
; N/A                                     ; 84.79 MHz ( period = 11.794 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg8[18]  ; clk        ; clk      ; None                        ; None                      ; 2.112 ns                ;
; N/A                                     ; 84.83 MHz ( period = 11.788 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg6[17]  ; clk        ; clk      ; None                        ; None                      ; 2.101 ns                ;
; N/A                                     ; 84.85 MHz ( period = 11.786 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg18[26] ; clk        ; clk      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 84.89 MHz ( period = 11.780 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg2[26]  ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 84.96 MHz ( period = 11.770 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg9[26]  ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 84.96 MHz ( period = 11.770 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg0[17]  ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 84.98 MHz ( period = 11.768 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg17[26] ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 84.99 MHz ( period = 11.766 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg8[17]  ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 85.02 MHz ( period = 11.762 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg30[30] ; clk        ; clk      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 85.02 MHz ( period = 11.762 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg16[17] ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 85.03 MHz ( period = 11.760 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg28[18] ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; 85.05 MHz ( period = 11.758 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg12[18] ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 85.06 MHz ( period = 11.756 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg14[30] ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 85.06 MHz ( period = 11.756 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg3[17]  ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 85.06 MHz ( period = 11.756 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg28[21] ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg20[21] ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg7[30]  ; clk        ; clk      ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; 85.11 MHz ( period = 11.750 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg6[30]  ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 85.14 MHz ( period = 11.746 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg31[30] ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 85.14 MHz ( period = 11.746 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg18[18] ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 85.15 MHz ( period = 11.744 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg14[7]  ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 85.15 MHz ( period = 11.744 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg2[18]  ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 85.18 MHz ( period = 11.740 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg18[21] ; clk        ; clk      ; None                        ; None                      ; 2.084 ns                ;
; N/A                                     ; 85.19 MHz ( period = 11.738 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg25[30] ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 85.22 MHz ( period = 11.734 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg16[30] ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg26[18] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 85.28 MHz ( period = 11.726 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg17[17] ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 85.28 MHz ( period = 11.726 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg2[21]  ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 85.30 MHz ( period = 11.724 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg2[17]  ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 85.30 MHz ( period = 11.724 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg5[17]  ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 85.34 MHz ( period = 11.718 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg9[30]  ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 85.35 MHz ( period = 11.716 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg1[17]  ; clk        ; clk      ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg18[17] ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 85.41 MHz ( period = 11.708 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg26[17] ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 85.44 MHz ( period = 11.704 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg24[30] ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg30[23] ; clk        ; clk      ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; LS:inst14|LSOut[21] ; Banco_reg:Reg_Control|Reg26[21] ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; 85.57 MHz ( period = 11.686 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg14[17] ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; 85.59 MHz ( period = 11.684 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg18[25] ; clk        ; clk      ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; 85.60 MHz ( period = 11.682 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg2[25]  ; clk        ; clk      ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; 85.60 MHz ( period = 11.682 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg30[17] ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 85.60 MHz ( period = 11.682 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg4[17]  ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 85.63 MHz ( period = 11.678 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg22[17] ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 85.79 MHz ( period = 11.656 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg11[22] ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 85.82 MHz ( period = 11.652 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg15[22] ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; 85.97 MHz ( period = 11.632 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 85.98 MHz ( period = 11.630 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg17[7]  ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; 86.00 MHz ( period = 11.628 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg4[25]  ; clk        ; clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A                                     ; 86.15 MHz ( period = 11.608 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg3[16]  ; clk        ; clk      ; None                        ; None                      ; 2.030 ns                ;
; N/A                                     ; 86.16 MHz ( period = 11.606 ns )                    ; LS:inst14|LSOut[11] ; Banco_reg:Reg_Control|Reg31[11] ; clk        ; clk      ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 86.28 MHz ( period = 11.590 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg30[13] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg8[25]  ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg29[25] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg21[25] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 86.39 MHz ( period = 11.576 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 2.012 ns                ;
; N/A                                     ; 86.40 MHz ( period = 11.574 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 86.42 MHz ( period = 11.572 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg17[25] ; clk        ; clk      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 86.52 MHz ( period = 11.558 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg9[28]  ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg30[26] ; clk        ; clk      ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg4[16]  ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg30[16] ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg2[28]  ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg15[29] ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg14[16] ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg31[26] ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 86.75 MHz ( period = 11.528 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg19[24] ; clk        ; clk      ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; 86.76 MHz ( period = 11.526 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg27[26] ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 86.76 MHz ( period = 11.526 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg27[7]  ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg12[23] ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 86.82 MHz ( period = 11.518 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg14[25] ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 86.82 MHz ( period = 11.518 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 86.84 MHz ( period = 11.516 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg7[9]   ; clk        ; clk      ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 86.87 MHz ( period = 11.512 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg4[26]  ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 86.87 MHz ( period = 11.512 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg15[7]  ; clk        ; clk      ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; 86.88 MHz ( period = 11.510 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 1.980 ns                ;
; N/A                                     ; 86.90 MHz ( period = 11.508 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 86.94 MHz ( period = 11.502 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg28[19] ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg31[24] ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg10[16] ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 86.99 MHz ( period = 11.496 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 86.99 MHz ( period = 11.496 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg11[23] ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 87.03 MHz ( period = 11.490 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg15[23] ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 87.05 MHz ( period = 11.488 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg8[22]  ; clk        ; clk      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 87.06 MHz ( period = 11.486 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg12[29] ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 87.06 MHz ( period = 11.486 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg12[19] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 87.08 MHz ( period = 11.484 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg14[26] ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 87.08 MHz ( period = 11.484 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg29[3]  ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; 87.08 MHz ( period = 11.484 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg20[19] ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 87.09 MHz ( period = 11.482 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg8[10]  ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg4[30]  ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 87.17 MHz ( period = 11.472 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg25[3]  ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg28[28] ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 87.20 MHz ( period = 11.468 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg22[26] ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 87.20 MHz ( period = 11.468 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg6[26]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; LS:inst14|LSOut[18] ; Banco_reg:Reg_Control|Reg27[18] ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg17[19] ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 87.24 MHz ( period = 11.462 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg12[30] ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg0[7]   ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg10[10] ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg20[30] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; LS:inst14|LSOut[7]  ; Banco_reg:Reg_Control|Reg4[7]   ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg21[19] ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg26[10] ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg2[10]  ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg4[24]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg27[25] ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg25[28] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg5[31]  ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 87.35 MHz ( period = 11.448 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg18[24] ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 87.35 MHz ( period = 11.448 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg9[3]   ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg11[25] ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg5[25]  ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg15[3]  ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg13[23] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 87.38 MHz ( period = 11.444 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg15[25] ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 87.38 MHz ( period = 11.444 ns )                    ; LS:inst14|LSOut[6]  ; Banco_reg:Reg_Control|Reg3[6]   ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 87.40 MHz ( period = 11.442 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg25[25] ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 87.40 MHz ( period = 11.442 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg1[25]  ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 87.41 MHz ( period = 11.440 ns )                    ; LS:inst14|LSOut[31] ; Banco_reg:Reg_Control|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg12[26] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg15[10] ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; LS:inst14|LSOut[22] ; Banco_reg:Reg_Control|Reg7[22]  ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg2[24]  ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; 87.50 MHz ( period = 11.428 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg16[24] ; clk        ; clk      ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg29[17] ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; LS:inst14|LSOut[17] ; Banco_reg:Reg_Control|Reg25[17] ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg1[8]   ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 87.60 MHz ( period = 11.416 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg25[8]  ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 87.63 MHz ( period = 11.412 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg8[19]  ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg31[10] ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 0.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 0.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 0.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 0.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 0.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 0.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 0.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 0.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 0.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 0.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 0.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 0.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 3.220 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.111 ns  ; Registrador:PCWrite|Saida[5]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 16.106 ns  ; Registrador:PCWrite|Saida[5]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 16.103 ns  ; Registrador:PCWrite|Saida[5]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.940 ns  ; Controle:inst4|ALUSrcB[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.938 ns  ; Registrador:PCWrite|Saida[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.935 ns  ; Controle:inst4|ALUSrcB[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.934 ns  ; Registrador:PCWrite|Saida[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.932 ns  ; Controle:inst4|ALUSrcB[0]            ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.921 ns  ; Controle:inst4|ALUSrcA[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.916 ns  ; Controle:inst4|ALUSrcA[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.913 ns  ; Controle:inst4|ALUSrcA[1]            ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.904 ns  ; Controle:inst4|ALUControl[2]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.899 ns  ; Controle:inst4|ALUControl[2]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.896 ns  ; Controle:inst4|ALUControl[2]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.819 ns  ; Controle:inst4|ALUSrcA[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.814 ns  ; Controle:inst4|ALUSrcA[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.811 ns  ; Controle:inst4|ALUSrcA[0]            ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.773 ns  ; Controle:inst4|ALUSrcB[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.768 ns  ; Controle:inst4|ALUSrcB[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.767 ns  ; Controle:inst4|ALUSrcB[0]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.765 ns  ; Controle:inst4|ALUSrcB[1]            ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.763 ns  ; Controle:inst4|ALUSrcB[0]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.759 ns  ; Controle:inst4|ALUControl[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.754 ns  ; Controle:inst4|ALUControl[0]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.751 ns  ; Controle:inst4|ALUControl[0]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.748 ns  ; Controle:inst4|ALUSrcA[1]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.744 ns  ; Controle:inst4|ALUSrcA[1]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.742 ns  ; Registrador:PCWrite|Saida[6]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.737 ns  ; Registrador:PCWrite|Saida[6]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.734 ns  ; Registrador:PCWrite|Saida[6]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.731 ns  ; Controle:inst4|ALUControl[2]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.727 ns  ; Controle:inst4|ALUControl[2]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.676 ns  ; Registrador:PCWrite|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.675 ns  ; Controle:inst4|ALUControl[1]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.670 ns  ; Controle:inst4|ALUControl[1]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.667 ns  ; Controle:inst4|ALUControl[1]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.646 ns  ; Controle:inst4|ALUSrcA[0]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.642 ns  ; Controle:inst4|ALUSrcA[0]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.600 ns  ; Controle:inst4|ALUSrcB[1]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.596 ns  ; Controle:inst4|ALUSrcB[1]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.586 ns  ; Controle:inst4|ALUControl[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.582 ns  ; Controle:inst4|ALUControl[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; Registrador:PCWrite|Saida[6]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.565 ns  ; Registrador:PCWrite|Saida[6]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.525 ns  ; Registrador:B_Control|Saida[2]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.520 ns  ; Registrador:B_Control|Saida[2]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.517 ns  ; Registrador:B_Control|Saida[2]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.505 ns  ; Controle:inst4|ALUSrcB[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.502 ns  ; Controle:inst4|ALUControl[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.498 ns  ; Controle:inst4|ALUControl[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.486 ns  ; Controle:inst4|ALUSrcA[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.469 ns  ; Controle:inst4|ALUControl[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.453 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.448 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.411 ns  ; Registrador:A_Control|Saida[0]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.406 ns  ; Registrador:A_Control|Saida[0]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.403 ns  ; Registrador:A_Control|Saida[0]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.400 ns  ; Registrador:B_Control|Saida[1]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.399 ns  ; Registrador:PCWrite|Saida[7]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.395 ns  ; Registrador:B_Control|Saida[1]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.394 ns  ; Registrador:PCWrite|Saida[7]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.392 ns  ; Registrador:B_Control|Saida[1]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; Registrador:PCWrite|Saida[7]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.384 ns  ; Controle:inst4|ALUSrcA[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.352 ns  ; Registrador:B_Control|Saida[2]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.348 ns  ; Registrador:B_Control|Saida[2]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.338 ns  ; Controle:inst4|ALUSrcB[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.336 ns  ; Registrador:PCWrite|Saida[5]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.326 ns  ; Registrador:B_Control|Saida[7]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.324 ns  ; Controle:inst4|ALUControl[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.322 ns  ; Registrador:B_Control|Saida[12]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.321 ns  ; Registrador:B_Control|Saida[7]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.318 ns  ; Registrador:B_Control|Saida[7]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.317 ns  ; Registrador:B_Control|Saida[12]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Registrador:B_Control|Saida[12]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.312 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.307 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.307 ns  ; Registrador:PCWrite|Saida[6]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.304 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.301 ns  ; Registrador:A_Control|Saida[1]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; Instr_Reg:IRWrite|Instr15_0[12]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.297 ns  ; Registrador:PCWrite|Saida[12]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.296 ns  ; Registrador:A_Control|Saida[1]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.293 ns  ; Registrador:A_Control|Saida[1]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.293 ns  ; Instr_Reg:IRWrite|Instr15_0[12]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.292 ns  ; Registrador:PCWrite|Saida[12]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.290 ns  ; Instr_Reg:IRWrite|Instr15_0[12]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.289 ns  ; Registrador:PCWrite|Saida[12]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.289 ns  ; Registrador:B_Control|Saida[13]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.284 ns  ; Registrador:B_Control|Saida[13]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.281 ns  ; Registrador:B_Control|Saida[13]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.280 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.277 ns  ; Registrador:PCWrite|Saida[5]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.276 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.262 ns  ; Registrador:B_Control|Saida[0]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.257 ns  ; Registrador:B_Control|Saida[0]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.254 ns  ; Registrador:B_Control|Saida[0]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.243 ns  ; Registrador:A_Control|Saida[5]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.240 ns  ; Controle:inst4|ALUControl[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.238 ns  ; Registrador:A_Control|Saida[5]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.238 ns  ; Registrador:A_Control|Saida[0]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.235 ns  ; Registrador:A_Control|Saida[5]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.234 ns  ; Registrador:A_Control|Saida[0]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.231 ns  ; Registrador:B_Control|Saida[10]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.227 ns  ; Registrador:B_Control|Saida[1]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.226 ns  ; Registrador:B_Control|Saida[10]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.226 ns  ; Registrador:PCWrite|Saida[7]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.223 ns  ; Registrador:B_Control|Saida[10]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.223 ns  ; Registrador:B_Control|Saida[1]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.222 ns  ; Registrador:PCWrite|Saida[7]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.195 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.187 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.165 ns  ; Controle:inst4|ALUSrcB[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.153 ns  ; Registrador:B_Control|Saida[7]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.149 ns  ; Registrador:B_Control|Saida[7]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.149 ns  ; Registrador:B_Control|Saida[12]      ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.146 ns  ; Controle:inst4|ALUSrcA[1]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.145 ns  ; Registrador:B_Control|Saida[12]      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.143 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.139 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.138 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.135 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.135 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.129 ns  ; Controle:inst4|ALUControl[2]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.128 ns  ; Registrador:PCWrite|Saida[3]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.128 ns  ; Registrador:PCWrite|Saida[9]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.128 ns  ; Registrador:A_Control|Saida[1]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.125 ns  ; Instr_Reg:IRWrite|Instr15_0[12]      ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.124 ns  ; Registrador:A_Control|Saida[1]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.124 ns  ; Registrador:PCWrite|Saida[12]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.123 ns  ; Registrador:PCWrite|Saida[3]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.123 ns  ; Registrador:PCWrite|Saida[9]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.121 ns  ; Instr_Reg:IRWrite|Instr15_0[12]      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Registrador:PCWrite|Saida[3]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Registrador:PCWrite|Saida[9]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Registrador:PCWrite|Saida[12]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.116 ns  ; Registrador:B_Control|Saida[13]      ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.112 ns  ; Registrador:B_Control|Saida[13]      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.109 ns  ; Registrador:A_Control|Saida[12]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.106 ns  ; Controle:inst4|ALUSrcB[0]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.104 ns  ; Registrador:A_Control|Saida[12]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.101 ns  ; Registrador:A_Control|Saida[12]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.090 ns  ; Registrador:B_Control|Saida[2]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.089 ns  ; Registrador:B_Control|Saida[0]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.087 ns  ; Controle:inst4|ALUSrcA[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.085 ns  ; Registrador:B_Control|Saida[0]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.074 ns  ; Instr_Reg:IRWrite|Instr15_0[13]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.070 ns  ; Controle:inst4|ALUControl[2]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.070 ns  ; Registrador:A_Control|Saida[5]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.069 ns  ; Instr_Reg:IRWrite|Instr15_0[13]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.066 ns  ; Instr_Reg:IRWrite|Instr15_0[13]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.066 ns  ; Registrador:A_Control|Saida[5]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.058 ns  ; Registrador:B_Control|Saida[10]      ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.054 ns  ; Registrador:B_Control|Saida[10]      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.044 ns  ; Controle:inst4|ALUSrcA[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.041 ns  ; Registrador:B_Control|Saida[11]      ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.036 ns  ; Registrador:B_Control|Saida[11]      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.033 ns  ; Registrador:B_Control|Saida[11]      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.026 ns  ; Registrador:MDRReg|Saida[5]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.022 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.021 ns  ; Registrador:MDRReg|Saida[5]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.018 ns  ; Registrador:MDRReg|Saida[5]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.018 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.018 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.009 ns  ; Registrador:PCWrite|Saida[4]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.006 ns  ; Registrador:PCWrite|Saida[1]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.004 ns  ; Registrador:PCWrite|Saida[4]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.002 ns  ; ShiftLeft2de32pra32:inst|outputSL[7] ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.001 ns  ; Registrador:PCWrite|Saida[4]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.001 ns  ; Registrador:PCWrite|Saida[1]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.998 ns  ; Registrador:PCWrite|Saida[1]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.998 ns  ; Controle:inst4|ALUSrcB[1]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.997 ns  ; ShiftLeft2de32pra32:inst|outputSL[7] ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.997 ns  ; Registrador:A_Control|Saida[6]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.994 ns  ; ShiftLeft2de32pra32:inst|outputSL[7] ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.992 ns  ; Registrador:PCWrite|Saida[5]         ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.992 ns  ; Registrador:A_Control|Saida[6]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; Registrador:A_Control|Saida[6]       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.985 ns  ; Controle:inst4|ALUSrcA[0]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.984 ns  ; Controle:inst4|ALUControl[0]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.976 ns  ; Registrador:A_Control|Saida[0]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.970 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.967 ns  ; Registrador:PCWrite|Saida[6]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.966 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.965 ns  ; Registrador:B_Control|Saida[1]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.964 ns  ; Registrador:PCWrite|Saida[7]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.958 ns  ; Registrador:MDRReg|Saida[6]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.955 ns  ; Registrador:PCWrite|Saida[3]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.955 ns  ; Registrador:PCWrite|Saida[9]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.953 ns  ; Registrador:MDRReg|Saida[6]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.951 ns  ; Registrador:PCWrite|Saida[3]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.951 ns  ; Registrador:PCWrite|Saida[9]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.950 ns  ; Registrador:MDRReg|Saida[6]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.939 ns  ; Controle:inst4|ALUSrcB[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:A_Control|Saida[12]      ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.932 ns  ; Registrador:A_Control|Saida[12]      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.925 ns  ; Controle:inst4|ALUControl[0]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.922 ns  ; Registrador:B_Control|Saida[9]       ; S[29]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 12:11:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
Info: Clock "clk" has Internal fmax of 80.81 MHz between source register "LS:inst14|LSOut[21]" and destination register "Banco_reg:Reg_Control|Reg4[21]" (period= 12.374 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 2; REG Node = 'LS:inst14|LSOut[21]'
        Info: 2: + IC(0.310 ns) + CELL(0.053 ns) = 0.363 ns; Loc. = LCCOMB_X28_Y24_N0; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux10~0'
        Info: 3: + IC(0.778 ns) + CELL(0.053 ns) = 1.194 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux10~2'
        Info: 4: + IC(0.905 ns) + CELL(0.309 ns) = 2.408 ns; Loc. = LCFF_X30_Y24_N13; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg4[21]'
        Info: Total cell delay = 0.415 ns ( 17.23 % )
        Info: Total interconnect delay = 1.993 ns ( 82.77 % )
    Info: - Smallest clock skew is -3.689 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X30_Y24_N13; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg4[21]'
            Info: Total cell delay = 1.462 ns ( 55.84 % )
            Info: Total interconnect delay = 1.156 ns ( 44.16 % )
        Info: - Longest clock path from clock "clk" to source register is 6.307 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.291 ns) + CELL(0.712 ns) = 2.847 ns; Loc. = LCFF_X21_Y17_N11; Fanout = 26; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(0.509 ns) + CELL(0.225 ns) = 3.581 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.617 ns) + CELL(0.000 ns) = 5.198 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.056 ns) + CELL(0.053 ns) = 6.307 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 2; REG Node = 'LS:inst14|LSOut[21]'
            Info: Total cell delay = 1.834 ns ( 29.08 % )
            Info: Total interconnect delay = 4.473 ns ( 70.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 183 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDRReg|Saida[5]" and destination pin or register "LS:inst14|LSOut[5]" for clock "clk" (Hold time is 3.141 ns)
    Info: + Largest clock skew is 3.685 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.291 ns) + CELL(0.712 ns) = 2.847 ns; Loc. = LCFF_X21_Y17_N11; Fanout = 26; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(0.509 ns) + CELL(0.225 ns) = 3.581 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.617 ns) + CELL(0.000 ns) = 5.198 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.045 ns) + CELL(0.053 ns) = 6.296 ns; Loc. = LCCOMB_X24_Y24_N20; Fanout = 2; REG Node = 'LS:inst14|LSOut[5]'
            Info: Total cell delay = 1.834 ns ( 29.13 % )
            Info: Total interconnect delay = 4.462 ns ( 70.87 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.806 ns) + CELL(0.618 ns) = 2.611 ns; Loc. = LCFF_X24_Y24_N7; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[5]'
            Info: Total cell delay = 1.462 ns ( 55.99 % )
            Info: Total interconnect delay = 1.149 ns ( 44.01 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y24_N7; Fanout = 3; REG Node = 'Registrador:MDRReg|Saida[5]'
        Info: 2: + IC(0.225 ns) + CELL(0.225 ns) = 0.450 ns; Loc. = LCCOMB_X24_Y24_N20; Fanout = 2; REG Node = 'LS:inst14|LSOut[5]'
        Info: Total cell delay = 0.225 ns ( 50.00 % )
        Info: Total interconnect delay = 0.225 ns ( 50.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[29]" through register "Registrador:PCWrite|Saida[5]" is 16.111 ns
    Info: + Longest clock path from clock "clk" to source register is 2.627 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1468; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.822 ns) + CELL(0.618 ns) = 2.627 ns; Loc. = LCFF_X20_Y18_N5; Fanout = 3; REG Node = 'Registrador:PCWrite|Saida[5]'
        Info: Total cell delay = 1.462 ns ( 55.65 % )
        Info: Total interconnect delay = 1.165 ns ( 44.35 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.390 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y18_N5; Fanout = 3; REG Node = 'Registrador:PCWrite|Saida[5]'
        Info: 2: + IC(1.169 ns) + CELL(0.346 ns) = 1.515 ns; Loc. = LCCOMB_X24_Y24_N8; Fanout = 6; COMB Node = 'ALUSrcA:inst5|Mux26~0'
        Info: 3: + IC(1.202 ns) + CELL(0.378 ns) = 3.095 ns; Loc. = LCCOMB_X26_Y18_N10; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[7]~27'
        Info: 4: + IC(0.756 ns) + CELL(0.272 ns) = 4.123 ns; Loc. = LCCOMB_X23_Y19_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[7]~9'
        Info: 5: + IC(0.212 ns) + CELL(0.053 ns) = 4.388 ns; Loc. = LCCOMB_X23_Y19_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~10'
        Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 4.657 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~11'
        Info: 7: + IC(0.223 ns) + CELL(0.053 ns) = 4.933 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~12'
        Info: 8: + IC(0.210 ns) + CELL(0.053 ns) = 5.196 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~13'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 5.465 ns; Loc. = LCCOMB_X23_Y19_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~14'
        Info: 10: + IC(0.959 ns) + CELL(0.053 ns) = 6.477 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~15'
        Info: 11: + IC(0.221 ns) + CELL(0.053 ns) = 6.751 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~16'
        Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 7.030 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~17'
        Info: 13: + IC(0.233 ns) + CELL(0.053 ns) = 7.316 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~18'
        Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 7.593 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~19'
        Info: 15: + IC(1.067 ns) + CELL(0.053 ns) = 8.713 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux2~2'
        Info: 16: + IC(2.665 ns) + CELL(2.012 ns) = 13.390 ns; Loc. = PIN_A24; Fanout = 0; PIN Node = 'S[29]'
        Info: Total cell delay = 3.591 ns ( 26.82 % )
        Info: Total interconnect delay = 9.799 ns ( 73.18 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Fri Oct 18 12:11:18 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


