<stg><name>compute_corr_Pipeline_compute</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %syndrome, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln210 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln210 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln210 = br i1 %icmp_ln210, void %for.inc.split, void %for.inc12.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln210 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %syndrome_addr = getelementptr i32 %syndrome, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="syndrome_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:4 %syndrome_load = load i4 %syndrome_addr

]]></Node>
<StgValue><ssdm name="syndrome_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:8 %store_ln210 = store i4 %add_ln210, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc12.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln211 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln211"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:4 %syndrome_load = load i4 %syndrome_addr

]]></Node>
<StgValue><ssdm name="syndrome_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %add_ln212 = add i32 %syndrome_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %corr_internal_addr = getelementptr i32 %corr_internal, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="corr_internal_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc.split:7 %store_ln212 = store i32 %add_ln212, i4 %corr_internal_addr

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln210 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="syndrome" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="syndrome"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="corr_internal" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="corr_internal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="syndrome" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="66" from="i" to="i_2" fromId="5" toId="9">
</dataflow>
<dataflow id="67" from="i_2" to="icmp_ln210" fromId="9" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln210" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty" fromId="72" toId="11">
</dataflow>
<dataflow id="76" from="i_2" to="add_ln210" fromId="9" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln210" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="icmp_ln210" to="br_ln210" fromId="10" toId="13">
</dataflow>
<dataflow id="80" from="i_2" to="zext_ln210" fromId="9" toId="14">
</dataflow>
<dataflow id="81" from="syndrome" to="syndrome_addr" fromId="35" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="syndrome_addr" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="zext_ln210" to="syndrome_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="85" from="syndrome_addr" to="syndrome_load" fromId="15" toId="16">
</dataflow>
<dataflow id="86" from="add_ln210" to="store_ln210" fromId="12" toId="17">
</dataflow>
<dataflow id="87" from="i" to="store_ln210" fromId="5" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecPipeline" to="specpipeline_ln211" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="StgValue_37" to="specpipeline_ln211" fromId="37" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_44" to="specpipeline_ln211" fromId="44" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_44" to="specpipeline_ln211" fromId="44" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_44" to="specpipeline_ln211" fromId="44" toId="18">
</dataflow>
<dataflow id="94" from="empty_0" to="specpipeline_ln211" fromId="47" toId="18">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln210" fromId="95" toId="19">
</dataflow>
<dataflow id="98" from="empty_3" to="specloopname_ln210" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="syndrome_addr" to="syndrome_load" fromId="15" toId="20">
</dataflow>
<dataflow id="100" from="syndrome_load" to="add_ln212" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_37" to="add_ln212" fromId="37" toId="21">
</dataflow>
<dataflow id="102" from="corr_internal" to="corr_internal_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_82" to="corr_internal_addr" fromId="82" toId="22">
</dataflow>
<dataflow id="104" from="zext_ln210" to="corr_internal_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="105" from="add_ln212" to="store_ln212" fromId="21" toId="23">
</dataflow>
<dataflow id="106" from="corr_internal_addr" to="store_ln212" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="icmp_ln210" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
